--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

Design file:              Pico_Toplevel.ncd
Physical constraint file: Pico_Toplevel.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report, limited to 30 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_clk_250_to_sys_clk_path" TIG; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_sys_clk_to_clk_250_path" TIG; 
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y4.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y7.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y6.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y5.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y1.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975 paths analyzed, 2725 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X144Y216.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y203.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X144Y216.BX    net (fanout=5)        0.602   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X144Y216.CLK   Tdick                 0.019   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<38>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.242ns logic, 0.602ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X133Y202.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y203.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X133Y202.AX    net (fanout=5)        0.422   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X133Y202.CLK   Tdick                 0.022   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.245ns logic, 0.422ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3 (SLICE_X135Y156.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y199.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X138Y158.C2    net (fanout=160)      3.029   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X138Y158.C     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_01
    SLICE_X135Y156.SR    net (fanout=2)        0.513   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_0
    SLICE_X135Y156.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.570ns logic, 3.542ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y171.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2
    SLICE_X138Y158.C1    net (fanout=2)        0.903   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2
    SLICE_X138Y158.C     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_01
    SLICE_X135Y156.SR    net (fanout=2)        0.513   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/rdy_reg2_0
    SLICE_X135Y156.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/fsm_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (0.606ns logic, 1.416ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7 (SLICE_X145Y217.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y217.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_7
    SLICE_X145Y217.D5    net (fanout=1)        0.078   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<7>
    SLICE_X145Y217.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2<11>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<7>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.055ns logic, 0.078ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4 (SLICE_X145Y217.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y217.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1_4
    SLICE_X145Y217.A5    net (fanout=1)        0.079   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<4>
    SLICE_X145Y217.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2<11>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg1<4>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.055ns logic, 0.079ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6 (SLICE_X145Y227.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y227.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2
    SLICE_X145Y227.C5    net (fanout=2)        0.086   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2
    SLICE_X145Y227.CLK   Tah         (-Th)     0.045   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<35>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6-In1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/fsm_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.055ns logic, 0.086ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y4.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y7.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y2.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y6.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y5.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9761 paths analyzed, 3542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y0.RXCHBONDI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (1.337 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y0.RXCHBONDI4 net (fanout=7)        2.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><4>
    GTXE2_CHANNEL_X0Y0.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.746ns (1.205ns logic, 2.541ns route)
                                                                (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO3 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI3 net (fanout=7)        2.458   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><3>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.663ns (1.205ns logic, 2.458ns route)
                                                                (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI4 net (fanout=7)        2.271   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><4>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.476ns (1.205ns logic, 2.271ns route)
                                                                (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_14 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.367 - 0.332)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_14 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X135Y167.CQ       Tcko                  0.100   PicoFramework/core/pcie_top_i/pipe_rx2_data<15>
                                                          PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_14
    PCIE_X0Y0.PIPERX2DATA14 net (fanout=1)        0.454   PicoFramework/core/pcie_top_i/pipe_rx2_data<14>
    PCIE_X0Y0.PIPECLK       Tpcickc_MGT2(-Th)     0.492   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.062ns (-0.392ns logic, 0.454ns route)
                                                          (-632.3% logic, 732.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_12 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.367 - 0.332)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_12 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X135Y167.AQ       Tcko                  0.100   PicoFramework/core/pcie_top_i/pipe_rx2_data<15>
                                                          PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_data_q_12
    PCIE_X0Y0.PIPERX2DATA12 net (fanout=1)        0.474   PicoFramework/core/pcie_top_i/pipe_rx2_data<12>
    PCIE_X0Y0.PIPECLK       Tpcickc_MGT2(-Th)     0.500   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.074ns (-0.400ns logic, 0.474ns route)
                                                          (-540.5% logic, 640.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2STATUS1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_1 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.367 - 0.329)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_1 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X135Y170.BQ        Tcko                  0.100   PicoFramework/core/pcie_top_i/pipe_rx2_status<2>
                                                           PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_status_q_1
    PCIE_X0Y0.PIPERX2STATUS1 net (fanout=1)        0.454   PicoFramework/core/pcie_top_i/pipe_rx2_status<1>
    PCIE_X0Y0.PIPECLK        Tpcickc_MGT2(-Th)     0.473   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.081ns (-0.373ns logic, 0.454ns route)
                                                           (-460.5% logic, 560.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 832 paths analyzed, 768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI18), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_54 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.641 - 0.608)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_54 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X116Y167.CMUX     Tshcko                0.317   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<51>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_54
    RAMB36_X4Y33.DIBDI18    net (fanout=1)        1.098   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<54>
    RAMB36_X4Y33.CLKBWRCLKL Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.958ns (0.860ns logic, 1.098ns route)
                                                          (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIPBDIP0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.647 - 0.617)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X119Y157.AQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<35>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_32
    RAMB36_X4Y31.DIPBDIP0   net (fanout=1)        1.189   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<32>
    RAMB36_X4Y31.CLKBWRCLKL Trdck_DIPB            0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.955ns (0.766ns logic, 1.189ns route)
                                                          (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_41 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.641 - 0.608)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_41 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y167.BQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<43>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_41
    RAMB36_X4Y33.DIBDI5     net (fanout=1)        1.191   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<41>
    RAMB36_X4Y33.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.957ns (0.766ns logic, 1.191ns route)
                                                          (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_57 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.686 - 0.568)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_57 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X118Y161.BMUX     Tshcko                0.255   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<27>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_57
    RAMB36_X4Y33.DIBDI21    net (fanout=1)        0.398   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<57>
    RAMB36_X4Y33.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.126ns (-0.272ns logic, 0.398ns route)
                                                          (-215.9% logic, 315.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_16 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.078 - 0.065)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_16 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X124Y154.AQ      Tcko                  0.100   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<19>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_16
    PCIE_X0Y0.MIMTXRDATA16 net (fanout=1)        0.427   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<16>
    PCIE_X0Y0.USERCLK      Tpcickd_TXRAM(-Th)     0.504   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.023ns (-0.404ns logic, 0.427ns route)
                                                         (-1756.5% logic, 1856.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_19 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.078 - 0.065)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_19 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X124Y154.DQ      Tcko                  0.100   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<19>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_19
    PCIE_X0Y0.MIMTXRDATA19 net (fanout=1)        0.426   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<19>
    PCIE_X0Y0.USERCLK      Tpcickd_TXRAM(-Th)     0.503   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.023ns (-0.403ns logic, 0.426ns route)
                                                         (-1752.2% logic, 1852.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 2.000ns (500.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y34.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y34.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y34.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y34.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y33.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y33.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y33.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y33.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y31.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y31.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y30.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y30.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.591ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: PicoFramework/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.raddr_q<9>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.ren_q/CK
  Location pin: SLICE_X114Y170.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<47>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_0/CK
  Location pin: SLICE_X115Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<47>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_1/CK
  Location pin: SLICE_X115Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<47>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_2/CK
  Location pin: SLICE_X115Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<47>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_3/CK
  Location pin: SLICE_X115Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.ren_q/CK
  Location pin: SLICE_X117Y157.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<51>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_60/CK
  Location pin: SLICE_X116Y158.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<51>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_61/CK
  Location pin: SLICE_X116Y158.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<51>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_62/CK
  Location pin: SLICE_X116Y158.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<51>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_63/CK
  Location pin: SLICE_X116Y158.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<51>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_52/CK
  Location pin: SLICE_X116Y167.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<51>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_53/CK
  Location pin: SLICE_X116Y167.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 284312 paths analyzed, 93738 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1 (SLICE_X75Y121.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en (FF)
  Destination:          UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.141 - 1.129)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en to UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y193.BQ    Tcko                  0.259   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en
    SLICE_X121Y140.C5    net (fanout=4)        1.738   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo_rd_en
    SLICE_X121Y140.C     Tilo                  0.043   UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin<43>
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X75Y121.CE     net (fanout=29)       1.692   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X75Y121.CLK    Tceck                 0.201   UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (0.503ns logic, 3.430ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (0.971 - 1.109)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i to UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y125.BQ    Tcko                  0.223   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X121Y140.C3    net (fanout=3)        1.048   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X121Y140.C     Tilo                  0.043   UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin<43>
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X75Y121.CE     net (fanout=29)       1.692   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X75Y121.CLK    Tceck                 0.201   UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.467ns logic, 2.740ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (0.971 - 1.127)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y140.AQ    Tcko                  0.223   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X121Y140.C1    net (fanout=3)        0.561   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X121Y140.C     Tilo                  0.043   UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin<43>
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X75Y121.CE     net (fanout=29)       1.692   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X75Y121.CLK    Tceck                 0.201   UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.467ns logic, 2.253ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (0.971 - 1.127)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y140.AMUX  Tshcko                0.287   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X121Y140.C4    net (fanout=3)        0.441   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X121Y140.C     Tilo                  0.043   UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin<43>
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
    SLICE_X75Y121.CE     net (fanout=29)       1.692   UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i
    SLICE_X75Y121.CLK    Tceck                 0.201   UserWrapper/UserModule/engine_gen[0].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_82
                                                       UserWrapper/UserModule_s2pb/s126i_stream/s0_desc_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.531ns logic, 2.133ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAMB36_X4Y57.ENARDENL), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/empty (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.195 - 1.167)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/empty to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X124Y203.CQ       Tcko                  0.223   UserWrapper/empty_0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/empty
    SLICE_X135Y251.D3       net (fanout=5)        1.393   UserWrapper/empty_0
    SLICE_X135Y251.DMUX     Tilo                  0.145   UserWrapper/stream_to_mem_0/downsizer/_n0081_inv
                                                          UserWrapper/stream_to_mem_0/downsizer/loadMasterData11
    RAMB36_X4Y57.ENARDENL   net (fanout=64)       1.821   UserWrapper/readFifo
    RAMB36_X4Y57.CLKARDCLKL Trcck_RDEN            0.358   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         3.940ns (0.726ns logic, 3.214ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_to_mem_0/downsizer/validData_1 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (1.195 - 1.158)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_to_mem_0/downsizer/validData_1 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X135Y220.DQ       Tcko                  0.223   UserWrapper/validData_1
                                                          UserWrapper/stream_to_mem_0/downsizer/validData_1
    SLICE_X135Y251.D2       net (fanout=7)        1.233   UserWrapper/validData_1
    SLICE_X135Y251.DMUX     Tilo                  0.145   UserWrapper/stream_to_mem_0/downsizer/_n0081_inv
                                                          UserWrapper/stream_to_mem_0/downsizer/loadMasterData11
    RAMB36_X4Y57.ENARDENL   net (fanout=64)       1.821   UserWrapper/readFifo
    RAMB36_X4Y57.CLKARDCLKL Trcck_RDEN            0.358   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         3.780ns (0.726ns logic, 3.054ns route)
                                                          (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_to_mem_0/downsizer/validData_0 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (1.195 - 1.158)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_to_mem_0/downsizer/validData_0 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X135Y220.BQ       Tcko                  0.223   UserWrapper/validData_1
                                                          UserWrapper/stream_to_mem_0/downsizer/validData_0
    SLICE_X135Y251.D4       net (fanout=7)        1.144   UserWrapper/validData_0
    SLICE_X135Y251.DMUX     Tilo                  0.145   UserWrapper/stream_to_mem_0/downsizer/_n0081_inv
                                                          UserWrapper/stream_to_mem_0/downsizer/loadMasterData11
    RAMB36_X4Y57.ENARDENL   net (fanout=64)       1.821   UserWrapper/readFifo
    RAMB36_X4Y57.CLKARDCLKL Trcck_RDEN            0.358   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         3.691ns (0.726ns logic, 2.965ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90 (SLICE_X125Y280.D6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_to_mem_0/stream_control/state_0 (FF)
  Destination:          UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (1.267 - 1.299)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_to_mem_0/stream_control/state_0 to UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y150.AQ    Tcko                  0.223   UserWrapper/state_1
                                                       UserWrapper/stream_to_mem_0/stream_control/state_0
    SLICE_X135Y259.C5    net (fanout=68)       2.303   UserWrapper/state_0
    SLICE_X135Y259.C     Tilo                  0.043   UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din<0>
                                                       UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1291
    SLICE_X125Y280.D6    net (fanout=129)      1.296   UserWrapper/Mmux_so_data129
    SLICE_X125Y280.CLK   Tas                   0.009   UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din<90>
                                                       UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1181
                                                       UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.275ns logic, 3.599ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_to_mem_0/stream_control/state_1 (FF)
  Destination:          UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (1.267 - 1.299)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_to_mem_0/stream_control/state_1 to UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y150.CQ    Tcko                  0.223   UserWrapper/state_1
                                                       UserWrapper/stream_to_mem_0/stream_control/state_1
    SLICE_X135Y259.C4    net (fanout=68)       2.267   UserWrapper/state_1
    SLICE_X135Y259.C     Tilo                  0.043   UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din<0>
                                                       UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1291
    SLICE_X125Y280.D6    net (fanout=129)      1.296   UserWrapper/Mmux_so_data129
    SLICE_X125Y280.CLK   Tas                   0.009   UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din<90>
                                                       UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1181
                                                       UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.275ns logic, 3.563ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/stream_to_mem_0/stream_control/state_2 (FF)
  Destination:          UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (1.267 - 1.299)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/stream_to_mem_0/stream_control/state_2 to UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y152.AQ    Tcko                  0.223   UserWrapper/state_2
                                                       UserWrapper/stream_to_mem_0/stream_control/state_2
    SLICE_X135Y259.C3    net (fanout=68)       2.099   UserWrapper/state_2
    SLICE_X135Y259.C     Tilo                  0.043   UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din<0>
                                                       UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1291
    SLICE_X125Y280.D6    net (fanout=129)      1.296   UserWrapper/Mmux_so_data129
    SLICE_X125Y280.CLK   Tas                   0.009   UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din<90>
                                                       UserWrapper/stream_to_mem_0/stream_control/Mmux_so_data1181
                                                       UserWrapper/stream_out[0].gen_stream_out/s0_fifo_din_90
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.275ns logic, 3.395ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/Mram_host_sd_table_b (RAMB18_X4Y86.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/host_sd_table_wr_data_5 (FF)
  Destination:          PicoFramework/app/PIO_EP/Mram_host_sd_table_b (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (0.686 - 0.565)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/host_sd_table_wr_data_5 to PicoFramework/app/PIO_EP/Mram_host_sd_table_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y216.BQ    Tcko                  0.178   PicoFramework/app/PIO_EP/host_sd_table_wr_data<7>
                                                       PicoFramework/app/PIO_EP/host_sd_table_wr_data_5
    RAMB18_X4Y86.DIADI5  net (fanout=5)        0.225   PicoFramework/app/PIO_EP/host_sd_table_wr_data<5>
    RAMB18_X4Y86.WRCLK   Trckd_DIA   (-Th)     0.282   PicoFramework/app/PIO_EP/Mram_host_sd_table_b
                                                       PicoFramework/app/PIO_EP/Mram_host_sd_table_b
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (-0.104ns logic, 0.225ns route)
                                                       (-86.0% logic, 186.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/Mram_istream_desc_table1 (RAMB36_X5Y44.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/isd_wr_desc_48 (FF)
  Destination:          PicoFramework/app/PIO_EP/Mram_istream_desc_table1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.097 - 0.056)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/PIO_EP/isd_wr_desc_48 to PicoFramework/app/PIO_EP/Mram_istream_desc_table1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X133Y220.AQ       Tcko                  0.100   PicoFramework/app/PIO_EP/isd_wr_desc<51>
                                                          PicoFramework/app/PIO_EP/isd_wr_desc_48
    RAMB36_X5Y44.DIBDI16    net (fanout=1)        0.096   PicoFramework/app/PIO_EP/isd_wr_desc<48>
    RAMB36_X5Y44.CLKBWRCLKL Trckd_DIB   (-Th)     0.155   PicoFramework/app/PIO_EP/Mram_istream_desc_table1
                                                          PicoFramework/app/PIO_EP/Mram_istream_desc_table1
    ----------------------------------------------------  ---------------------------
    Total                                         0.041ns (-0.055ns logic, 0.096ns route)
                                                          (-134.1% logic, 234.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2 (RAMB36_X5Y46.DIBDI25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_121 (FF)
  Destination:          PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.688 - 0.614)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_121 to PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X125Y236.BMUX     Tshcko                0.226   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in<115>
                                                          PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in_121
    RAMB36_X5Y46.DIBDI25    net (fanout=1)        0.375   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_in<121>
    RAMB36_X5Y46.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2
                                                          PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/fifo2
    ----------------------------------------------------  ---------------------------
    Total                                         0.074ns (-0.301ns logic, 0.375ns route)
                                                          (-406.8% logic, 506.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Location pin: RAMB18_X4Y87.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Location pin: RAMB18_X4Y87.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Location pin: RAMB18_X4Y86.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Location pin: RAMB18_X4Y86.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Location pin: RAMB18_X4Y88.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Location pin: RAMB18_X4Y88.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Location pin: RAMB18_X4Y89.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Location pin: RAMB18_X4Y89.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Location pin: RAMB18_X4Y80.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Location pin: RAMB18_X4Y80.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Location pin: RAMB18_X5Y71.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Location pin: RAMB18_X4Y78.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Location pin: RAMB18_X5Y78.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Location pin: RAMB18_X5Y87.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Location pin: RAMB18_X5Y86.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Location pin: RAMB18_X5Y86.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Location pin: RAMB36_X5Y44.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Location pin: RAMB36_X5Y44.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Location pin: RAMB36_X5Y44.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Location pin: RAMB36_X5Y44.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Location pin: RAMB36_X4Y45.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Location pin: RAMB36_X4Y45.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Location pin: RAMB36_X4Y45.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Location pin: RAMB36_X4Y45.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Location pin: RAMB18_X4Y81.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Location pin: RAMB18_X4Y81.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Location pin: RAMB18_X5Y79.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.473ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X143Y224.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.608 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y226.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y217.B5    net (fanout=3)        0.678   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y217.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.529ns logic, 1.835ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.608 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y213.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y217.B3    net (fanout=4)        0.649   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y217.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.466ns logic, 1.806ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.207ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.608 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y213.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y217.B1    net (fanout=5)        0.584   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y217.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.466ns logic, 1.741ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.608 - 0.656)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y221.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y217.B4    net (fanout=4)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y217.BMUX  Tilo                  0.149   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.467ns logic, 1.696ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.092 - 0.117)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y221.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X141Y217.A1    net (fanout=5)        0.719   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.354ns logic, 1.644ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.608 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y213.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y217.A3    net (fanout=7)        0.580   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.318ns logic, 1.505ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y215.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y217.A4    net (fanout=3)        0.502   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.318ns logic, 1.427ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.092 - 0.121)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y218.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y217.A2    net (fanout=3)        0.450   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.318ns logic, 1.375ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.092 - 0.121)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y218.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X141Y217.A6    net (fanout=3)        0.198   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<3>
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D5    net (fanout=2)        0.391   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.382ns logic, 1.123ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.608 - 0.658)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y220.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X142Y221.D1    net (fanout=5)        0.486   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.337ns logic, 1.020ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.316ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.092 - 0.119)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y220.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txsync_start_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X142Y221.D2    net (fanout=4)        0.471   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X142Y221.D     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y224.D2    net (fanout=2)        0.534   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y224.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.311ns logic, 1.005ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X144Y165.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.617 - 0.668)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y158.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y164.B5    net (fanout=4)        0.532   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y164.BMUX  Tilo                  0.148   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y164.A1    net (fanout=1)        0.356   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.466ns logic, 1.887ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.617 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y165.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y164.B2    net (fanout=5)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y164.BMUX  Tilo                  0.148   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y164.A1    net (fanout=1)        0.356   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.281ns (0.466ns logic, 1.815ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.617 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y165.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y164.B3    net (fanout=4)        0.450   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y164.BMUX  Tilo                  0.148   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y164.A1    net (fanout=1)        0.356   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.466ns logic, 1.805ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.617 - 0.663)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y164.CMUX  Tshcko                0.317   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y164.B4    net (fanout=3)        0.331   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y164.BMUX  Tilo                  0.149   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y164.A1    net (fanout=1)        0.356   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.561ns logic, 1.686ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.617 - 0.669)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y156.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X142Y162.B3    net (fanout=4)        0.683   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X142Y162.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X142Y163.A2    net (fanout=1)        0.438   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N400
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.318ns logic, 1.669ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.617 - 0.665)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y163.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X141Y164.A3    net (fanout=3)        0.562   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<6>
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.380ns logic, 1.561ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.617 - 0.658)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y169.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y164.A2    net (fanout=3)        0.575   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.354ns logic, 1.574ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.617 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y161.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X142Y162.B4    net (fanout=4)        0.429   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X142Y162.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X142Y163.A2    net (fanout=1)        0.438   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N400
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (0.318ns logic, 1.415ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.617 - 0.665)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y163.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X141Y164.A4    net (fanout=5)        0.352   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<6>
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (0.318ns logic, 1.351ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.617 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y162.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y164.A5    net (fanout=7)        0.295   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.318ns logic, 1.294ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.617 - 0.665)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y163.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y164.A6    net (fanout=3)        0.204   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y164.A     Tilo                  0.043   PicoFramework/core/pipe_tx6_data_gt<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A1    net (fanout=2)        0.451   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.318ns logic, 1.203ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.617 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y165.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X142Y163.A3    net (fanout=5)        0.648   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.311ns logic, 1.196ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.617 - 0.665)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y163.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X142Y163.A4    net (fanout=7)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<6>
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.275ns logic, 1.096ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.617 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y165.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X142Y163.A5    net (fanout=5)        0.445   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.311ns logic, 0.993ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.040ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.617 - 0.665)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y163.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y163.A6    net (fanout=5)        0.217   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y163.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.C1    net (fanout=2)        0.548   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y165.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.275ns logic, 0.765ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X143Y225.D4), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y226.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y217.B5    net (fanout=3)        0.678   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y217.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (0.529ns logic, 1.803ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.608 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y213.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y217.B3    net (fanout=4)        0.649   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y217.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (0.466ns logic, 1.774ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.608 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y213.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y217.B1    net (fanout=5)        0.584   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y217.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (0.466ns logic, 1.709ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.608 - 0.656)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y221.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y217.B4    net (fanout=4)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y217.BMUX  Tilo                  0.149   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y217.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N428
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.467ns logic, 1.664ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y221.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X142Y225.A1    net (fanout=4)        0.714   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X142Y225.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X143Y222.C2    net (fanout=1)        0.535   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N424
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (0.318ns logic, 1.682ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.608 - 0.668)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y209.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/resetdone_reg1_5_BRB1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X142Y225.A5    net (fanout=4)        0.685   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X142Y225.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg2<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X143Y222.C2    net (fanout=1)        0.535   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N424
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.318ns logic, 1.653ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y221.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X141Y217.A1    net (fanout=5)        0.719   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.354ns logic, 1.612ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.608 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y213.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y217.A3    net (fanout=7)        0.580   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.318ns logic, 1.473ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.608 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y215.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y217.A4    net (fanout=3)        0.502   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.318ns logic, 1.395ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.608 - 0.659)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y218.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y217.A2    net (fanout=3)        0.450   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.318ns logic, 1.343ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.608 - 0.664)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y214.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X143Y222.C3    net (fanout=5)        0.783   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.275ns logic, 1.216ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.608 - 0.659)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y218.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X141Y217.A6    net (fanout=3)        0.198   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<3>
    SLICE_X141Y217.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/sync_txdlysreset<2>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C5    net (fanout=2)        0.460   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.382ns logic, 1.091ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y221.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X143Y222.C1    net (fanout=7)        0.557   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<3>
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.275ns logic, 0.990ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y221.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X143Y222.C4    net (fanout=5)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.339ns logic, 0.866ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.608 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y221.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X143Y222.C6    net (fanout=5)        0.211   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X143Y222.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.D4    net (fanout=2)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X143Y225.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.275ns logic, 0.644ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset (SLICE_X142Y221.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y221.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y221.C6    net (fanout=5)        0.077   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y221.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_qpllreset_Select_97_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllreset
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.041ns logic, 0.077ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (SLICE_X145Y214.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y214.CQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt_3
    SLICE_X145Y214.A6    net (fanout=3)        0.072   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/txdata_wait_cnt<3>
    SLICE_X145Y214.CLK   Tah         (-Th)     0.032   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8_rstpot
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.068ns logic, 0.072ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X143Y224.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.011ns (0.063 - 0.052)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_0 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y224.CQ    Tcko                  0.118   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_0
    SLICE_X143Y224.A6    net (fanout=3)        0.060   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2<0>
    SLICE_X143Y224.CLK   Tah         (-Th)     0.032   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.086ns logic, 0.060ns route)
                                                       (58.9% logic, 41.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.778ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.429ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 22.929ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 50.133ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 136.000ns (max period limit - period)
  Period: 24.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 152.500ns (max period limit - period)
  Period: 7.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 154.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.422ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (SLICE_X131Y181.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.578ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X131Y181.CLK       net (fanout=7240)     1.286   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.422ns (-2.930ns logic, 5.352ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.578ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_11
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X131Y181.CLK       net (fanout=7240)     1.286   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.422ns (-2.930ns logic, 5.352ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (SLICE_X112Y199.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.617ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X112Y199.CLK       net (fanout=7240)     1.247   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.383ns (-2.930ns logic, 5.313ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.617ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X112Y199.CLK       net (fanout=7240)     1.247   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.383ns (-2.930ns logic, 5.313ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X110Y198.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.618ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X110Y198.CLK       net (fanout=7240)     1.246   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.382ns (-2.930ns logic, 5.312ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.618ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.382ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X110Y198.CLK       net (fanout=7240)     1.246   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.382ns (-2.930ns logic, 5.312ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (SLICE_X109Y202.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_6 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_6 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y203.CQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_6
    SLICE_X109Y202.D5    net (fanout=2)        0.172   temp<6>
    SLICE_X109Y202.CLK   Tah         (-Th)     0.045   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<8>
                                                       temp<6>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.055ns logic, 0.172ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (SLICE_X106Y201.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_4 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_4 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y203.AQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_4
    SLICE_X106Y201.D5    net (fanout=2)        0.197   temp<4>
    SLICE_X106Y201.CLK   Tah         (-Th)     0.066   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<6>
                                                       temp<4>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.034ns logic, 0.197ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X110Y198.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_3 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_3 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y200.DQ    Tcko                  0.100   temp<3>
                                                       PicoFramework/app/SystemMonitor/temp_3
    SLICE_X110Y198.D3    net (fanout=2)        0.240   temp<3>
    SLICE_X110Y198.CLK   Tah         (-Th)     0.070   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<5>
                                                       temp<3>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.030ns logic, 0.240ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk_250_to_sys_clk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_sys_clk_to_clk_250_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk_userclk2_to_sys_clk_path" TIG;

 67100 paths analyzed, 67100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst (SLICE_X3Y349.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.334ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst (FF)
  Data Path Delay:      6.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.383ns (1.668 - 1.285)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y210.AQ    Tcko                  0.223   s_rst
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X3Y349.SR      net (fanout=318)      6.001   s_rst
    SLICE_X3Y349.CLK     Trck                  0.178   UserWrapper/UserModule/sys_rst
                                                       UserWrapper/UserModule/sys_rst
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (0.401ns logic, 6.001ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_0 (SLICE_X0Y347.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.276ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_0 (FF)
  Data Path Delay:      6.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.383ns (1.668 - 1.285)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y210.AQ    Tcko                  0.223   s_rst
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X0Y347.SR      net (fanout=318)      5.909   s_rst
    SLICE_X0Y347.CLK     Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<3>
                                                       UserWrapper/UserModule/sys_rst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (0.435ns logic, 5.909ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/sys_rst_cnt_1 (SLICE_X0Y347.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.276ns (data path - clock path skew + uncertainty)
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/UserModule/sys_rst_cnt_1 (FF)
  Data Path Delay:      6.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.383ns (1.668 - 1.285)
  Source Clock:         s_clk rising at 12.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/UserModule/sys_rst_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y210.AQ    Tcko                  0.223   s_rst
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X0Y347.SR      net (fanout=318)      5.909   s_rst
    SLICE_X0Y347.CLK     Trck                  0.212   UserWrapper/UserModule/sys_rst_cnt<3>
                                                       UserWrapper/UserModule/sys_rst_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (0.435ns logic, 5.909ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk_userclk2_to_sys_clk_path" TIG;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X41Y119.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.448ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.287ns (0.910 - 0.623)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y119.BQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X41Y119.AX     net (fanout=1)        0.094   UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X41Y119.CLK    Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.060ns logic, 0.094ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X75Y112.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.440ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.288ns (0.876 - 0.588)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y113.CQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X75Y112.CX     net (fanout=1)        0.104   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X75Y112.CLK    Tckdi       (-Th)     0.041   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.059ns logic, 0.104ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X141Y252.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.431ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.395ns (1.676 - 1.281)
  Source Clock:         s_clk rising at 16.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 13.333ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y251.BMUX  Tshcko                0.226   UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<7>
                                                       UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X141Y252.AX    net (fanout=1)        0.161   UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X141Y252.CLK   Tckdi       (-Th)     0.108   UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       UserWrapper/UserModule/engine_gen[4].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.118ns logic, 0.161ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_sys_clk_to_clk_userclk2_path" TIG;

 2625 paths analyzed, 2625 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC (SLICE_X132Y131.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.758ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC (RAM)
  Data Path Delay:      3.758ns (Levels of Logic = 0)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X132Y131.C2    net (fanout=67)       3.535   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.223ns logic, 3.535ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1 (SLICE_X132Y131.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.758ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1 (RAM)
  Data Path Delay:      3.758ns (Levels of Logic = 0)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    SLICE_X132Y131.C2    net (fanout=67)       3.535   UserWrapper/UserModule/engine_gen[1].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.223ns logic, 3.535ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC (SLICE_X16Y164.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.722ns (data path)
  Source:               UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC (RAM)
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0 to UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y213.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
                                                       UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
    SLICE_X31Y205.D2     net (fanout=6)        0.896   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>
    SLICE_X31Y205.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0
    SLICE_X16Y164.C1     net (fanout=65)       2.560   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (0.266ns logic, 3.456ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_sys_clk_to_clk_userclk2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X79Y313.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.349ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.924 - 0.742)
  Source Clock:         UserWrapper/sys_clk rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y312.BQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X79Y313.AX     net (fanout=1)        0.095   UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X79Y313.CLK    Tckdi       (-Th)     0.047   UserWrapper/UserModule/engine_gen[2].eng/swa/swpe_gen[31].swpe/Mmux_match_reward_86
                                                       UserWrapper/UserModule/engine_gen[2].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.053ns logic, 0.095ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X96Y236.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.315ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.736 - 0.594)
  Source Clock:         UserWrapper/sys_clk rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y236.AMUX   Tshcko                0.129   UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X96Y236.CX     net (fanout=1)        0.054   UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X96Y236.CLK    Tckdi       (-Th)     0.041   UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       UserWrapper/UserModule/engine_gen[0].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.088ns logic, 0.054ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X64Y126.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.313ns (datapath - clock path skew - uncertainty)
  Source:               UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.798 - 0.643)
  Source Clock:         UserWrapper/sys_clk rising at 6.666ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.315ns

  Clock Uncertainty:          0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.185ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y126.CQ     Tcko                  0.100   UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X64Y126.AX     net (fanout=1)        0.097   UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X64Y126.CLK    Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<2>
                                                       UserWrapper/UserModule/engine_gen[0].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.060ns logic, 0.097ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP       
  "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1967816344 paths analyzed, 225654 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.662ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (SLICE_X3Y209.A4), 316675 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.522ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.DMUX    Tilo                  0.142   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191
    SLICE_X0Y206.B5      net (fanout=4)        0.665   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119
    SLICE_X0Y206.COUT    Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (1.844ns logic, 4.678ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.505ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D5      net (fanout=9)        0.483   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241
    SLICE_X0Y206.D3      net (fanout=3)        0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124
    SLICE_X0Y206.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.671ns logic, 4.834ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.488ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D5      net (fanout=9)        0.483   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241
    SLICE_X0Y206.D3      net (fanout=3)        0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124
    SLICE_X0Y206.COUT    Topcyd                0.219   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.488ns (1.654ns logic, 4.834ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.484ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.DMUX    Tilo                  0.142   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191
    SLICE_X0Y206.B5      net (fanout=4)        0.665   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119
    SLICE_X0Y206.COUT    Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (1.806ns logic, 4.678ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.473ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.DMUX    Tilo                  0.142   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191
    SLICE_X0Y206.B5      net (fanout=4)        0.665   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119
    SLICE_X0Y206.COUT    Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (1.795ns logic, 4.678ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.456ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D5      net (fanout=9)        0.483   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241
    SLICE_X0Y206.D3      net (fanout=3)        0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124
    SLICE_X0Y206.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.622ns logic, 4.834ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.453ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261
    SLICE_X0Y207.A2      net (fanout=3)        0.865   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126
    SLICE_X0Y207.COUT    Topcya                0.302   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (1.684ns logic, 4.769ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.440ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261
    SLICE_X0Y207.A2      net (fanout=3)        0.865   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126
    SLICE_X0Y207.COUT    Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.440ns (1.671ns logic, 4.769ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.439ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D5      net (fanout=9)        0.483   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241
    SLICE_X0Y206.D3      net (fanout=3)        0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124
    SLICE_X0Y206.COUT    Topcyd                0.219   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (1.605ns logic, 4.834ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.436ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.BMUX    Tilo                  0.148   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251
    SLICE_X0Y207.A3      net (fanout=4)        0.743   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125
    SLICE_X0Y207.COUT    Topcya                0.302   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (1.789ns logic, 4.647ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.435ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.DMUX    Tilo                  0.142   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191
    SLICE_X0Y206.B5      net (fanout=4)        0.665   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119
    SLICE_X0Y206.COUT    Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (1.757ns logic, 4.678ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.423ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.BMUX    Tilo                  0.148   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251
    SLICE_X0Y207.A3      net (fanout=4)        0.743   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125
    SLICE_X0Y207.COUT    Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.423ns (1.776ns logic, 4.647ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.408ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201
    SLICE_X0Y206.B3      net (fanout=3)        0.650   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120
    SLICE_X0Y206.COUT    Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (1.745ns logic, 4.663ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.404ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261
    SLICE_X0Y207.A2      net (fanout=3)        0.865   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126
    SLICE_X0Y207.COUT    Topcya                0.302   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (1.635ns logic, 4.769ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.391ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1261
    SLICE_X0Y207.A2      net (fanout=3)        0.865   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT126
    SLICE_X0Y207.COUT    Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (1.622ns logic, 4.769ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.387ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.BMUX    Tilo                  0.148   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251
    SLICE_X0Y207.A3      net (fanout=4)        0.743   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125
    SLICE_X0Y207.COUT    Topcya                0.302   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (1.740ns logic, 4.647ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.374ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.B5      net (fanout=9)        0.341   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y204.BMUX    Tilo                  0.148   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1251
    SLICE_X0Y207.A3      net (fanout=4)        0.743   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT125
    SLICE_X0Y207.COUT    Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (1.727ns logic, 4.647ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.370ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201
    SLICE_X0Y206.B3      net (fanout=3)        0.650   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120
    SLICE_X0Y206.COUT    Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (1.707ns logic, 4.663ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.359ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201
    SLICE_X0Y206.B3      net (fanout=3)        0.650   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120
    SLICE_X0Y206.COUT    Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (1.696ns logic, 4.663ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.346ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.B5      net (fanout=9)        0.336   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT191
    SLICE_X0Y206.A4      net (fanout=3)        0.710   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT19
    SLICE_X0Y206.COUT    Topcya                0.302   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (1.737ns logic, 4.609ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.336ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.AMUX    Tcina                 0.192   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A4      net (fanout=2)        0.352   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<16>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.DMUX    Tilo                  0.142   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191
    SLICE_X0Y206.B5      net (fanout=4)        0.665   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119
    SLICE_X0Y206.COUT    Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (1.790ns logic, 4.546ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.334ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.B5      net (fanout=9)        0.336   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT191
    SLICE_X0Y206.A4      net (fanout=3)        0.710   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT19
    SLICE_X0Y206.COUT    Topcya                0.290   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.725ns logic, 4.609ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.321ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.270   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1201
    SLICE_X0Y206.B3      net (fanout=3)        0.650   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT120
    SLICE_X0Y206.COUT    Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.321ns (1.658ns logic, 4.663ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.320ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.C5      net (fanout=9)        0.487   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.CMUX    Tilo                  0.137   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1211
    SLICE_X0Y206.C5      net (fanout=4)        0.503   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT121
    SLICE_X0Y206.COUT    Topcyc                0.238   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.767ns logic, 4.553ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.319ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.AMUX    Tcina                 0.192   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A4      net (fanout=2)        0.352   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<16>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D5      net (fanout=9)        0.483   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241
    SLICE_X0Y206.D3      net (fanout=3)        0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124
    SLICE_X0Y206.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (1.617ns logic, 4.702ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.302ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.AMUX    Tcina                 0.192   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A4      net (fanout=2)        0.352   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<16>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D5      net (fanout=9)        0.483   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.D       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1241
    SLICE_X0Y206.D3      net (fanout=3)        0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT124
    SLICE_X0Y206.COUT    Topcyd                0.219   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi3
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (1.600ns logic, 4.702ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.301ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X0Y205.B5      net (fanout=9)        0.555   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X0Y205.BMUX    Tilo                  0.148   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1121
    SLICE_X0Y207.C3      net (fanout=4)        0.458   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT112
    SLICE_X0Y207.COUT    Topcyc                0.238   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<6>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (1.725ns logic, 4.576ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.300ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.C5      net (fanout=9)        0.487   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.C       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1221
    SLICE_X0Y206.C4      net (fanout=4)        0.577   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT122
    SLICE_X0Y206.COUT    Topcyc                0.238   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (1.673ns logic, 4.627ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.298ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.AMUX    Tcina                 0.192   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A4      net (fanout=2)        0.352   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<16>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.D5      net (fanout=9)        0.450   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X3Y203.DMUX    Tilo                  0.142   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1191
    SLICE_X0Y206.B5      net (fanout=4)        0.665   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT119
    SLICE_X0Y206.COUT    Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.752ns logic, 4.546ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.297ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (1.204 - 1.214)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y183.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1515
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.D4      net (fanout=8)        2.152   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_1513
    SLICE_X4Y199.COUT    Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<179>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_lut<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.CIN     net (fanout=1)        0.001   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_cy<15>
    SLICE_X4Y200.BMUX    Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/ref_seq_block_rr2ec<191>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Madd_upF_gap_extend_xor<17>
    SLICE_X2Y201.A3      net (fanout=2)        0.484   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/upF_gap_extend<17>
    SLICE_X2Y201.AMUX    Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.C5      net (fanout=9)        0.487   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_V_in[17]_F_in[17]_LessThan_14_o_cy<8>
    SLICE_X4Y203.CMUX    Tilo                  0.137   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/F<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1211
    SLICE_X0Y206.C5      net (fanout=4)        0.503   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT121
    SLICE_X0Y206.COUT    Topcyc                0.215   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi2
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<3>
    SLICE_X0Y207.COUT    Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.CIN     net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X0Y208.AMUX    Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/ec/T_sreg<95>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B5      net (fanout=18)       0.694   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X3Y209.B       Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1142
    SLICE_X3Y209.A4      net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1141
    SLICE_X3Y209.CLK     Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<951>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1143
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[52].swpe/V_14
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.744ns logic, 4.553ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (SLICE_X53Y151.A4), 316515 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.401ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CMUX   Tcinc                 0.190   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.D1     net (fanout=3)        0.806   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<14>
    SLICE_X52Y152.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.401ns (1.228ns logic, 5.173ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.375ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CMUX   Tcinc                 0.190   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.D1     net (fanout=3)        0.806   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<14>
    SLICE_X52Y152.COUT   Topcyd                0.197   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi7
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (1.202ns logic, 5.173ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.369ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.AMUX   Tcina                 0.192   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.C2     net (fanout=3)        0.769   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<12>
    SLICE_X52Y152.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<6>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (1.233ns logic, 5.136ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.344ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.AMUX   Tcina                 0.192   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.C2     net (fanout=3)        0.769   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<12>
    SLICE_X52Y152.COUT   Topcyc                0.201   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi6
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.208ns logic, 5.136ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.323ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.COUT   Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.AMUX   Tcina                 0.192   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A1     net (fanout=3)        0.795   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<16>
    SLICE_X52Y153.AMUX   Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (1.161ns logic, 5.162ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.270ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.COUT   Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.AMUX   Tcina                 0.192   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A1     net (fanout=3)        0.795   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<16>
    SLICE_X52Y153.AMUX   Topaa                 0.266   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.108ns logic, 5.162ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.106ns (1.092 - 1.198)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y221.AMUX   Tshcko                0.287   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CG_181
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178
    SLICE_X58Y191.D3     net (fanout=4)        1.520   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178
    SLICE_X58Y191.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88
    SLICE_X59Y191.B4     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88
    SLICE_X59Y191.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>81
    SLICE_X59Y156.B3     net (fanout=1)        1.782   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<17>
    SLICE_X59Y156.BMUX   Topbb                 0.232   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A5     net (fanout=21)       0.632   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<17>
    SLICE_X52Y153.AMUX   Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (0.976ns logic, 5.270ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.214ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.COUT   Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.BMUX   Tcinb                 0.246   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A5     net (fanout=21)       0.632   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<17>
    SLICE_X52Y153.AMUX   Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (1.215ns logic, 4.999ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.214ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.DMUX   Tcind                 0.226   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.D3     net (fanout=3)        0.583   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<15>
    SLICE_X52Y152.COUT   Topcyd                0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (1.264ns logic, 4.950ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.213ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.BMUX   Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.C4     net (fanout=3)        0.559   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<13>
    SLICE_X52Y152.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<6>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (1.287ns logic, 4.926ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.192ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.DMUX   Tcind                 0.226   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.D3     net (fanout=3)        0.583   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<15>
    SLICE_X52Y152.COUT   Topcyd                0.201   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi7
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (1.242ns logic, 4.950ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.191ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.BMUX   Tcinb                 0.246   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X52Y152.C4     net (fanout=3)        0.559   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<13>
    SLICE_X52Y152.COUT   Topcyc                0.204   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi6
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.265ns logic, 4.926ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.106ns (1.092 - 1.198)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y221.AMUX   Tshcko                0.287   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CG_181
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178
    SLICE_X58Y191.D3     net (fanout=4)        1.520   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_GG_178
    SLICE_X58Y191.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88
    SLICE_X59Y191.B4     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_88
    SLICE_X59Y191.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>81
    SLICE_X59Y156.B3     net (fanout=1)        1.782   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<17>
    SLICE_X59Y156.BMUX   Topbb                 0.232   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A5     net (fanout=21)       0.632   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<17>
    SLICE_X52Y153.AMUX   Topaa                 0.266   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.193ns (0.923ns logic, 5.270ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.161ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.COUT   Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X59Y156.BMUX   Tcinb                 0.246   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A5     net (fanout=21)       0.632   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<17>
    SLICE_X52Y153.AMUX   Topaa                 0.266   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (1.162ns logic, 4.999ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.137ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CMUX   Tcinc                 0.190   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X51Y152.D2     net (fanout=3)        0.853   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<14>
    SLICE_X51Y152.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[0].eng/sub_AC<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B4     net (fanout=18)       0.455   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.250ns logic, 4.887ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.120ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CMUX   Tcinc                 0.190   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X51Y152.D2     net (fanout=3)        0.853   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<14>
    SLICE_X51Y152.COUT   Topcyd                0.219   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi7
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[0].eng/sub_AC<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B4     net (fanout=18)       0.455   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.233ns logic, 4.887ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.DMUX   Tcind                 0.226   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X51Y152.D3     net (fanout=3)        0.796   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<15>
    SLICE_X51Y152.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[0].eng/sub_AC<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B4     net (fanout=18)       0.455   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (1.286ns logic, 4.830ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.932ns (Levels of Logic = 10)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CMUX   Tcinc                 0.196   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X57Y153.B3     net (fanout=2)        0.551   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<10>
    SLICE_X57Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (1.845ns logic, 4.087ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.099ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (1.092 - 1.212)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y202.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B1     net (fanout=8)        1.603   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_AC_1111
    SLICE_X49Y172.B      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D2     net (fanout=1)        0.749   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_75
    SLICE_X49Y168.D      Tilo                  0.043   UserWrapper/stream_in[2].gen_stream_in/s0_fifo_din<19>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>21
    SLICE_X59Y154.D2     net (fanout=1)        0.995   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<11>
    SLICE_X59Y154.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[34].swpe/V_diag<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<11>
    SLICE_X59Y155.DMUX   Tcind                 0.226   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_diag<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_cy<15>
    SLICE_X51Y152.D3     net (fanout=3)        0.796   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<15>
    SLICE_X51Y152.COUT   Topcyd                0.219   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_lutdi7
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<7>
    SLICE_X51Y153.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[0].eng/sub_AC<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B4     net (fanout=18)       0.455   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_F_in[17]_V_diag[17]_LessThan_21_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (1.269ns logic, 4.830ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.181ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.548 - 0.583)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y166.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/T<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0
    SLICE_X59Y191.D1     net (fanout=73)       1.480   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T<0>
    SLICE_X59Y191.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
    SLICE_X59Y191.B1     net (fanout=1)        0.355   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
    SLICE_X59Y191.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>81
    SLICE_X59Y156.B3     net (fanout=1)        1.782   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<17>
    SLICE_X59Y156.BMUX   Topbb                 0.232   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A5     net (fanout=21)       0.632   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<17>
    SLICE_X52Y153.AMUX   Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (0.912ns logic, 5.269ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.915ns (Levels of Logic = 11)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.DMUX   Tcind                 0.228   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
    SLICE_X57Y153.D5     net (fanout=2)        0.522   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<15>
    SLICE_X57Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.857ns logic, 4.058ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.895ns (Levels of Logic = 11)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.DMUX   Tcind                 0.228   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
    SLICE_X57Y153.D5     net (fanout=2)        0.522   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<15>
    SLICE_X57Y153.COUT   Topcyd                0.216   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi7
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.837ns logic, 4.058ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.894ns (Levels of Logic = 10)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CMUX   Tcinc                 0.196   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X57Y153.B3     net (fanout=2)        0.551   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<10>
    SLICE_X57Y153.COUT   Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi5
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (1.807ns logic, 4.087ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.893ns (Levels of Logic = 10)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CMUX   Tcinc                 0.196   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X57Y153.B3     net (fanout=2)        0.551   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<10>
    SLICE_X57Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.260   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.893ns (1.806ns logic, 4.087ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.876ns (Levels of Logic = 11)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.DMUX   Tcind                 0.228   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
    SLICE_X57Y153.D5     net (fanout=2)        0.522   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<15>
    SLICE_X57Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.260   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.876ns (1.818ns logic, 4.058ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.128ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.548 - 0.583)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y166.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/T<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T_0
    SLICE_X59Y191.D1     net (fanout=73)       1.480   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[32].swpe/T<0>
    SLICE_X59Y191.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
    SLICE_X59Y191.B1     net (fanout=1)        0.355   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
    SLICE_X59Y191.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_match_reward_717
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/S<1>81
    SLICE_X59Y156.B3     net (fanout=1)        1.782   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_reward<17>
    SLICE_X59Y156.BMUX   Topbb                 0.232   UserWrapper/UserModule/engine_gen[1].eng/ec/T_sreg<29>_0
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_lut<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_match_score_xor<17>
    SLICE_X52Y153.A5     net (fanout=21)       0.632   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/match_score<17>
    SLICE_X52Y153.AMUX   Topaa                 0.266   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (0.859ns logic, 5.269ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.863ns (Levels of Logic = 10)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CMUX   Tcinc                 0.196   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X57Y153.B3     net (fanout=2)        0.551   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<10>
    SLICE_X57Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X57Y151.C5     net (fanout=9)        0.563   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X57Y151.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<0>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E11
    SLICE_X52Y151.A4     net (fanout=4)        0.532   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<0>
    SLICE_X52Y151.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lut<0>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.835ns logic, 4.028ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.856ns (Levels of Logic = 11)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X56Y155.DMUX   Tcind                 0.228   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<15>
    SLICE_X57Y153.D5     net (fanout=2)        0.522   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<15>
    SLICE_X57Y153.COUT   Topcyd                0.216   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi7
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.260   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (1.798ns logic, 4.058ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.856ns (Levels of Logic = 10)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CMUX   Tcinc                 0.196   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X57Y153.B3     net (fanout=2)        0.551   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<10>
    SLICE_X57Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X57Y151.C5     net (fanout=9)        0.563   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X57Y151.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<0>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E11
    SLICE_X52Y151.A4     net (fanout=4)        0.532   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<0>
    SLICE_X52Y151.COUT   Topcya                0.282   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (1.828ns logic, 4.028ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.855ns (Levels of Logic = 10)
  Clock Path Skew:      -0.298ns (0.987 - 1.285)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78 to UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y140.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.D4     net (fanout=8)        1.362   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_extend_78
    SLICE_X56Y153.COUT   Topcyd                0.223   UserWrapper/UserModule/gap_open_q1<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_lut<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<7>
    SLICE_X56Y154.CMUX   Tcinc                 0.196   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Madd_E_gap_extend_cy<11>
    SLICE_X57Y153.B3     net (fanout=2)        0.551   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E_gap_extend<10>
    SLICE_X57Y153.COUT   Topcyb                0.272   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_lutdi5
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<7>
    SLICE_X57Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C5     net (fanout=9)        0.474   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_V[17]_E[17]_LessThan_12_o_cy<8>
    SLICE_X55Y152.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/E<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_new_E111
    SLICE_X52Y151.B4     net (fanout=4)        0.680   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/new_E<2>
    SLICE_X52Y151.COUT   Topcyb                0.260   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_lutdi1
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<3>
    SLICE_X52Y152.COUT   Tbyp                  0.054   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<7>
    SLICE_X52Y153.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/F<9>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B5     net (fanout=18)       0.788   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mcompar_E[17]_V_diag[17]_LessThan_20_o_cy<8>
    SLICE_X53Y151.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1102
    SLICE_X53Y151.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1101
    SLICE_X53Y151.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<605>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/Mmux_init_E[17]_new_E[17]_mux_26_OUT1103
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[33].swpe/V_10
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (1.768ns logic, 4.087ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (SLICE_X57Y182.A4), 23020 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.394ns (Levels of Logic = 8)
  Clock Path Skew:      -0.125ns (1.083 - 1.208)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y211.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/stall
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y169.D3     net (fanout=116)      1.945   UserWrapper/UserModule/engine_gen[3].eng/stall
    SLICE_X73Y169.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf<26>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[27].swpe/_n0156_inv1
    SLICE_X74Y165.B5     net (fanout=8)        0.774   UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf<26>
    SLICE_X74Y165.BMUX   Topbb                 0.369   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_lut
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy
    SLICE_X69Y174.B1     net (fanout=2)        1.164   UserWrapper/UserModule/engine_gen[3].eng/csf/out5312
    SLICE_X69Y174.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out522
    SLICE_X69Y174.A5     net (fanout=1)        0.326   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
    SLICE_X69Y174.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X58Y180.D6     net (fanout=1)        0.529   UserWrapper/UserModule/engine_gen[3].eng/csf/out524
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (0.895ns logic, 5.499ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.374ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.539 - 0.585)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y185.BQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13
    SLICE_X44Y178.B3     net (fanout=42)       1.247   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<13>
    SLICE_X44Y178.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_141
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><13>11
    SLICE_X38Y183.C1     net (fanout=1)        0.670   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><13>
    SLICE_X38Y183.DMUX   Topcd                 0.360   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut<6>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (0.893ns logic, 5.481ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.221ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (1.083 - 1.277)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y221.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5
    SLICE_X44Y193.C4     net (fanout=8)        2.293   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1103>
    SLICE_X44Y193.COUT   Topcyc                0.238   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<3>
    SLICE_X44Y194.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<3>
    SLICE_X44Y194.COUT   Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<7>
    SLICE_X44Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<7>
    SLICE_X44Y195.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/csf/out4108
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out477_cy
    SLICE_X43Y198.C6     net (fanout=3)        0.500   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o
    SLICE_X43Y198.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf<61>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out598
    SLICE_X53Y182.B6     net (fanout=1)        0.898   UserWrapper/UserModule/engine_gen[3].eng/csf/out5131
    SLICE_X53Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5101
    SLICE_X53Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/out5134
    SLICE_X53Y182.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5102
    SLICE_X56Y181.A5     net (fanout=1)        0.348   UserWrapper/UserModule/engine_gen[3].eng/csf/out5135
    SLICE_X56Y181.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5105
    SLICE_X56Y181.B4     net (fanout=1)        0.436   UserWrapper/UserModule/engine_gen[3].eng/csf/out5138
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.221ns (1.008ns logic, 5.213ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.202ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (1.083 - 1.277)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y221.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1103>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[61].swpe/V_5
    SLICE_X44Y193.C4     net (fanout=8)        2.293   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1103>
    SLICE_X44Y193.COUT   Topcyc                0.219   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_lutdi2
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<3>
    SLICE_X44Y194.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<3>
    SLICE_X44Y194.COUT   Tbyp                  0.053   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<7>
    SLICE_X44Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o_cy<7>
    SLICE_X44Y195.AMUX   Tcina                 0.227   UserWrapper/UserModule/engine_gen[3].eng/csf/out4108
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out477_cy
    SLICE_X43Y198.C6     net (fanout=3)        0.500   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1115]_cell_score_threshold1[17]_LessThan_186_o
    SLICE_X43Y198.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf<61>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out598
    SLICE_X53Y182.B6     net (fanout=1)        0.898   UserWrapper/UserModule/engine_gen[3].eng/csf/out5131
    SLICE_X53Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5101
    SLICE_X53Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/out5134
    SLICE_X53Y182.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5102
    SLICE_X56Y181.A5     net (fanout=1)        0.348   UserWrapper/UserModule/engine_gen[3].eng/csf/out5135
    SLICE_X56Y181.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5105
    SLICE_X56Y181.B4     net (fanout=1)        0.436   UserWrapper/UserModule/engine_gen[3].eng/csf/out5138
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (0.989ns logic, 5.213ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.349ns (Levels of Logic = 9)
  Clock Path Skew:      -0.046ns (0.539 - 0.585)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y185.BQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_13
    SLICE_X44Y178.B3     net (fanout=42)       1.247   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<13>
    SLICE_X44Y178.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_141
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><13>11
    SLICE_X38Y183.C1     net (fanout=1)        0.670   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><13>
    SLICE_X38Y183.DMUX   Topcd                 0.335   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi6
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (0.868ns logic, 5.481ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.359ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8
    SLICE_X68Y164.D5     net (fanout=58)       1.839   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<8>
    SLICE_X68Y164.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<23><8>11
    SLICE_X86Y159.A3     net (fanout=1)        0.792   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
    SLICE_X86Y159.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.AMUX   Tcina                 0.218   UserWrapper/UserModule/sub_AA<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<8>
    SLICE_X69Y170.B6     net (fanout=3)        0.667   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o
    SLICE_X69Y170.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out558
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out540
    SLICE_X69Y170.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/out558
    SLICE_X69Y170.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out558
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out542
    SLICE_X69Y175.B5     net (fanout=1)        0.584   UserWrapper/UserModule/engine_gen[3].eng/csf/out560
    SLICE_X69Y175.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/last_query_block_swa2csf<20>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out551
    SLICE_X57Y179.C6     net (fanout=1)        0.501   UserWrapper/UserModule/engine_gen[3].eng/csf/out570
    SLICE_X57Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out5129
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out597
    SLICE_X56Y181.B6     net (fanout=1)        0.198   UserWrapper/UserModule/engine_gen[3].eng/csf/out5130
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.359ns (1.040ns logic, 5.319ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.352ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8
    SLICE_X68Y164.D5     net (fanout=58)       1.839   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<8>
    SLICE_X68Y164.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<23><8>11
    SLICE_X86Y159.A3     net (fanout=1)        0.792   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
    SLICE_X86Y159.COUT   Topcya                0.282   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.AMUX   Tcina                 0.218   UserWrapper/UserModule/sub_AA<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<8>
    SLICE_X69Y170.B6     net (fanout=3)        0.667   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o
    SLICE_X69Y170.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out558
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out540
    SLICE_X69Y170.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/out558
    SLICE_X69Y170.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out558
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out542
    SLICE_X69Y175.B5     net (fanout=1)        0.584   UserWrapper/UserModule/engine_gen[3].eng/csf/out560
    SLICE_X69Y175.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/last_query_block_swa2csf<20>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out551
    SLICE_X57Y179.C6     net (fanout=1)        0.501   UserWrapper/UserModule/engine_gen[3].eng/csf/out570
    SLICE_X57Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out5129
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out597
    SLICE_X56Y181.B6     net (fanout=1)        0.198   UserWrapper/UserModule/engine_gen[3].eng/csf/out5130
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (1.033ns logic, 5.319ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.245ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X70Y167.A1     net (fanout=48)       1.746   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X70Y167.A      Tilo                  0.043   UserWrapper/UserModule/sub_AC_q2<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<26><17>11
    SLICE_X74Y165.A2     net (fanout=1)        0.841   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<26><17>
    SLICE_X74Y165.BMUX   Topab                 0.352   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[485]_cell_score_threshold1[17]_LessThan_81_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy
    SLICE_X69Y174.B1     net (fanout=2)        1.164   UserWrapper/UserModule/engine_gen[3].eng/csf/out5312
    SLICE_X69Y174.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out522
    SLICE_X69Y174.A5     net (fanout=1)        0.326   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
    SLICE_X69Y174.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X58Y180.D6     net (fanout=1)        0.529   UserWrapper/UserModule/engine_gen[3].eng/csf/out524
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.245ns (0.878ns logic, 5.367ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X70Y167.A1     net (fanout=48)       1.746   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X70Y167.A      Tilo                  0.043   UserWrapper/UserModule/sub_AC_q2<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<26><17>11
    SLICE_X74Y165.A2     net (fanout=1)        0.841   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<26><17>
    SLICE_X74Y165.BMUX   Topab                 0.339   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[485]_cell_score_threshold1[17]_LessThan_81_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy
    SLICE_X69Y174.B1     net (fanout=2)        1.164   UserWrapper/UserModule/engine_gen[3].eng/csf/out5312
    SLICE_X69Y174.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out522
    SLICE_X69Y174.A5     net (fanout=1)        0.326   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
    SLICE_X69Y174.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X58Y180.D6     net (fanout=1)        0.529   UserWrapper/UserModule/engine_gen[3].eng/csf/out524
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.232ns (0.865ns logic, 5.367ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.172ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.539 - 0.580)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y180.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4
    SLICE_X55Y180.D3     net (fanout=59)       0.836   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<4>
    SLICE_X55Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><4>11
    SLICE_X38Y182.C2     net (fanout=1)        0.825   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><4>
    SLICE_X38Y182.COUT   Topcyc                0.226   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut<2>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<3>
    SLICE_X38Y183.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<3>
    SLICE_X38Y183.DMUX   Tcind                 0.188   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (0.947ns logic, 5.225ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.186ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8
    SLICE_X68Y164.D5     net (fanout=58)       1.839   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<8>
    SLICE_X68Y164.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<23><8>11
    SLICE_X86Y159.A3     net (fanout=1)        0.792   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
    SLICE_X86Y159.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.AMUX   Tcina                 0.218   UserWrapper/UserModule/sub_AA<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<8>
    SLICE_X68Y175.A4     net (fanout=3)        0.940   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o
    SLICE_X68Y175.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[16].swpe/store_S
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out514
    SLICE_X61Y180.A5     net (fanout=1)        0.527   UserWrapper/UserModule/engine_gen[3].eng/csf/out513
    SLICE_X61Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out515
    SLICE_X58Y180.D5     net (fanout=1)        0.330   UserWrapper/UserModule/engine_gen[3].eng/csf/out514
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (0.997ns logic, 5.189ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.179ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8
    SLICE_X68Y164.D5     net (fanout=58)       1.839   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<8>
    SLICE_X68Y164.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<23><8>11
    SLICE_X86Y159.A3     net (fanout=1)        0.792   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<23><8>
    SLICE_X86Y159.COUT   Topcya                0.282   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<7>
    SLICE_X86Y160.AMUX   Tcina                 0.218   UserWrapper/UserModule/sub_AA<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o_cy<8>
    SLICE_X68Y175.A4     net (fanout=3)        0.940   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[431]_cell_score_threshold1[17]_LessThan_72_o
    SLICE_X68Y175.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[16].swpe/store_S
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out514
    SLICE_X61Y180.A5     net (fanout=1)        0.527   UserWrapper/UserModule/engine_gen[3].eng/csf/out513
    SLICE_X61Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out515
    SLICE_X58Y180.D5     net (fanout=1)        0.330   UserWrapper/UserModule/engine_gen[3].eng/csf/out514
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.179ns (0.990ns logic, 5.189ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.007ns (Levels of Logic = 8)
  Clock Path Skew:      -0.185ns (1.083 - 1.268)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y226.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1097>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16
    SLICE_X50Y195.A3     net (fanout=8)        2.189   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1096>
    SLICE_X50Y195.AMUX   Topaa                 0.319   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<71>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy
    SLICE_X58Y186.A6     net (fanout=3)        0.771   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o
    SLICE_X58Y186.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<53><16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5431
    SLICE_X61Y184.B6     net (fanout=2)        0.299   UserWrapper/UserModule/engine_gen[3].eng/csf/out543
    SLICE_X61Y184.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0
    SLICE_X61Y184.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/N124
    SLICE_X61Y184.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52
    SLICE_X65Y179.B2     net (fanout=1)        0.646   UserWrapper/UserModule/engine_gen[3].eng/csf/out51
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (0.809ns logic, 5.198ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.146ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.539 - 0.583)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y183.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_52
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49
    SLICE_X56Y185.A5     net (fanout=24)       0.463   UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49
    SLICE_X56Y185.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><11>11
    SLICE_X38Y183.B3     net (fanout=1)        1.117   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><11>
    SLICE_X38Y183.DMUX   Topbd                 0.433   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (1.002ns logic, 5.144ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.147ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.539 - 0.580)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y180.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_4
    SLICE_X55Y180.D3     net (fanout=59)       0.836   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<4>
    SLICE_X55Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><4>11
    SLICE_X38Y182.C2     net (fanout=1)        0.825   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><4>
    SLICE_X38Y182.COUT   Topcyc                0.201   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<3>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi2
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<3>
    SLICE_X38Y183.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<3>
    SLICE_X38Y183.DMUX   Tcind                 0.188   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (0.922ns logic, 5.225ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.539 - 0.583)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y183.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_52
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49
    SLICE_X56Y185.A5     net (fanout=24)       0.463   UserWrapper/UserModule/engine_gen[3].eng/csf/buffer_sel_49
    SLICE_X56Y185.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><11>11
    SLICE_X38Y183.B3     net (fanout=1)        1.117   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><11>
    SLICE_X38Y183.DMUX   Topbd                 0.394   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi5
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (0.963ns logic, 5.144ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.958ns (Levels of Logic = 8)
  Clock Path Skew:      -0.185ns (1.083 - 1.268)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y226.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1097>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_16
    SLICE_X50Y195.A3     net (fanout=8)        2.189   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1096>
    SLICE_X50Y195.AMUX   Topaa                 0.270   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<71>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy
    SLICE_X58Y186.A6     net (fanout=3)        0.771   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o
    SLICE_X58Y186.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<53><16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5431
    SLICE_X61Y184.B6     net (fanout=2)        0.299   UserWrapper/UserModule/engine_gen[3].eng/csf/out543
    SLICE_X61Y184.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0
    SLICE_X61Y184.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/N124
    SLICE_X61Y184.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52
    SLICE_X65Y179.B2     net (fanout=1)        0.646   UserWrapper/UserModule/engine_gen[3].eng/csf/out51
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (0.760ns logic, 5.198ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.079ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X55Y204.A1     net (fanout=48)       1.775   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X55Y204.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[5].swpe/S<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<57><17>11
    SLICE_X52Y194.A1     net (fanout=1)        0.725   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<57><17>
    SLICE_X52Y194.AMUX   Topaa                 0.319   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<60><8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out567_cy
    SLICE_X52Y185.C2     net (fanout=3)        0.676   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o
    SLICE_X52Y185.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_010
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out599
    SLICE_X53Y182.B4     net (fanout=1)        0.493   UserWrapper/UserModule/engine_gen[3].eng/csf/out5132
    SLICE_X53Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5101
    SLICE_X53Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/out5134
    SLICE_X53Y182.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5102
    SLICE_X56Y181.A5     net (fanout=1)        0.348   UserWrapper/UserModule/engine_gen[3].eng/csf/out5135
    SLICE_X56Y181.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5105
    SLICE_X56Y181.B4     net (fanout=1)        0.436   UserWrapper/UserModule/engine_gen[3].eng/csf/out5138
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (0.888ns logic, 5.191ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.992ns (Levels of Logic = 8)
  Clock Path Skew:      -0.125ns (1.083 - 1.208)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y211.AQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/stall
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X73Y169.D3     net (fanout=116)      1.945   UserWrapper/UserModule/engine_gen[3].eng/stall
    SLICE_X73Y169.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf<26>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[27].swpe/_n0156_inv1
    SLICE_X74Y165.B5     net (fanout=8)        0.774   UserWrapper/UserModule/engine_gen[3].eng/V_out_valid_swa2csf<26>
    SLICE_X74Y165.BMUX   Topbb                 0.369   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CC_101
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_lut
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53121_cy
    SLICE_X64Y178.A3     net (fanout=2)        0.902   UserWrapper/UserModule/engine_gen[3].eng/csf/out5312
    SLICE_X64Y178.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<1><11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X65Y179.C5     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/csf/out58
    SLICE_X65Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0
    SLICE_X65Y179.B6     net (fanout=1)        0.099   UserWrapper/UserModule/engine_gen[3].eng/N96
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (0.895ns logic, 5.097ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.046ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X70Y167.A1     net (fanout=48)       1.746   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X70Y167.AMUX   Tilo                  0.138   UserWrapper/UserModule/sub_AC_q2<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<24><17>11
    SLICE_X76Y164.A1     net (fanout=1)        0.827   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<24><17>
    SLICE_X76Y164.BMUX   Topab                 0.353   UserWrapper/UserModule/sub_TT_q2<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy
    SLICE_X64Y178.A1     net (fanout=3)        1.023   UserWrapper/UserModule/engine_gen[3].eng/csf/out540
    SLICE_X64Y178.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<1><11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X65Y179.C5     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/csf/out58
    SLICE_X65Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0
    SLICE_X65Y179.B6     net (fanout=1)        0.099   UserWrapper/UserModule/engine_gen[3].eng/N96
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (0.974ns logic, 5.072ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.058ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11
    SLICE_X56Y185.A4     net (fanout=44)       0.411   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
    SLICE_X56Y185.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><11>11
    SLICE_X38Y183.B3     net (fanout=1)        1.117   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><11>
    SLICE_X38Y183.DMUX   Topbd                 0.433   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (0.966ns logic, 5.092ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.891ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (1.083 - 1.267)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y225.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1091>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11
    SLICE_X50Y194.B5     net (fanout=8)        1.875   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1091>
    SLICE_X50Y194.COUT   Topcyb                0.299   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lut<5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy<7>
    SLICE_X50Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy<7>
    SLICE_X50Y195.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<71>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy
    SLICE_X58Y186.A6     net (fanout=3)        0.771   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o
    SLICE_X58Y186.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<53><16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5431
    SLICE_X61Y184.B6     net (fanout=2)        0.299   UserWrapper/UserModule/engine_gen[3].eng/csf/out543
    SLICE_X61Y184.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0
    SLICE_X61Y184.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/N124
    SLICE_X61Y184.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52
    SLICE_X65Y179.B2     net (fanout=1)        0.646   UserWrapper/UserModule/engine_gen[3].eng/csf/out51
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (1.007ns logic, 4.884ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.028ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X70Y167.A1     net (fanout=48)       1.746   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X70Y167.AMUX   Tilo                  0.138   UserWrapper/UserModule/sub_AC_q2<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<24><17>11
    SLICE_X76Y164.A1     net (fanout=1)        0.827   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<24><17>
    SLICE_X76Y164.BMUX   Topab                 0.353   UserWrapper/UserModule/sub_TT_q2<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lut<8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy
    SLICE_X69Y174.B2     net (fanout=3)        0.865   UserWrapper/UserModule/engine_gen[3].eng/csf/out540
    SLICE_X69Y174.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out522
    SLICE_X69Y174.A5     net (fanout=1)        0.326   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
    SLICE_X69Y174.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X58Y180.D6     net (fanout=1)        0.529   UserWrapper/UserModule/engine_gen[3].eng/csf/out524
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.028ns (0.974ns logic, 5.054ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.027ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X70Y167.A1     net (fanout=48)       1.746   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X70Y167.AMUX   Tilo                  0.138   UserWrapper/UserModule/sub_AC_q2<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<24><17>11
    SLICE_X76Y164.A1     net (fanout=1)        0.827   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<24><17>
    SLICE_X76Y164.BMUX   Topab                 0.334   UserWrapper/UserModule/sub_TT_q2<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy
    SLICE_X64Y178.A1     net (fanout=3)        1.023   UserWrapper/UserModule/engine_gen[3].eng/csf/out540
    SLICE_X64Y178.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<1><11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X65Y179.C5     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/csf/out58
    SLICE_X65Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0
    SLICE_X65Y179.B6     net (fanout=1)        0.099   UserWrapper/UserModule/engine_gen[3].eng/N96
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (0.955ns logic, 5.072ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.026ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X55Y204.A1     net (fanout=48)       1.775   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X55Y204.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[5].swpe/S<1>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<57><17>11
    SLICE_X52Y194.A1     net (fanout=1)        0.725   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<57><17>
    SLICE_X52Y194.AMUX   Topaa                 0.266   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<60><8>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out567_cy
    SLICE_X52Y185.C2     net (fanout=3)        0.676   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1043]_cell_score_threshold1[17]_LessThan_174_o
    SLICE_X52Y185.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/sub_CT_010
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out599
    SLICE_X53Y182.B4     net (fanout=1)        0.493   UserWrapper/UserModule/engine_gen[3].eng/csf/out5132
    SLICE_X53Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5101
    SLICE_X53Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/out5134
    SLICE_X53Y182.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<15>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5102
    SLICE_X56Y181.A5     net (fanout=1)        0.348   UserWrapper/UserModule/engine_gen[3].eng/csf/out5135
    SLICE_X56Y181.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5105
    SLICE_X56Y181.B4     net (fanout=1)        0.436   UserWrapper/UserModule/engine_gen[3].eng/csf/out5138
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (0.835ns logic, 5.191ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.035ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8
    SLICE_X72Y164.C5     net (fanout=58)       1.539   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<8>
    SLICE_X72Y164.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<26><13>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<25><8>11
    SLICE_X78Y158.A2     net (fanout=1)        0.674   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<25><8>
    SLICE_X78Y158.COUT   Topcya                0.289   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_lut<4>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy<7>
    SLICE_X78Y159.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy<7>
    SLICE_X78Y159.AMUX   Tcina                 0.218   UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo_din<27>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out4491_cy
    SLICE_X71Y172.A5     net (fanout=2)        0.858   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o
    SLICE_X71Y172.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_open_83
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53101
    SLICE_X64Y178.A6     net (fanout=2)        0.448   UserWrapper/UserModule/engine_gen[3].eng/csf/out5310
    SLICE_X64Y178.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<1><11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X65Y179.C5     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/csf/out58
    SLICE_X65Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0
    SLICE_X65Y179.B6     net (fanout=1)        0.099   UserWrapper/UserModule/engine_gen[3].eng/N96
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.040ns logic, 4.995ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.009ns (Levels of Logic = 8)
  Clock Path Skew:      -0.043ns (0.539 - 0.582)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y181.BQ     Tcko                  0.259   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0_17
    SLICE_X70Y167.A1     net (fanout=48)       1.746   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<17>
    SLICE_X70Y167.AMUX   Tilo                  0.138   UserWrapper/UserModule/sub_AC_q2<17>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<24><17>11
    SLICE_X76Y164.A1     net (fanout=1)        0.827   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<24><17>
    SLICE_X76Y164.BMUX   Topab                 0.334   UserWrapper/UserModule/sub_TT_q2<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[449]_cell_score_threshold1[17]_LessThan_75_o_lutdi8
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5401_cy
    SLICE_X69Y174.B2     net (fanout=3)        0.865   UserWrapper/UserModule/engine_gen[3].eng/csf/out540
    SLICE_X69Y174.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out522
    SLICE_X69Y174.A5     net (fanout=1)        0.326   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
    SLICE_X69Y174.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out521
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X58Y180.D6     net (fanout=1)        0.529   UserWrapper/UserModule/engine_gen[3].eng/csf/out524
    SLICE_X58Y180.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<39>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out526
    SLICE_X56Y181.B5     net (fanout=1)        0.255   UserWrapper/UserModule/engine_gen[3].eng/csf/out525
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (0.955ns logic, 5.054ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.024ns (Levels of Logic = 10)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.AQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_8
    SLICE_X72Y164.C5     net (fanout=58)       1.539   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<8>
    SLICE_X72Y164.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<26><13>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<25><8>11
    SLICE_X78Y158.A2     net (fanout=1)        0.674   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<25><8>
    SLICE_X78Y158.COUT   Topcya                0.278   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_lutdi4
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy<7>
    SLICE_X78Y159.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o_cy<7>
    SLICE_X78Y159.AMUX   Tcina                 0.218   UserWrapper/UserModule_s2pb/s126o_stream/s0_desc_fifo_din<27>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out4491_cy
    SLICE_X71Y172.A5     net (fanout=2)        0.858   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[467]_cell_score_threshold1[17]_LessThan_78_o
    SLICE_X71Y172.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/swa/gap_open_83
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out53101
    SLICE_X64Y178.A6     net (fanout=2)        0.448   UserWrapper/UserModule/engine_gen[3].eng/csf/out5310
    SLICE_X64Y178.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<1><11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X65Y179.C5     net (fanout=1)        0.316   UserWrapper/UserModule/engine_gen[3].eng/csf/out58
    SLICE_X65Y179.C      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out58_SW0
    SLICE_X65Y179.B6     net (fanout=1)        0.099   UserWrapper/UserModule/engine_gen[3].eng/N96
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (1.029ns logic, 4.995ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.019ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.099 - 0.125)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y185.DQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1_11
    SLICE_X56Y185.A4     net (fanout=44)       0.411   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold1<11>
    SLICE_X56Y185.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold0<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mmux_cell_score_threshold<49><11>11
    SLICE_X38Y183.B3     net (fanout=1)        1.117   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<49><11>
    SLICE_X38Y183.DMUX   Topbd                 0.394   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_lutdi5
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A2     net (fanout=1)        0.655   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<7>
    SLICE_X48Y180.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i<11>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o_cy<8>
    SLICE_X55Y181.D5     net (fanout=3)        0.502   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[899]_cell_score_threshold1[17]_LessThan_150_o
    SLICE_X55Y181.D      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5461
    SLICE_X55Y181.B2     net (fanout=2)        0.631   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
    SLICE_X55Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/out546
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out55
    SLICE_X65Y179.B4     net (fanout=1)        0.715   UserWrapper/UserModule/engine_gen[3].eng/csf/out54
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (0.927ns logic, 5.092ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.850ns (Levels of Logic = 9)
  Clock Path Skew:      -0.184ns (1.083 - 1.267)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 6.666ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.249ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11 to UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y225.CQ     Tcko                  0.223   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1091>
                                                       UserWrapper/UserModule/engine_gen[3].eng/swa/swpe_gen[60].swpe/V_11
    SLICE_X50Y194.B5     net (fanout=8)        1.875   UserWrapper/UserModule/engine_gen[3].eng/V_out_swa2csf<1091>
    SLICE_X50Y194.COUT   Topcyb                0.258   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_lutdi5
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy<7>
    SLICE_X50Y195.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/engine_gen[3].eng/csf/Mcompar_V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o_cy<7>
    SLICE_X50Y195.AMUX   Tcina                 0.218   UserWrapper/UserModule/engine_gen[1].eng/ref_seq_block_rr2ec<71>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out4421_cy
    SLICE_X58Y186.A6     net (fanout=3)        0.771   UserWrapper/UserModule/engine_gen[3].eng/csf/V_out_in[1097]_cell_score_threshold1[17]_LessThan_183_o
    SLICE_X58Y186.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<53><16>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5431
    SLICE_X61Y184.B6     net (fanout=2)        0.299   UserWrapper/UserModule/engine_gen[3].eng/csf/out543
    SLICE_X61Y184.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52_SW0
    SLICE_X61Y184.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/N124
    SLICE_X61Y184.A      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/sub_AT<7>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out52
    SLICE_X65Y179.B2     net (fanout=1)        0.646   UserWrapper/UserModule/engine_gen[3].eng/csf/out51
    SLICE_X65Y179.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/N96
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out510
    SLICE_X56Y181.B3     net (fanout=1)        0.555   UserWrapper/UserModule/engine_gen[3].eng/csf/out59
    SLICE_X56Y181.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/cell_score_threshold<42><5>
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/out5109
    SLICE_X57Y182.B6     net (fanout=3)        0.274   UserWrapper/UserModule/engine_gen[3].eng/csf/high_score1
    SLICE_X57Y182.B      Tilo                  0.043   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.A4     net (fanout=1)        0.232   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In33
    SLICE_X57Y182.CLK    Tas                   0.009   UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3-In34
                                                       UserWrapper/UserModule/engine_gen[3].eng/csf/state1_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (0.966ns logic, 4.884ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y50.DIADI18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[2].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_120 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.298ns (0.843 - 0.545)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[2].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_120 to UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y239.AQ         Tcko                  0.100   UserWrapper/UserModule/engine_gen[2].eng/cell_score_threshold_sih2ec<27>
                                                          UserWrapper/UserModule/engine_gen[2].eng/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_120
    RAMB36_X0Y50.DIADI18    net (fanout=2)        0.353   UserWrapper/UserModule/engine_gen[2].eng/cell_score_threshold_sih2ec<24>
    RAMB36_X0Y50.CLKARDCLKL Trckd_DIA   (-Th)     0.155   UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.298ns (-0.055ns logic, 0.353ns route)
                                                          (-18.5% logic, 118.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X0Y81.ADDRARDADDR4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.813 - 0.591)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X8Y196.AQ           Tcko                  0.118   UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                            UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    RAMB18_X0Y81.ADDRARDADDR4 net (fanout=10)       0.287   UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<0>
    RAMB18_X0Y81.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                            UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[13].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.222ns (-0.065ns logic, 0.287ns route)
                                                            (-29.3% logic, 129.3% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X2Y300.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 0)
  Clock Path Skew:      0.298ns (0.846 - 0.548)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y299.AQ      Tcko                  0.100   UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X2Y300.CX      net (fanout=2)        0.238   UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X2Y300.CLK     Tckdi       (-Th)     0.040   UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.060ns logic, 0.238ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y139.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y139.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y1.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[1].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y1.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y132.RDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[1].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y132.WRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y89.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y89.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y47.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[13].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y47.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y137.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[3].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y137.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y80.RDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[4].eng/swa/inter_ref_block_fifo_gen[7].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y80.WRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y69.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[11].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y69.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y52.RDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[5].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y52.WRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y25.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[0].eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y25.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y67.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/engine_gen[3].eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y67.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y50.CLKARDCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y50.CLKARDCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y50.CLKBWRCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y50.CLKBWRCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y54.CLKARDCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y54.CLKARDCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y54.CLKBWRCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 4.571ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/engine_gen[2].eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y54.CLKBWRCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 
0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------
Slack: 94.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 207.360ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_freq_refclk" TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP "mig_DDR3_0_freq_refclk" TS_clk_400
        / 1.66666667 PHASE 1.40625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y1.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_mem_refclk" TS_clk_400 /         1.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP "mig_DDR3_0_mem_refclk" TS_clk_400 /
        1.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP 
"mig_DDR3_0_sync_pulse" TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.607   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.643 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.591   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.175ns (0.584ns logic, 0.591ns route)
                                                                   (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.374   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.375 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.273   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.480ns (0.207ns logic, 0.273ns route)
                                                                   (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.280   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.178   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"         
TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 728565 paths analyzed, 94524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.980ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (SLICE_X130Y0.D3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 3)
  Clock Path Skew:      0.119ns (1.230 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.CQ     Tcko                  0.259   UserWrapper/interconnect_inst_0/master/bFifo/validDin_q
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X111Y71.B3     net (fanout=24)       1.033   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (0.438ns logic, 5.602ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (1.230 - 1.127)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y57.BMUX   Tshcko                0.319   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X111Y71.B4     net (fanout=11)       0.821   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (0.498ns logic, 5.390ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (1.400 - 1.126)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y110.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl
    SLICE_X111Y68.A4     net (fanout=7)        1.443   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (0.395ns logic, 5.647ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (1.230 - 1.127)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y57.BQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X111Y71.B2     net (fanout=11)       0.817   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (0.438ns logic, 5.386ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.112ns (1.230 - 1.118)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y93.AMUX    Tshcko                0.287   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc_address<47>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r
    SLICE_X111Y68.A5     net (fanout=25)       0.964   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.423ns logic, 5.168ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 2)
  Clock Path Skew:      0.116ns (1.230 - 1.114)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y78.CQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15
    SLICE_X111Y68.A3     net (fanout=7)        0.813   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (0.395ns logic, 5.017ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (1.230 - 1.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y78.BQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14
    SLICE_X111Y68.A2     net (fanout=6)        0.797   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<14>
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.395ns logic, 5.001ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.BMUX    Tshcko                0.284   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0
    SLICE_X98Y97.C1      net (fanout=5)        0.562   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<0>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (0.420ns logic, 4.941ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (1.230 - 1.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y70.AQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X111Y68.A1     net (fanout=20)       0.646   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (0.395ns logic, 4.850ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.CQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2
    SLICE_X98Y97.C3      net (fanout=4)        0.491   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<2>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (0.359ns logic, 4.870ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1
    SLICE_X98Y97.C2      net (fanout=5)        0.464   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<1>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.359ns logic, 4.843ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1 (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y97.C       Tshcko                0.696   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.789ns logic, 4.379ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.DQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3
    SLICE_X98Y97.C4      net (fanout=3)        0.344   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (0.359ns logic, 4.723ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (1.230 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.CQ     Tcko                  0.259   UserWrapper/interconnect_inst_0/master/bFifo/validDin_q
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X107Y82.B5     net (fanout=24)       0.599   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (0.352ns logic, 4.120ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (1.230 - 1.117)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y82.BQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X107Y82.B2     net (fanout=1)        0.351   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<2>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.316ns logic, 3.872ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (SLICE_X130Y0.D3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 3)
  Clock Path Skew:      0.119ns (1.230 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.CQ     Tcko                  0.259   UserWrapper/interconnect_inst_0/master/bFifo/validDin_q
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X111Y71.B3     net (fanout=24)       1.033   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (0.438ns logic, 5.602ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (1.230 - 1.127)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y57.BMUX   Tshcko                0.319   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X111Y71.B4     net (fanout=11)       0.821   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (0.498ns logic, 5.390ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (1.400 - 1.126)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y110.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl
    SLICE_X111Y68.A4     net (fanout=7)        1.443   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (0.395ns logic, 5.647ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (1.230 - 1.127)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y57.BQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X111Y71.B2     net (fanout=11)       0.817   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (0.438ns logic, 5.386ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.112ns (1.230 - 1.118)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y93.AMUX    Tshcko                0.287   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc_address<47>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r
    SLICE_X111Y68.A5     net (fanout=25)       0.964   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.423ns logic, 5.168ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 2)
  Clock Path Skew:      0.116ns (1.230 - 1.114)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y78.CQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15
    SLICE_X111Y68.A3     net (fanout=7)        0.813   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (0.395ns logic, 5.017ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (1.230 - 1.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y78.BQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14
    SLICE_X111Y68.A2     net (fanout=6)        0.797   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<14>
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.395ns logic, 5.001ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.BMUX    Tshcko                0.284   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0
    SLICE_X98Y97.C1      net (fanout=5)        0.562   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<0>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (0.420ns logic, 4.941ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (1.230 - 1.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y70.AQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X111Y68.A1     net (fanout=20)       0.646   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (0.395ns logic, 4.850ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.CQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2
    SLICE_X98Y97.C3      net (fanout=4)        0.491   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<2>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (0.359ns logic, 4.870ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1
    SLICE_X98Y97.C2      net (fanout=5)        0.464   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<1>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.359ns logic, 4.843ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1 (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y97.C       Tshcko                0.696   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.789ns logic, 4.379ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.DQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3
    SLICE_X98Y97.C4      net (fanout=3)        0.344   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (0.359ns logic, 4.723ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (1.230 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.CQ     Tcko                  0.259   UserWrapper/interconnect_inst_0/master/bFifo/validDin_q
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X107Y82.B5     net (fanout=24)       0.599   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (0.352ns logic, 4.120ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1 (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (1.230 - 1.117)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y82.BQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X107Y82.B2     net (fanout=1)        0.351   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<2>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.316ns logic, 3.872ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (SLICE_X130Y0.D3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      6.040ns (Levels of Logic = 3)
  Clock Path Skew:      0.119ns (1.230 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.CQ     Tcko                  0.259   UserWrapper/interconnect_inst_0/master/bFifo/validDin_q
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X111Y71.B3     net (fanout=24)       1.033   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (0.438ns logic, 5.602ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (1.230 - 1.127)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y57.BMUX   Tshcko                0.319   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X111Y71.B4     net (fanout=11)       0.821   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (0.498ns logic, 5.390ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (1.400 - 1.126)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y110.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl
    SLICE_X111Y68.A4     net (fanout=7)        1.443   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ram_init_done_r
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (0.395ns logic, 5.647ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.103ns (1.230 - 1.127)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y57.BQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X111Y71.B2     net (fanout=11)       0.817   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1
    SLICE_X111Y71.B      Tilo                  0.043   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/wdataFifo/middleDin<283>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le_SW0
    SLICE_X111Y68.A6     net (fanout=1)        0.365   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/N336
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (0.438ns logic, 5.386ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.112ns (1.230 - 1.118)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y93.AMUX    Tshcko                0.287   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc_address<47>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/rd_data_upd_indx_r
    SLICE_X111Y68.A5     net (fanout=25)       0.964   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/rd_data_upd_indx_r
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (0.423ns logic, 5.168ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 2)
  Clock Path Skew:      0.116ns (1.230 - 1.114)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y78.CQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_15
    SLICE_X111Y68.A3     net (fanout=7)        0.813   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<15>
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (0.395ns logic, 5.017ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (1.230 - 1.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y78.BQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt_14
    SLICE_X111Y68.A2     net (fanout=6)        0.797   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt<14>
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.395ns logic, 5.001ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.BMUX    Tshcko                0.284   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_0
    SLICE_X98Y97.C1      net (fanout=5)        0.562   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<0>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (0.420ns logic, 4.941ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (1.230 - 1.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y70.AQ     Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X111Y68.A1     net (fanout=20)       0.646   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1
    SLICE_X111Y68.A      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B6     net (fanout=4)        0.683   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (0.395ns logic, 4.850ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.CQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_2
    SLICE_X98Y97.C3      net (fanout=4)        0.491   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<2>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (0.359ns logic, 4.870ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.BQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_1
    SLICE_X98Y97.C2      net (fanout=5)        0.464   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<1>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.359ns logic, 4.843ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1 (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y97.C       Tshcko                0.696   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (0.789ns logic, 4.379ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.111ns (1.230 - 1.119)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y97.DQ      Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r_3
    SLICE_X98Y97.C4      net (fanout=3)        0.344   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_indx_r<3>
    SLICE_X98Y97.C       Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1
    SLICE_X107Y82.B4     net (fanout=1)        0.858   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_pntr<1>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (0.359ns logic, 4.723ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (1.230 - 1.111)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.CQ     Tcko                  0.259   UserWrapper/interconnect_inst_0/master/bFifo/validDin_q
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X107Y82.B5     net (fanout=24)       0.599   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/reset
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (0.352ns logic, 4.120ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB (RAM)
  Requirement:          6.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (1.230 - 1.117)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y82.BQ     Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X107Y82.B2     net (fanout=1)        0.351   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<2>
    SLICE_X107Y82.B      Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/Mmux_write_data_control.wb_wr_data_addr_ns21
    SLICE_X130Y0.D3      net (fanout=96)       3.521   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_ns<2>
    SLICE_X130Y0.CLK     Tas                   0.050   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_25
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.316ns logic, 3.872ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0 (RAMB36_X4Y27.DIBDI18), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin_50 (FF)
  Destination:          UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (0.691 - 0.570)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin_50 to UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y140.CMUX     Tshcko                0.227   UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin<43>
                                                          UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin_50
    RAMB36_X4Y27.DIBDI18    net (fanout=1)        0.421   UserWrapper/interconnect_inst_0/master/raddrFifo/middleDin<50>
    RAMB36_X4Y27.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/master/raddrFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         0.121ns (-0.300ns logic, 0.421ns route)
                                                          (-247.9% logic, 347.9% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3 (RAMB36_X2Y48.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_229 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.693 - 0.546)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_229 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X55Y258.BQ        Tcko                  0.100   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<231>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_229
    RAMB36_X2Y48.DIADI13    net (fanout=1)        0.343   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<229>
    RAMB36_X2Y48.CLKBWRCLKU Trckd_DIA   (-Th)     0.296   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3
    ----------------------------------------------------  ---------------------------
    Total                                         0.147ns (-0.196ns logic, 0.343ns route)
                                                          (-133.3% logic, 233.3% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3 (RAMB36_X4Y60.DIADI25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_241 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.362ns (0.838 - 0.476)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_241 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y299.BQ        Tcko                  0.100   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin<243>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin_241
    RAMB36_X4Y60.DIADI25    net (fanout=1)        0.559   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/middleDin<241>
    RAMB36_X4Y60.CLKBWRCLKU Trckd_DIA   (-Th)     0.296   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_0/rdataFifo/create_fifos[267].fifo3
    ----------------------------------------------------  ---------------------------
    Total                                         0.363ns (-0.196ns logic, 0.559ns route)
                                                          (-54.0% logic, 154.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y2.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y3.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y1.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y8.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y5.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y6.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y8.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y7.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y9.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y2.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y10.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y11.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y9.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y10.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y3.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y0.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y11.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y0.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y1.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y114.C
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y14.C
  Clock network: c0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y101.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y103.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y105.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y109.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y110.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y102.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y112.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y106.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D12     net (fanout=1)        0.328   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.795ns logic, 0.328ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y101.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y103.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y105.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y109.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y110.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y102.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y112.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y106.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y116.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y118.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y123.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y117.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y121.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y122.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y114.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y124.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y116.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y118.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y123.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y117.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y121.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y122.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y136.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y128.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y130.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y127.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y129.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y133.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y134.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y126.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y136.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y128.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y130.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y127.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y129.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y133.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y141.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y145.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y146.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y138.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y148.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y140.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y142.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y147.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y141.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y145.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y146.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y138.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y148.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y140.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y142.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y3.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y5.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y9.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y10.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y2.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y12.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y4.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q1       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q2       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q4       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q4       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q3       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q2       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y1.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y3.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y5.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y9.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y10.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y2.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y12.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y4.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y15.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y17.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y21.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y22.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y14.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y24.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y16.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y18.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y15.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y17.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y21.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y22.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y34.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y26.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y36.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y30.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y27.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y35.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y29.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y33.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y34.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y26.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y36.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y30.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y27.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y39.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y47.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y45.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y46.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y38.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y48.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y40.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y42.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y39.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y47.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y45.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y46.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y38.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y48.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y104.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y107.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y109.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y109.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y109.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y105.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y105.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y105.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y106.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y106.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y106.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y103.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y104.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y110.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y101.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y105.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y107.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y112.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y102.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y106.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y109.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y119.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y115.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q62    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y121.D3     net (fanout=1)        0.409   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<2>
    OLOGIC_X1Y121.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.946ns logic, 0.409ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y117.D1     net (fanout=1)        0.297   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y117.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.946ns logic, 0.297ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y121.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y121.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y116.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y122.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y119.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y123.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y117.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y118.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y124.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y114.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y121.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y115.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y131.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y135.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y131.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y129.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y135.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y136.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y126.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y130.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y133.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y127.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y128.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y134.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y143.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y139.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y140.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y146.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y147.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y143.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y141.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y142.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y148.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y138.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y145.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y139.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y90.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y96.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y89.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y95.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y92.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y98.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y88.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y87.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y91.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y97.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y90.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y96.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y89.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y95.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y92.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y98.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y88.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y87.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y91.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y97.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y79.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y84.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y78.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y81.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y83.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y77.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y80.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y82.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y86.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y76.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y75.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q54    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y81.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<4>
    OLOGIC_X1Y81.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y79.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y85.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y84.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y78.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y81.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y83.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y77.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y80.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y82.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y86.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y76.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y75.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q<1>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y67.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y73.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y66.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y65.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y68.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y74.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y67.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y67.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y67.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y68.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y68.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y68.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y73.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (0.291 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q80    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y73.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q8<0>
    OLOGIC_X1Y73.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y67.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y73.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y66.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y65.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y68.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y74.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y6.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y7.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y9.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y9.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y9.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y5.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y5.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y5.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y6.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y6.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D3       net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D1       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D2       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y5.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y6.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y12.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y2.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y9.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y3.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y4.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y10.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y7.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y1.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y19.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y21.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y21.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y17.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y17.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y17.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y18.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y18.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y18.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y22.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y19.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y23.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y17.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y18.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y24.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y14.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y21.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y15.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y16.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y28.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y31.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y33.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y33.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y33.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y29.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y29.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y29.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y30.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y30.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y27.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y28.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y31.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y34.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y35.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y29.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y30.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y36.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y26.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y33.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y43.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y41.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y45.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y45.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y45.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y41.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y41.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y42.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y42.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y40.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y46.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y47.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y43.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y41.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y42.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y48.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y38.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y45.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y39.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.101ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.022ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------
Slack:                  0.103ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.020ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|   1968115968|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         2975|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         9761|            0|
| TS_CLK_USERCLK                |      2.000ns|      2.000ns|      1.236ns|            0|            0|          832|         1744|
|  TS_PIPE_RATE                 |      4.000ns|      2.473ns|          N/A|            0|            0|         1744|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|      3.997ns|            0|            0|       284312|   1967816344|
|  TS_UserWrapper_UserModule_scg|      6.667ns|      6.662ns|          N/A|            0|            0|   1967816344|            0|
|  _clkout0                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_400
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_400                     |      2.500ns|      1.778ns|      2.492ns|            0|            0|            0|       729224|
| TS_mig_DDR3_0_u_ddr3_infrastru|      6.000ns|      3.000ns|      5.980ns|            0|            0|            0|       728565|
| cture_pll_clk3                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_ddr3_infrastr|      6.000ns|      5.980ns|          N/A|            0|            0|       728565|            0|
|  ucture_clk_pll_i             |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_freq_refclk     |      1.500ns|      1.072ns|      1.070ns|            0|            0|            0|          256|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_mem_refclk      |      1.500ns|      1.070ns|      1.070ns|            0|            0|            0|          400|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           24|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_sync_pulse      |     24.000ns|      8.560ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_400_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.980|         |         |         |
clk_400_p      |    5.980|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_400_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.980|         |         |         |
clk_400_p      |    5.980|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1968914947 paths, 0 nets, and 874323 connections

Design statistics:
   Minimum period:   8.560ns{1}   (Maximum frequency: 116.822MHz)
   Maximum path delay from/to any node:   2.473ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 21 14:15:17 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4399 MB



