// Seed: 495428613
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4
    , id_6,
    output id_5
);
  logic id_7 = id_4;
  assign id_7 = id_6 - 1'd0;
endmodule
