Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
<<<<<<< HEAD
| Date         : Sat Dec  7 18:07:06 2024
| Host         : eecs-digital-45 running 64-bit Ubuntu 24.04.1 LTS
=======
| Date         : Sat Dec  7 18:14:58 2024
| Host         : eecs-digital-09 running 64-bit Ubuntu 24.04.1 LTS
>>>>>>> 8277b6f (fixed coorindator maybe)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

<<<<<<< HEAD
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 genblk1[0].osc_inst/sample_index_out_reg[4]/C
=======
Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 memio/sample_index_reg[1]/C
>>>>>>> 8277b6f (fixed coorindator maybe)
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            memio/sample_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        5.977ns  (logic 3.141ns (52.551%)  route 2.836ns (47.449%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
=======
  Data Path Delay:        4.009ns  (logic 2.135ns (53.255%)  route 1.874ns (46.745%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
>>>>>>> 8277b6f (fixed coorindator maybe)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=391, unplaced)       0.584     2.920    genblk1[0].osc_inst/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  genblk1[0].osc_inst/sample_index_out_reg[4]/Q
                         net (fo=24, unplaced)        1.047     4.423    genblk1[0].osc_inst/out[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.120 r  genblk1[0].osc_inst/sample_index_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     5.129    genblk1[0].osc_inst/sample_index_out0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.243 r  genblk1[0].osc_inst/sample_index_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.243    genblk1[0].osc_inst/sample_index_out0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.591 r  genblk1[0].osc_inst/sample_index_out0_carry__1/O[1]
                         net (fo=2, unplaced)         0.622     6.213    genblk1[0].osc_inst/sample_index_out0_carry__1_n_6
                         LUT4 (Prop_lut4_I0_O)        0.332     6.545 r  genblk1[0].osc_inst/sample_index_out0__29_carry__0_i_3/O
                         net (fo=1, unplaced)         0.000     6.545    genblk1[0].osc_inst/sample_index_out0__29_carry__0_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     7.079 r  genblk1[0].osc_inst/sample_index_out0__29_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.079    genblk1[0].osc_inst/sample_index_out0__29_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.372 r  genblk1[0].osc_inst/sample_index_out0__29_carry__1/CO[0]
                         net (fo=1, unplaced)         0.311     7.683    genblk1[0].osc_inst/sample_index_out0__29_carry__1_n_3
                         LUT3 (Prop_lut3_I1_O)        0.367     8.050 r  genblk1[0].osc_inst/sample_index_out[0]_i_1/O
                         net (fo=32, unplaced)        0.847     8.897    genblk1[0].osc_inst/sample_index_out[0]_i_1_n_0
                         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[0]/R
=======
                         net (fo=103, unplaced)       0.584     2.920    memio/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  memio/sample_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  memio/sample_index_reg[1]/Q
                         net (fo=10, unplaced)        0.709     4.085    memio/sample_index_reg[1]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     4.912 r  memio/p_1_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.921    memio/p_1_out_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  memio/p_1_out_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.035    memio/p_1_out_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.149 r  memio/p_1_out_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.149    memio/p_1_out_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.263 r  memio/p_1_out_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.263    memio/p_1_out_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.441 r  memio/p_1_out_carry__3/CO[1]
                         net (fo=2, unplaced)         0.323     5.764    memio/p_1_out_carry__3_n_2
                         LUT4 (Prop_lut4_I1_O)        0.332     6.096 r  memio/sample_index[0]_i_1/O
                         net (fo=18, unplaced)        0.833     6.929    memio/sample_index[0]_i_1_n_0
                         FDRE                                         r  memio/sample_index_reg[0]/R
>>>>>>> 8277b6f (fixed coorindator maybe)
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=391, unplaced)       0.439    12.660    genblk1[0].osc_inst/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[0]/C
=======
                         net (fo=103, unplaced)       0.439    12.660    memio/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  memio/sample_index_reg[0]/C
>>>>>>> 8277b6f (fixed coorindator maybe)
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_R)       -0.433    12.307    memio/sample_index_reg[0]
  -------------------------------------------------------------------
                         required time                         12.307    
<<<<<<< HEAD
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  3.410    
=======
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  5.378    
>>>>>>> 8277b6f (fixed coorindator maybe)




