
---------- Begin Simulation Statistics ----------
final_tick                                  345636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 237631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719028                       # Number of bytes of host memory used
host_op_rate                                   277073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.55                       # Real time elapsed on the host
host_tick_rate                               75987101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1080868                       # Number of instructions simulated
sim_ops                                       1260295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000346                       # Number of seconds simulated
sim_ticks                                   345636000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.179670                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   94710                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                96466                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3766                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6269                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             95113                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1212                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1512                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              300                       # Number of indirect misses.
system.cpu.branchPred.lookups                  198685                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         2845                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong            7                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect           70                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong           63                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           71                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           27                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         3034                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3756                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1952                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          298                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          879                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          733                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          316                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           42                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14           16                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          110                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          241                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17           73                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           49                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          395                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21          215                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            7                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          276                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          251                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          613                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::32           64                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          779                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          331                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          548                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        62951                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          411                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1082                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         4746                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1316                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1588                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          397                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          525                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          169                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          432                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          331                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          369                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          111                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18            6                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19           16                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          312                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21          190                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22           12                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          435                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          290                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          271                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::32          652                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::36           75                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        11182                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          288                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          816                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   44319                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect            0                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong            0                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted          127                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4758428                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   393647                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5823                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     159835                       # Number of branches committed
system.cpu.commit.bw_lim_events                 42751                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          176709                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1080868                       # Number of instructions committed
system.cpu.commit.committedOps                1260295                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       612864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.056402                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.349617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       162267     26.48%     26.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       211223     34.46%     60.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        70607     11.52%     72.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39115      6.38%     78.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        24005      3.92%     82.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        34302      5.60%     88.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        19183      3.13%     91.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         9411      1.54%     93.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        42751      6.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       612864                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                41278                       # Number of function calls committed.
system.cpu.commit.int_insts                   1183392                       # Number of committed integer instructions.
system.cpu.commit.loads                        221209                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           868721     68.93%     68.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2119      0.17%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          221209     17.55%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168246     13.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1260295                       # Class of committed instruction
system.cpu.commit.refs                         389455                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1080868                       # Number of Instructions Simulated
system.cpu.committedOps                       1260295                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.639554                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.639554                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                267092                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   473                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                90609                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1496459                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   141779                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    128290                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6073                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1539                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 94200                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      198685                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    190707                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        398758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1151                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1373399                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           136                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   13076                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.287419                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             231858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             140241                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.986768                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             637434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.503120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.177073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   332003     52.08%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    33123      5.20%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    33509      5.26%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30105      4.72%     67.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34841      5.47%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    24383      3.83%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17816      2.79%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    16289      2.56%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   115365     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               637434                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           53839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5893                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   169700                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.942739                       # Inst execution rate
system.cpu.iew.exec_refs                       433434                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     172184                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21886                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                267910                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               195                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               188689                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1437012                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                261250                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8900                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1342963                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    287                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    38                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6073                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   335                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            91883                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9778                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        46701                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        20443                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            299                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1424                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4469                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1977572                       # num instructions consuming a value
system.cpu.iew.wb_count                       1316244                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.455398                       # average fanout of values written-back
system.cpu.iew.wb_producers                    900583                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.904087                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1319794                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1589629                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1002406                       # number of integer regfile writes
system.cpu.ipc                               1.563591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.563591                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                912215     67.48%     67.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2129      0.16%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               264935     19.60%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              172565     12.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1351863                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1351844                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3345002                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1316244                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1614016                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1436946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1351863                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  66                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          176716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3842                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       536738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        637434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.120789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.481320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              114590     17.98%     17.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              141195     22.15%     40.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              114829     18.01%     58.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               86270     13.53%     71.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              180550     28.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          637434                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.955614                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            105861                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30768                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               267910                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              188689                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1022176                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           691273                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   53275                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1361357                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 188052                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   176349                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1396                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6865334                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1471266                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1567334                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    185861                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  10406                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6073                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                213851                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   205977                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1856663                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2025                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    448000                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2006909                       # The number of ROB reads
system.cpu.rob.rob_writes                     2898595                       # The number of ROB writes
system.cpu.timesIdled                             872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3850                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                810                       # Transaction distribution
system.membus.trans_dist::ReadExReq               173                       # Transaction distribution
system.membus.trans_dist::ReadExResp              173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           810                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        62912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 983                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1232000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5196500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1616                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             173                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1873                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          173                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       223232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 245888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2219                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.185337                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2140     96.44%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     79      3.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2219                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3549000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            525986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2808499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1194                       # number of overall hits
system.l2.overall_hits::.cpu.data                  27                       # number of overall hits
system.l2.overall_hits::total                    1221                       # number of overall hits
system.l2.demand_misses::.cpu.inst                679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                319                       # number of demand (read+write) misses
system.l2.demand_misses::total                    998                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               679                       # number of overall misses
system.l2.overall_misses::.cpu.data               319                       # number of overall misses
system.l2.overall_misses::total                   998                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52625000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     26287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         78912000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52625000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     26287000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        78912000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2219                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2219                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.362520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.921965                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.449752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.362520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.921965                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.449752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77503.681885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82404.388715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79070.140281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77503.681885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82404.388715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79070.140281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              983                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45773500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68005000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45773500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68005000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.361986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.881503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.442992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.361986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.881503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.442992                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67512.536873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72890.163934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69181.078332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67512.536873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72890.163934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69181.078332                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                8                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1561                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1561                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1561                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1561                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             173                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 173                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14756000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14756000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85294.797688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85294.797688                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13026000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13026000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75294.797688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75294.797688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52625000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52625000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.362520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.362520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77503.681885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77503.681885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.361986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.361986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67512.536873                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67512.536873                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11531000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11531000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.843931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78979.452055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78979.452055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.763006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.763006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69738.636364                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69738.636364                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   754.403379                       # Cycle average of tags in use
system.l2.tags.total_refs                        3779                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       983                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.844354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       508.628786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       245.774593                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.015522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.023023                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          818                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029999                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     31335                       # Number of tag accesses
system.l2.tags.data_accesses                    31335                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          43392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 983                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         125542478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          56475599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             182018077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    125542478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        125542478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        125542478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         56475599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182018077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000539000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2025                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9108000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                27539250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9265.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28015.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.723404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.069196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.456840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           45     23.94%     23.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     30.32%     54.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     15.43%     69.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.85%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.85%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.26%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.19%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.13%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      9.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          188                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  62912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       182.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    182.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     345545500                       # Total gap between requests
system.mem_ctrls.avgGap                     351521.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 125542478.214074909687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 56475598.606626622379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17878750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9660500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26369.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31673.77                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1792140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         27835950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        109283520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          166473060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.642711                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    283818000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     50378000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1042440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               538890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5226480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        136425510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17839680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          188117160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.263792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     45289500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    288906500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       188566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188566                       # number of overall hits
system.cpu.icache.overall_hits::total          188566                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2140                       # number of overall misses
system.cpu.icache.overall_misses::total          2140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82172499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82172499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82172499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82172499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       190706                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       190706                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       190706                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       190706                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38398.364019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38398.364019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38398.364019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38398.364019                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1090                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.368421                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1616                       # number of writebacks
system.cpu.icache.writebacks::total              1616                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68104000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68104000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009821                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009821                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009821                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009821                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36360.918313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36360.918313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36360.918313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36360.918313                       # average overall mshr miss latency
system.cpu.icache.replacements                   1616                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       188566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188566                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82172499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82172499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       190706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       190706                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38398.364019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38398.364019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68104000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68104000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36360.918313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36360.918313                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.951274                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              190438                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            101.729701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.951274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            383284                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           383284                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       315447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           315447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       315447                       # number of overall hits
system.cpu.dcache.overall_hits::total          315447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1501                       # number of overall misses
system.cpu.dcache.overall_misses::total          1501                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    103879997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    103879997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    103879997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    103879997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       316948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       316948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004736                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004736                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69207.193205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69207.193205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69207.193205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69207.193205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1155                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1155                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1155                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27124998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27124998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27124998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27124998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78395.947977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78395.947977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78395.947977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78395.947977                       # average overall mshr miss latency
system.cpu.dcache.replacements                     15                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60701.834862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60701.834862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69985.549133                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69985.549133                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     84030497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     84030497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       168072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       168072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006985                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71576.232538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71576.232538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1001                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1001                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15017498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15017498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86806.346821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86806.346821                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           268.208815                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              315840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            912.832370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   268.208815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.261923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.261923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.323242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            634338                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           634338                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    345636000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    345636000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
