###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       244237   # Number of WRITE/WRITEP commands
num_reads_done                 =      1644925   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1302754   # Number of read row buffer hits
num_read_cmds                  =      1644916   # Number of READ/READP commands
num_writes_done                =       244275   # Number of read requests issued
num_write_row_hits             =       176980   # Number of write row buffer hits
num_act_cmds                   =       413426   # Number of ACT commands
num_pre_cmds                   =       413399   # Number of PRE commands
num_ondemand_pres              =       387826   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9596412   # Cyles of rank active rank.0
rank_active_cycles.1           =      9462770   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       403588   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       537230   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1803874   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        34288   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9472   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6730   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5661   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3861   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2171   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1724   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1319   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1222   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18932   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           22   # Write cmd latency (cycles)
write_latency[20-39]           =           65   # Write cmd latency (cycles)
write_latency[40-59]           =          113   # Write cmd latency (cycles)
write_latency[60-79]           =          196   # Write cmd latency (cycles)
write_latency[80-99]           =          301   # Write cmd latency (cycles)
write_latency[100-119]         =          410   # Write cmd latency (cycles)
write_latency[120-139]         =          542   # Write cmd latency (cycles)
write_latency[140-159]         =          719   # Write cmd latency (cycles)
write_latency[160-179]         =          971   # Write cmd latency (cycles)
write_latency[180-199]         =         1175   # Write cmd latency (cycles)
write_latency[200-]            =       239723   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       316488   # Read request latency (cycles)
read_latency[40-59]            =       137758   # Read request latency (cycles)
read_latency[60-79]            =       138843   # Read request latency (cycles)
read_latency[80-99]            =        92163   # Read request latency (cycles)
read_latency[100-119]          =        76477   # Read request latency (cycles)
read_latency[120-139]          =        67722   # Read request latency (cycles)
read_latency[140-159]          =        55721   # Read request latency (cycles)
read_latency[160-179]          =        49208   # Read request latency (cycles)
read_latency[180-199]          =        43866   # Read request latency (cycles)
read_latency[200-]             =       666665   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.21923e+09   # Write energy
read_energy                    =   6.6323e+09   # Read energy
act_energy                     =  1.13113e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.93722e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.5787e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98816e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90477e+09   # Active standby energy rank.1
average_read_latency           =      301.548   # Average read request latency (cycles)
average_interarrival           =      5.29306   # Average request interarrival latency (cycles)
total_energy                   =  2.20318e+10   # Total energy (pJ)
average_power                  =      2203.18   # Average power (mW)
average_bandwidth              =      16.1212   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       243587   # Number of WRITE/WRITEP commands
num_reads_done                 =      1662152   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1358335   # Number of read row buffer hits
num_read_cmds                  =      1662147   # Number of READ/READP commands
num_writes_done                =       243622   # Number of read requests issued
num_write_row_hits             =       171279   # Number of write row buffer hits
num_act_cmds                   =       379886   # Number of ACT commands
num_pre_cmds                   =       379858   # Number of PRE commands
num_ondemand_pres              =       353121   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9519929   # Cyles of rank active rank.0
rank_active_cycles.1           =      9513722   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       480071   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       486278   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1820473   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33532   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9434   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6690   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5897   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3776   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2371   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1934   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1295   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19058   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =           87   # Write cmd latency (cycles)
write_latency[40-59]           =          108   # Write cmd latency (cycles)
write_latency[60-79]           =          225   # Write cmd latency (cycles)
write_latency[80-99]           =          355   # Write cmd latency (cycles)
write_latency[100-119]         =          485   # Write cmd latency (cycles)
write_latency[120-139]         =          730   # Write cmd latency (cycles)
write_latency[140-159]         =          950   # Write cmd latency (cycles)
write_latency[160-179]         =         1304   # Write cmd latency (cycles)
write_latency[180-199]         =         1568   # Write cmd latency (cycles)
write_latency[200-]            =       237746   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       340530   # Read request latency (cycles)
read_latency[40-59]            =       148533   # Read request latency (cycles)
read_latency[60-79]            =       142542   # Read request latency (cycles)
read_latency[80-99]            =        96693   # Read request latency (cycles)
read_latency[100-119]          =        80616   # Read request latency (cycles)
read_latency[120-139]          =        70607   # Read request latency (cycles)
read_latency[140-159]          =        57789   # Read request latency (cycles)
read_latency[160-179]          =        50307   # Read request latency (cycles)
read_latency[180-199]          =        44749   # Read request latency (cycles)
read_latency[200-]             =       629775   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.21599e+09   # Write energy
read_energy                    =  6.70178e+09   # Read energy
act_energy                     =  1.03937e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.30434e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.33413e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94044e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93656e+09   # Active standby energy rank.1
average_read_latency           =      271.401   # Average read request latency (cycles)
average_interarrival           =      5.24691   # Average request interarrival latency (cycles)
total_energy                   =  2.20026e+10   # Total energy (pJ)
average_power                  =      2200.26   # Average power (mW)
average_bandwidth              =      16.2626   # Average bandwidth
