VCode_ShowWithRRU {{
  Entry block: 0
Block 0:
  (original IR block: block0)
  (successor: Block 1)
  (instruction range: 0 .. 57)
  Inst 0:   pushq   %rbp
  Inst 1:   unwind PushFrameRegs { offset_upward_to_caller_sp: 16 }
  Inst 2:   movq    %rsp, %rbp
  Inst 3:   unwind DefineNewFrame { offset_upward_to_caller_sp: 16, offset_downward_to_clobbers: 32 }
  Inst 4:   subq    $64, %rsp
  Inst 5:   movq    %r12, 32(%rsp)
  Inst 6:   unwind SaveReg { clobber_offset: 0, reg: r25J }
  Inst 7:   movq    %r13, 40(%rsp)
  Inst 8:   unwind SaveReg { clobber_offset: 8, reg: r26J }
  Inst 9:   movq    %r14, 48(%rsp)
  Inst 10:   unwind SaveReg { clobber_offset: 16, reg: r27J }
  Inst 11:   load_ext_name u1:0+0, %r12
  Inst 12:   movq    0(%rsi), %r13
  Inst 13:   movq    8(%rsi), %r14
  Inst 14:   movq    %rsi, %rax
  Inst 15:   addq    $16, %rax
  Inst 16:   movl    $3, %ecx
  Inst 17:   movq    8(%rdi), %rdi
  Inst 18:   load_ext_name u1:1+0, %rdx
  Inst 19:   movq    %rax, 152(%r12)
  Inst 20:   movq    %r13, -24(%rsi)
  Inst 21:   movq    %rcx, -16(%rsi)
  Inst 22:   movq    %rdx, -8(%rsi)
  Inst 23:   movl    $1, %eax
  Inst 24:   movq    %rax, 0(%rsi)
  Inst 25:   movl    $1, %eax
  Inst 26:   movq    %rax, 8(%rsi)
  Inst 27:   movl    $1, %esi
  Inst 28:   load_ext_name u0:1+0, %rax
  Inst 29:   movq    %rdi, rsp(0 + virtual offset)
  Inst 30:   movq    %r13, rsp(8 + virtual offset)
  Inst 31:   movq    %r14, rsp(16 + virtual offset)
      (safepoint: slots [S0, S1, S2] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 32:   call    *%rax
  Inst 33:   movq    rsp(8 + virtual offset), %r13
  Inst 34:   movq    rsp(16 + virtual offset), %r14
  Inst 35:   movq    152(%r12), %rax
  Inst 36:   movq    0(%r13), %rsi
  Inst 37:   movq    8(%r13), %rdi
  Inst 38:   movq    %rax, 152(%r12)
  Inst 39:   movq    %r14, %rdx
  Inst 40:   load_ext_name u0:2+0, %rax
  Inst 41:   movq    %rsi, rsp(0 + virtual offset)
  Inst 42:   movq    %r13, rsp(8 + virtual offset)
  Inst 43:   movq    %rdx, rsp(16 + virtual offset)
  Inst 44:   movq    %rdi, rsp(24 + virtual offset)
      (safepoint: slots [S0, S1, S2, S3] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 45:   call    *%rax
  Inst 46:   movq    rsp(8 + virtual offset), %r13
  Inst 47:   movq    152(%r12), %r14
  Inst 48:   movq    0(%r13), %rsi
  Inst 49:   addq    $2, %rsi
  Inst 50:   movq    %r13, %rdi
  Inst 51:   load_ext_name u0:3+0, %rax
  Inst 52:   movq    %rsi, rsp(0 + virtual offset)
  Inst 53:   movq    %rdi, rsp(8 + virtual offset)
      (safepoint: slots [S0, S1] with EmitState EmitState { virtual_sp_offset: 0, nominal_sp_to_fp: 0, stack_map: None, cur_srcloc: SourceLoc(4294967295) })
  Inst 54:   call    *%rax
  Inst 55:   movl    $1, %esi
  Inst 56:   jmp     label1
Block 1:
  (original IR block: block1)
  (instruction range: 57 .. 67)
  Inst 57:   movq    %r14, 152(%r12)
  Inst 58:   xorq    %rdx, %rdx
  Inst 59:   movq    %rsi, %rax
  Inst 60:   movq    32(%rsp), %r12
  Inst 61:   movq    40(%rsp), %r13
  Inst 62:   movq    48(%rsp), %r14
  Inst 63:   addq    $64, %rsp
  Inst 64:   movq    %rbp, %rsp
  Inst 65:   popq    %rbp
  Inst 66:   ret
}}
