module t(q,p,s,ret,pre ,clk);
	output reg q,p;
	input s,clk,ret ,pre;
		always @ (posedge clk)
		begin
	if ({ret}==1)
			begin
			q<=0;
			p<=q;
			end
		else if ({pre}==1)
			begin
			q<=1;
			p<=q;
			end
		else
			q<=~s;
			p<=q;
		end
	endmodule
	
	module t_tb;
	  wire q,p;
	  reg s,clk,ret ,pre;
	  t i_t(q,p,s,ret,pre ,clk);
	  initial
	  begin
	  $monitor("At time %0t -  q=%b , p=%b,s=%b, ret=%b,pre=%b,clk=%b ",$time,q,p,s,ret,pre ,clk);
	    s='b0;
	    clk='b1;
		  ret='b0;
	    pre='b0;
	    end
	    always #1 clk=~clk;
	    always #7 s=~s;
		  always #20 ret=~ret;
	    always #43 pre=~pre;
	    initial #500 $finish;
	    endmodule