

================================================================
== Synthesis Summary Report of 'SSMU'
================================================================
+ General Information: 
    * Date:           Wed Oct 15 22:20:58 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        ssmu
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LVI-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------------+-------------+---------------+---------------+-----+
    |                                        Modules                                        | Issue|      |       Latency       | Iteration|         | Trip |          |            |             |               |               |     |
    |                                        & Loops                                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|    BRAM    |     DSP     |       FF      |      LUT      | URAM|
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------------+-------------+---------------+---------------+-----+
    |+ SSMU                                                                                 |     -|  0.00|      735|  7.350e+03|         -|      736|     -|        no|  501 (173%)|  1300 (104%)|  240863 (102%)|  190454 (162%)|    -|
    | + SSMU_Pipeline_load_kernel                                                           |     -|  0.00|       15|    150.000|         -|        5|     -|    rewind|           -|            -|      924 (~0%)|      2420 (2%)|    -|
    |  o load_kernel                                                                        |     -|  7.30|       13|    130.000|        11|        1|     4|       yes|           -|            -|              -|              -|    -|
    | + conv1d_vec                                                                          |     -|  0.00|       35|    350.000|         -|       35|     -|        no|           -|      64 (5%)|     16406 (7%)|      9136 (7%)|    -|
    |  + conv1d_vec_Pipeline_process_vectors                                                |     -|  0.00|       25|    250.000|         -|        5|     -|    rewind|           -|      64 (5%)|     16336 (6%)|      8066 (6%)|    -|
    |   o process_vectors                                                                   |     -|  7.30|       23|    230.000|        21|        1|     4|       yes|           -|            -|              -|              -|    -|
    | + silu                                                                                |     -|  0.24|       28|    280.000|         -|        5|     -|    rewind|           -|     112 (8%)|     10420 (4%)|    15472 (13%)|    -|
    |  o silu_vec_loop                                                                      |     -|  7.30|       26|    260.000|        24|        1|     4|       yes|           -|            -|              -|              -|    -|
    | + silu_1                                                                              |     -|  0.00|       39|    390.000|         -|       39|     -|        no|           -|      84 (6%)|      9710 (4%)|    12607 (10%)|    -|
    |  + silu_1_Pipeline_silu_vec_loop                                                      |     -|  0.00|       30|    300.000|         -|        5|     -|    rewind|           -|      84 (6%)|      7593 (3%)|     11507 (9%)|    -|
    |   o silu_vec_loop                                                                     |     -|  7.30|       28|    280.000|        26|        1|     4|       yes|           -|            -|              -|              -|    -|
    | + projection                                                                          |     -|  0.00|       93|    930.000|         -|       68|     -|    rewind|           -|      80 (6%)|     22832 (9%)|      8643 (7%)|    -|
    |  o projection_loop                                                                    |    II|  7.30|       91|    910.000|        32|        4|    16|       yes|           -|            -|              -|              -|    -|
    | + SSMU_Pipeline_init_out                                                              |     -|  0.00|        6|     60.000|         -|        5|     -|    rewind|           -|            -|      518 (~0%)|      391 (~0%)|    -|
    |  o init_out                                                                           |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|           -|            -|              -|              -|    -|
    | + projection_delta                                                                    |     -|  0.00|       73|    730.000|         -|       20|     -|    rewind|           -|      52 (4%)|     14845 (6%)|      5762 (4%)|    -|
    |  o projection_delta_loop                                                              |    II|  7.30|       71|    710.000|        60|        4|     4|       yes|           -|            -|              -|              -|    -|
    | + EMU_2D                                                                              |     -|  0.00|       79|    790.000|         -|       79|     -|        no|           -|            -|      4312 (1%)|      1311 (1%)|    -|
    |  + EMU_2D_Pipeline_EMU_2D_loop_i                                                      |     -|  0.00|       70|    700.000|         -|       68|     -|    rewind|           -|            -|     2195 (~0%)|      967 (~0%)|    -|
    |   o EMU_2D_loop_i                                                                     |    II|  7.30|       68|    680.000|         9|        4|    16|       yes|           -|            -|              -|              -|    -|
    | + SSMU_Pipeline_calc_dB_loop_i                                                        |     -|  0.28|       21|    210.000|         -|       17|     -|    rewind|           -|      48 (3%)|      4754 (2%)|      3327 (2%)|    -|
    |  o calc_dB_loop_i                                                                     |     -|  7.30|       19|    190.000|         5|        1|    16|       yes|           -|            -|              -|              -|    -|
    | + SSMU_Pipeline_exp_2d_loop                                                           |     -|  1.15|       26|    260.000|         -|       17|     -|    rewind|           -|    448 (35%)|    24990 (10%)|    59055 (50%)|    -|
    |  o exp_2d_loop                                                                        |     -|  7.30|       24|    240.000|        10|        1|    16|       yes|           -|            -|              -|              -|    -|
    |   + exp1                                                                              |     -|  2.39|        7|     70.000|         -|        1|     -|       yes|           -|    448 (35%)|    24833 (10%)|    58816 (50%)|    -|
    | + UpdateH_producer*                                                                   |     -|  0.00|       76|    760.000|         -|       77|     -|  dataflow|           -|            -|     17326 (7%)|      4039 (3%)|    -|
    |  + UpdateH_producer_Loop_write_const_streams_proc                                     |     -|  5.40|        6|     60.000|         -|        5|     -|    rewind|           -|            -|      518 (~0%)|      395 (~0%)|    -|
    |   o write_const_streams                                                               |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|           -|            -|              -|              -|    -|
    |  + UpdateH_producer_Loop_write_H0_stream_proc                                         |     -|  0.00|       76|    760.000|         -|       76|     -|        no|           -|            -|     16804 (7%)|      3610 (3%)|    -|
    |   + UpdateH_producer_Loop_write_H0_stream_proc_Pipeline_write_H0_stream_VITIS_LOOP_1  |     -|  0.00|       67|    670.000|         -|       65|     -|    rewind|           -|            -|     16734 (7%)|      3399 (2%)|    -|
    |    o write_H0_stream_VITIS_LOOP_141_1                                                 |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|           -|            -|              -|              -|    -|
    | + UpdateH_consumer*                                                                   |     -|  0.00|       91|    910.000|         -|       82|     -|  dataflow|    29 (10%)|    128 (10%)|     19284 (8%)|     11116 (9%)|    -|
    |  + UpdateH_consumer_Loop_read_ddX_proc                                                |     -|  4.17|        6|     60.000|         -|        5|     -|    rewind|           -|            -|        9 (~0%)|       75 (~0%)|    -|
    |   o read_ddX                                                                          |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|           -|            -|              -|              -|    -|
    |  + UpdateH_consumer_Block_entry_dX_val_rd_proc                                        |     -|  6.06|        2|     20.000|         -|        2|     -|        no|           -|            -|     1028 (~0%)|       59 (~0%)|    -|
    |  + UpdateH_consumer_Loop_process_timesteps_proc                                       |     -|  0.00|       81|    810.000|         -|       81|     -|        no|           -|    128 (10%)|     17850 (7%)|     10699 (9%)|    -|
    |   + UpdateH_consumer_Loop_process_timesteps_proc_Pipeline_process_timesteps           |     -|  0.00|       74|    740.000|         -|       68|     -|    rewind|           -|    128 (10%)|     15734 (6%)|     10475 (8%)|    -|
    |    o process_timesteps                                                                |    II|  7.30|       72|    720.000|        13|        4|    16|       yes|           -|            -|              -|              -|    -|
    | + SSMU_Pipeline_compute_h1_dC                                                         |     -|  0.00|       73|    730.000|         -|       68|     -|    rewind|           -|            -|      5748 (2%)|      2667 (2%)|    -|
    |  o compute_h1_dC                                                                      |    II|  7.30|       71|    710.000|        12|        4|    16|       yes|           -|            -|              -|              -|    -|
    +---------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------------+-------------+---------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface      | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+----------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_data_H   | READ_WRITE | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=29           |
| m_axi_data_W   | READ_ONLY  | 32 -> 512  | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=29           |
| m_axi_data_in  | READ_ONLY  | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=29           |
| m_axi_data_out | READ_WRITE | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=29           |
+----------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
| s_axi_ctrl    | 32         | 4             |        |          |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | kernel_1  | 0x10   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control | kernel_2  | 0x14   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control | A_1       | 0x1c   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2       | 0x20   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | W_B_1     | 0x28   | 32    | W      | Data signal of W_B               |                                                                      |
| s_axi_control | W_B_2     | 0x2c   | 32    | W      | Data signal of W_B               |                                                                      |
| s_axi_control | W_C_1     | 0x34   | 32    | W      | Data signal of W_C               |                                                                      |
| s_axi_control | W_C_2     | 0x38   | 32    | W      | Data signal of W_C               |                                                                      |
| s_axi_control | X_1       | 0x40   | 32    | W      | Data signal of X                 |                                                                      |
| s_axi_control | X_2       | 0x44   | 32    | W      | Data signal of X                 |                                                                      |
| s_axi_control | H0_1      | 0x4c   | 32    | W      | Data signal of H0                |                                                                      |
| s_axi_control | H0_2      | 0x50   | 32    | W      | Data signal of H0                |                                                                      |
| s_axi_control | H1_1      | 0x58   | 32    | W      | Data signal of H1                |                                                                      |
| s_axi_control | H1_2      | 0x5c   | 32    | W      | Data signal of H1                |                                                                      |
| s_axi_control | W_delta_1 | 0x64   | 32    | W      | Data signal of W_delta           |                                                                      |
| s_axi_control | W_delta_2 | 0x68   | 32    | W      | Data signal of W_delta           |                                                                      |
| s_axi_control | out_r_1   | 0x70   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2   | 0x74   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_ctrl    | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl    | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl    | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl    | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| kernel   | in        | float*             |
| A        | in        | vector<float, 16>* |
| W_B      | in        | vector<float, 16>* |
| W_C      | in        | vector<float, 16>* |
| X        | in        | vector<float, 16>* |
| H0       | inout     | vector<float, 16>* |
| H1       | inout     | vector<float, 16>* |
| W_delta  | in        | vector<float, 16>* |
| out      | inout     | vector<float, 16>* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+----------------+-----------+----------+-------------------------------------+
| Argument | HW Interface   | HW Type   | HW Usage | HW Info                             |
+----------+----------------+-----------+----------+-------------------------------------+
| kernel   | m_axi_data_W   | interface |          | channel=0                           |
| kernel   | s_axi_control  | register  | offset   | name=kernel_1 offset=0x10 range=32  |
| kernel   | s_axi_control  | register  | offset   | name=kernel_2 offset=0x14 range=32  |
| A        | m_axi_data_W   | interface |          | channel=0                           |
| A        | s_axi_control  | register  | offset   | name=A_1 offset=0x1c range=32       |
| A        | s_axi_control  | register  | offset   | name=A_2 offset=0x20 range=32       |
| W_B      | m_axi_data_W   | interface |          | channel=0                           |
| W_B      | s_axi_control  | register  | offset   | name=W_B_1 offset=0x28 range=32     |
| W_B      | s_axi_control  | register  | offset   | name=W_B_2 offset=0x2c range=32     |
| W_C      | m_axi_data_W   | interface |          | channel=0                           |
| W_C      | s_axi_control  | register  | offset   | name=W_C_1 offset=0x34 range=32     |
| W_C      | s_axi_control  | register  | offset   | name=W_C_2 offset=0x38 range=32     |
| X        | m_axi_data_in  | interface |          | channel=0                           |
| X        | s_axi_control  | register  | offset   | name=X_1 offset=0x40 range=32       |
| X        | s_axi_control  | register  | offset   | name=X_2 offset=0x44 range=32       |
| H0       | m_axi_data_H   | interface |          | channel=0                           |
| H0       | s_axi_control  | register  | offset   | name=H0_1 offset=0x4c range=32      |
| H0       | s_axi_control  | register  | offset   | name=H0_2 offset=0x50 range=32      |
| H1       | m_axi_data_H   | interface |          | channel=0                           |
| H1       | s_axi_control  | register  | offset   | name=H1_1 offset=0x58 range=32      |
| H1       | s_axi_control  | register  | offset   | name=H1_2 offset=0x5c range=32      |
| W_delta  | m_axi_data_W   | interface |          | channel=0                           |
| W_delta  | s_axi_control  | register  | offset   | name=W_delta_1 offset=0x64 range=32 |
| W_delta  | s_axi_control  | register  | offset   | name=W_delta_2 offset=0x68 range=32 |
| out      | m_axi_data_out | interface |          | channel=0                           |
| out      | s_axi_control  | register  | offset   | name=out_r_1 offset=0x70 range=32   |
| out      | s_axi_control  | register  | offset   | name=out_r_2 offset=0x74 range=32   |
+----------+----------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+--------+-------+-------------------+-----------------+
| HW Interface   | Direction | Length | Width | Loop              | Loop Location   |
+----------------+-----------+--------+-------+-------------------+-----------------+
| m_axi_data_H   | read      | 64     | 512   | write_H0_stream   | ssmu.cpp:140:22 |
| m_axi_data_H   | write     | 64     | 512   | process_timesteps | ssmu.cpp:165:24 |
| m_axi_data_H   | read      | 64     | 512   | compute_h1_dC     | ssmu.cpp:287:20 |
| m_axi_data_W   | read      | 4      | 512   |                   |                 |
| m_axi_data_W   | read      | 64     | 512   | EMU_2D_loop_i     | ssmu.cpp:112:20 |
| m_axi_data_in  | read      | 4      | 512   | silu_vec_loop     | ssmu.cpp:41:20  |
| m_axi_data_in  | read      | 4      | 512   | process_vectors   | ssmu.cpp:80:22  |
| m_axi_data_out | write     | 4      | 512   | init_out          | ssmu.cpp:281:15 |
| m_axi_data_out | read      | 4      | 512   |                   |                 |
| m_axi_data_out | write     | 4      | 512   |                   |                 |
+----------------+-----------+--------+-------+-------------------+-----------------+

* All M_AXI Variable Accesses
+----------------+----------+-----------------+-----------+--------------+--------+-----------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface   | Variable | Access Location | Direction | Burst Status | Length | Loop                  | Loop Location   | Resolution | Problem                                                                                                 |
+----------------+----------+-----------------+-----------+--------------+--------+-----------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_data_H   | H0       | ssmu.cpp:143:15 | read      | Widen Fail   |        | VITIS_LOOP_141_1      | ssmu.cpp:141:27 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_H   | H0       | ssmu.cpp:143:15 | read      | Inferred     | 64     | write_H0_stream       | ssmu.cpp:140:22 |            |                                                                                                         |
| m_axi_data_H   | H1       | ssmu.cpp:184:22 | write     | Widen Fail   |        | process_timesteps     | ssmu.cpp:165:24 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_H   | H1       | ssmu.cpp:184:22 | write     | Inferred     | 64     | process_timesteps     | ssmu.cpp:165:24 |            |                                                                                                         |
| m_axi_data_H   | H1       | ssmu.cpp:291:19 | read      | Widen Fail   |        | compute_h1_dC         | ssmu.cpp:287:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_H   | H1       | ssmu.cpp:291:19 | read      | Inferred     | 64     | compute_h1_dC         | ssmu.cpp:287:20 |            |                                                                                                         |
| m_axi_data_W   | weight   | ssmu.cpp:29:23  | read      | Widen Fail   |        |                       |                 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_W   | weight   | ssmu.cpp:29:23  | read      | Fail         |        |                       |                 | 214-228    | Alignment is insufficient, current alignment is 4 byte(s) but 64 is required                            |
| m_axi_data_W   | weight   | ssmu.cpp:29:23  | read      | Inferred     | 4      | projection_loop       | ssmu.cpp:3:22   |            |                                                                                                         |
| m_axi_data_W   | weight   | ssmu.cpp:29:23  | read      | Inferred     | 4      | projection_delta_loop | ssmu.cpp:21:28  |            |                                                                                                         |
| m_axi_data_W   | A        | ssmu.cpp:116:14 | read      | Widen Fail   |        | EMU_2D_loop_i         | ssmu.cpp:112:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_W   | A        | ssmu.cpp:116:14 | read      | Inferred     | 64     | EMU_2D_loop_i         | ssmu.cpp:112:20 |            |                                                                                                         |
| m_axi_data_W   | kernel   | ssmu.cpp:231:21 | read      | Fail         |        |                       |                 |            | Inferred burst reverted due to burst accesses data width is different from m_axi port width             |
| m_axi_data_W   | kernel   | ssmu.cpp:231:21 | read      | Widen Fail   |        | load_kernel           | ssmu.cpp:229:15 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_data_W   | kernel   | ssmu.cpp:231:21 | read      | Inferred     | 4      | load_kernel           | ssmu.cpp:229:15 |            |                                                                                                         |
| m_axi_data_in  | in       | ssmu.cpp:46:14  | read      | Widen Fail   |        | silu_vec_loop         | ssmu.cpp:41:20  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_in  | in       | ssmu.cpp:46:14  | read      | Inferred     | 4      | silu_vec_loop         | ssmu.cpp:41:20  |            |                                                                                                         |
| m_axi_data_in  | input_X  | ssmu.cpp:83:24  | read      | Widen Fail   |        | process_vectors       | ssmu.cpp:80:22  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_in  | input_X  | ssmu.cpp:83:24  | read      | Inferred     | 4      | process_vectors       | ssmu.cpp:80:22  |            |                                                                                                         |
| m_axi_data_out | out      | ssmu.cpp:283:9  | write     | Widen Fail   |        | init_out              | ssmu.cpp:281:15 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_out | out      | ssmu.cpp:283:9  | write     | Inferred     | 4      | init_out              | ssmu.cpp:281:15 |            |                                                                                                         |
| m_axi_data_out | out      | ssmu.cpp:292:20 | read      | Widen Fail   |        |                       |                 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_out | out      | ssmu.cpp:292:20 | write     | Widen Fail   |        |                       |                 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0  |
| m_axi_data_out | out      | ssmu.cpp:292:20 | write     | Inferred     | 4      |                       |                 |            |                                                                                                         |
| m_axi_data_out | out      | ssmu.cpp:292:20 | read      | Inferred     | 4      |                       |                 |            |                                                                                                         |
+----------------+----------+-----------------+-----------+--------------+--------+-----------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------------------+------+--------+---------------------+-----------+--------------------------+---------+
| Name                                                                                  | DSP  | Pragma | Variable            | Op        | Impl                     | Latency |
+---------------------------------------------------------------------------------------+------+--------+---------------------+-----------+--------------------------+---------+
| + SSMU                                                                                | 1300 |        |                     |           |                          |         |
|  + SSMU_Pipeline_load_kernel                                                          | 0    |        |                     |           |                          |         |
|    icmp_ln229_fu_148_p2                                                               |      |        | icmp_ln229          | seteq     | auto                     | 0       |
|    add_ln229_fu_154_p2                                                                |      |        | add_ln229           | add       | fabric                   | 0       |
|    add_ln231_fu_176_p2                                                                |      |        | add_ln231           | add       | fabric                   | 0       |
|    lshr_ln231_fu_232_p2                                                               |      |        | lshr_ln231          | lshr      | auto_pipe                | 0       |
|  + conv1d_vec                                                                         | 64   |        |                     |           |                          |         |
|   + conv1d_vec_Pipeline_process_vectors                                               | 64   |        |                     |           |                          |         |
|     icmp_ln80_fu_786_p2                                                               |      |        | icmp_ln80           | seteq     | auto                     | 0       |
|     add_ln80_fu_792_p2                                                                |      |        | add_ln80            | add       | fabric                   | 0       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U39                                                | 2    |        | sum_128             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U55                                                | 2    |        | sum_129             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U40                                                | 2    |        | sum_132             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U56                                                | 2    |        | sum_133             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U41                                                | 2    |        | sum_136             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U57                                                | 2    |        | sum_137             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U42                                                | 2    |        | sum_140             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U58                                                | 2    |        | sum_141             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U43                                                | 2    |        | sum_144             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U59                                                | 2    |        | sum_145             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U44                                                | 2    |        | sum_148             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U60                                                | 2    |        | sum_149             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U45                                                | 2    |        | sum_152             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U61                                                | 2    |        | sum_153             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U46                                                | 2    |        | sum_156             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U62                                                | 2    |        | sum_157             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U47                                                | 2    |        | sum_160             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U63                                                | 2    |        | sum_161             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U48                                                | 2    |        | sum_164             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U64                                                | 2    |        | sum_165             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U49                                                | 2    |        | sum_168             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U65                                                | 2    |        | sum_169             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U50                                                | 2    |        | sum_172             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U66                                                | 2    |        | sum_173             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U51                                                | 2    |        | sum_176             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U67                                                | 2    |        | sum_177             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U52                                                | 2    |        | sum_180             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U68                                                | 2    |        | sum_181             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U53                                                | 2    |        | sum_184             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U69                                                | 2    |        | sum_185             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U54                                                | 2    |        | sum_188             | fadd      | fulldsp                  | 3       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U70                                                | 2    |        | sum_189             | fadd      | fulldsp                  | 3       |
|  + silu                                                                               | 112  |        |                     |           |                          |         |
|    icmp_ln41_fu_1350_p2                                                               |      |        | icmp_ln41           | seteq     | auto                     | 0       |
|    add_ln41_fu_1356_p2                                                                |      |        | add_ln41            | add       | fabric                   | 0       |
|    sparsemux_9_2_32_1_1_U312                                                          |      |        | val                 | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_30_fu_1402_p2                                                             |      |        | xor_ln47_30         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U296                                                | 7    |        | exp_val             | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U280                                                  |      |        | sigmoid             | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U313                                                          |      |        | val_16              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_fu_1461_p2                                                                |      |        | xor_ln47            | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U297                                                | 7    |        | exp_val_16          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U281                                                  |      |        | sigmoid_16          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U314                                                          |      |        | val_17              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_31_fu_1520_p2                                                             |      |        | xor_ln47_31         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U298                                                | 7    |        | exp_val_17          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U282                                                  |      |        | sigmoid_17          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U315                                                          |      |        | val_18              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_32_fu_1579_p2                                                             |      |        | xor_ln47_32         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U299                                                | 7    |        | exp_val_18          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U283                                                  |      |        | sigmoid_18          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U316                                                          |      |        | val_19              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_33_fu_1638_p2                                                             |      |        | xor_ln47_33         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U300                                                | 7    |        | exp_val_19          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U284                                                  |      |        | sigmoid_19          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U317                                                          |      |        | val_20              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_34_fu_1697_p2                                                             |      |        | xor_ln47_34         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U301                                                | 7    |        | exp_val_20          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U285                                                  |      |        | sigmoid_20          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U318                                                          |      |        | val_21              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_35_fu_1756_p2                                                             |      |        | xor_ln47_35         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U302                                                | 7    |        | exp_val_21          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U286                                                  |      |        | sigmoid_21          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U319                                                          |      |        | val_22              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_36_fu_1815_p2                                                             |      |        | xor_ln47_36         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U303                                                | 7    |        | exp_val_22          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U287                                                  |      |        | sigmoid_22          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U320                                                          |      |        | val_23              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_37_fu_1874_p2                                                             |      |        | xor_ln47_37         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U304                                                | 7    |        | exp_val_23          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U288                                                  |      |        | sigmoid_23          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U321                                                          |      |        | val_24              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_38_fu_1933_p2                                                             |      |        | xor_ln47_38         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U305                                                | 7    |        | exp_val_24          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U289                                                  |      |        | sigmoid_24          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U322                                                          |      |        | val_25              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_39_fu_1992_p2                                                             |      |        | xor_ln47_39         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U306                                                | 7    |        | exp_val_25          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U290                                                  |      |        | sigmoid_25          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U323                                                          |      |        | val_26              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_40_fu_2051_p2                                                             |      |        | xor_ln47_40         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U307                                                | 7    |        | exp_val_26          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U291                                                  |      |        | sigmoid_26          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U324                                                          |      |        | val_27              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_41_fu_2110_p2                                                             |      |        | xor_ln47_41         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U308                                                | 7    |        | exp_val_27          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U292                                                  |      |        | sigmoid_27          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U325                                                          |      |        | val_28              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_42_fu_2169_p2                                                             |      |        | xor_ln47_42         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U309                                                | 7    |        | exp_val_28          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U293                                                  |      |        | sigmoid_28          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U326                                                          |      |        | val_29              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_43_fu_2228_p2                                                             |      |        | xor_ln47_43         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U310                                                | 7    |        | exp_val_29          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U294                                                  |      |        | sigmoid_29          | fdiv      | fabric                   | 8       |
|    sparsemux_9_2_32_1_1_U327                                                          |      |        | val_30              | sparsemux | compactencoding_dontcare | 0       |
|    xor_ln47_44_fu_2287_p2                                                             |      |        | xor_ln47_44         | xor       | auto                     | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U311                                                | 7    |        | exp_val_30          | fexp      | fulldsp                  | 7       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U295                                                  |      |        | sigmoid_30          | fdiv      | fabric                   | 8       |
|  + silu_1                                                                             | 84   |        |                     |           |                          |         |
|   + silu_1_Pipeline_silu_vec_loop                                                     | 84   |        |                     |           |                          |         |
|     icmp_ln41_fu_1129_p2                                                              |      |        | icmp_ln41           | seteq     | auto                     | 0       |
|     add_ln41_fu_1135_p2                                                               |      |        | add_ln41            | add       | fabric                   | 0       |
|     xor_ln47_15_fu_1602_p2                                                            |      |        | xor_ln47_15         | xor       | auto                     | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U367                                                 |      |        | sigmoid             | fdiv      | fabric                   | 8       |
|     xor_ln47_fu_1619_p2                                                               |      |        | xor_ln47            | xor       | auto                     | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U368                                                 |      |        | sigmoid_1           | fdiv      | fabric                   | 8       |
|     xor_ln47_16_fu_1636_p2                                                            |      |        | xor_ln47_16         | xor       | auto                     | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U369                                                 |      |        | sigmoid_2           | fdiv      | fabric                   | 8       |
|     xor_ln47_17_fu_1653_p2                                                            |      |        | xor_ln47_17         | xor       | auto                     | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U370                                                 |      |        | sigmoid_3           | fdiv      | fabric                   | 8       |
|     xor_ln47_18_fu_1670_p2                                                            |      |        | xor_ln47_18         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U387                                               | 7    |        | exp_val_4           | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U371                                                 |      |        | sigmoid_4           | fdiv      | fabric                   | 8       |
|     xor_ln47_19_fu_1687_p2                                                            |      |        | xor_ln47_19         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U388                                               | 7    |        | exp_val_5           | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U372                                                 |      |        | sigmoid_5           | fdiv      | fabric                   | 8       |
|     xor_ln47_20_fu_1704_p2                                                            |      |        | xor_ln47_20         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U389                                               | 7    |        | exp_val_6           | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U373                                                 |      |        | sigmoid_6           | fdiv      | fabric                   | 8       |
|     xor_ln47_21_fu_1721_p2                                                            |      |        | xor_ln47_21         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U390                                               | 7    |        | exp_val_7           | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U374                                                 |      |        | sigmoid_7           | fdiv      | fabric                   | 8       |
|     xor_ln47_22_fu_1738_p2                                                            |      |        | xor_ln47_22         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U391                                               | 7    |        | exp_val_8           | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U375                                                 |      |        | sigmoid_8           | fdiv      | fabric                   | 8       |
|     xor_ln47_23_fu_1755_p2                                                            |      |        | xor_ln47_23         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U392                                               | 7    |        | exp_val_9           | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U376                                                 |      |        | sigmoid_9           | fdiv      | fabric                   | 8       |
|     xor_ln47_24_fu_1772_p2                                                            |      |        | xor_ln47_24         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U393                                               | 7    |        | exp_val_10          | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U377                                                 |      |        | sigmoid_10          | fdiv      | fabric                   | 8       |
|     xor_ln47_25_fu_1789_p2                                                            |      |        | xor_ln47_25         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U394                                               | 7    |        | exp_val_11          | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U378                                                 |      |        | sigmoid_11          | fdiv      | fabric                   | 8       |
|     xor_ln47_26_fu_1806_p2                                                            |      |        | xor_ln47_26         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U395                                               | 7    |        | exp_val_12          | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U379                                                 |      |        | sigmoid_12          | fdiv      | fabric                   | 8       |
|     xor_ln47_27_fu_1823_p2                                                            |      |        | xor_ln47_27         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U396                                               | 7    |        | exp_val_13          | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U380                                                 |      |        | sigmoid_13          | fdiv      | fabric                   | 8       |
|     xor_ln47_28_fu_1840_p2                                                            |      |        | xor_ln47_28         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U397                                               | 7    |        | exp_val_14          | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U381                                                 |      |        | sigmoid_14          | fdiv      | fabric                   | 8       |
|     xor_ln47_29_fu_1857_p2                                                            |      |        | xor_ln47_29         | xor       | auto                     | 0       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U398                                               | 7    |        | exp_val_15          | fexp      | fulldsp                  | 7       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U382                                                 |      |        | sigmoid_15          | fdiv      | fabric                   | 8       |
|  + projection                                                                         | 80   |        |                     |           |                          |         |
|    icmp_ln3_fu_1506_p2                                                                |      |        | icmp_ln3            | seteq     | auto                     | 0       |
|    add_ln3_fu_1512_p2                                                                 |      |        | add_ln3             | add       | fabric                   | 0       |
|    add_ln56_fu_1534_p2                                                                |      |        | add_ln56            | add       | fabric                   | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U583                                                 | 3    |        | mul                 | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U567                                                | 2    |        | sum                 | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U584                                                 | 3    |        | mul_17              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U568                                                | 2    |        | sum_64              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U585                                                 | 3    |        | mul_s               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U569                                                | 2    |        | sum_65              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U586                                                 | 3    |        | mul_18              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U570                                                | 2    |        | sum_66              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U587                                                 | 3    |        | mul_4               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U571                                                | 2    |        | sum_67              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U588                                                 | 3    |        | mul_5               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U572                                                | 2    |        | sum_68              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U589                                                 | 3    |        | mul_6               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U573                                                | 2    |        | sum_69              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U590                                                 | 3    |        | mul_7               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U574                                                | 2    |        | sum_70              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U591                                                 | 3    |        | mul_8               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U575                                                | 2    |        | sum_71              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U592                                                 | 3    |        | mul_9               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U576                                                | 2    |        | sum_72              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U593                                                 | 3    |        | mul_10              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U577                                                | 2    |        | sum_73              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U594                                                 | 3    |        | mul_11              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U578                                                | 2    |        | sum_74              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U595                                                 | 3    |        | mul_12              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U579                                                | 2    |        | sum_75              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U596                                                 | 3    |        | mul_13              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U580                                                | 2    |        | sum_76              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U597                                                 | 3    |        | mul_14              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U581                                                | 2    |        | sum_77              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U598                                                 | 3    |        | mul_15              | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U582                                                | 2    |        | sum_78              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U583                                                 | 3    |        | mul_1               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U567                                                | 2    |        | sum_79              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U584                                                 | 3    |        | mul_1_1             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U568                                                | 2    |        | sum_80              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U585                                                 | 3    |        | mul_1_2             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U569                                                | 2    |        | sum_81              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U586                                                 | 3    |        | mul_1_3             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U570                                                | 2    |        | sum_82              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U587                                                 | 3    |        | mul_1_4             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U571                                                | 2    |        | sum_83              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U588                                                 | 3    |        | mul_1_5             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U572                                                | 2    |        | sum_84              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U589                                                 | 3    |        | mul_1_6             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U573                                                | 2    |        | sum_85              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U590                                                 | 3    |        | mul_1_7             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U574                                                | 2    |        | sum_86              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U591                                                 | 3    |        | mul_1_8             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U575                                                | 2    |        | sum_87              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U592                                                 | 3    |        | mul_1_9             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U576                                                | 2    |        | sum_88              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U593                                                 | 3    |        | mul_1_10            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U577                                                | 2    |        | sum_89              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U594                                                 | 3    |        | mul_1_11            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U578                                                | 2    |        | sum_90              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U595                                                 | 3    |        | mul_1_12            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U579                                                | 2    |        | sum_91              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U596                                                 | 3    |        | mul_1_13            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U580                                                | 2    |        | sum_92              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U597                                                 | 3    |        | mul_1_14            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U581                                                | 2    |        | sum_93              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U598                                                 | 3    |        | mul_1_s             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U582                                                | 2    |        | sum_94              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U583                                                 | 3    |        | mul_2               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U567                                                | 2    |        | sum_95              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U584                                                 | 3    |        | mul_2_1             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U568                                                | 2    |        | sum_96              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U585                                                 | 3    |        | mul_2_2             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U569                                                | 2    |        | sum_97              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U586                                                 | 3    |        | mul_2_3             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U570                                                | 2    |        | sum_98              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U587                                                 | 3    |        | mul_2_4             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U571                                                | 2    |        | sum_99              | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U588                                                 | 3    |        | mul_2_5             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U572                                                | 2    |        | sum_100             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U589                                                 | 3    |        | mul_2_6             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U573                                                | 2    |        | sum_101             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U590                                                 | 3    |        | mul_2_7             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U574                                                | 2    |        | sum_102             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U591                                                 | 3    |        | mul_2_8             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U575                                                | 2    |        | sum_103             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U592                                                 | 3    |        | mul_2_9             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U576                                                | 2    |        | sum_104             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U593                                                 | 3    |        | mul_2_10            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U577                                                | 2    |        | sum_105             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U594                                                 | 3    |        | mul_2_11            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U578                                                | 2    |        | sum_106             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U595                                                 | 3    |        | mul_2_12            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U579                                                | 2    |        | sum_107             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U596                                                 | 3    |        | mul_2_13            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U580                                                | 2    |        | sum_108             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U597                                                 | 3    |        | mul_2_14            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U581                                                | 2    |        | sum_109             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U598                                                 | 3    |        | mul_2_s             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U582                                                | 2    |        | sum_110             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U583                                                 | 3    |        | mul_3               | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U567                                                | 2    |        | sum_111             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U584                                                 | 3    |        | mul_3_1             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U568                                                | 2    |        | sum_112             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U585                                                 | 3    |        | mul_3_2             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U569                                                | 2    |        | sum_113             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U586                                                 | 3    |        | mul_3_3             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U570                                                | 2    |        | sum_114             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U587                                                 | 3    |        | mul_3_4             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U571                                                | 2    |        | sum_115             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U588                                                 | 3    |        | mul_3_5             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U572                                                | 2    |        | sum_116             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U589                                                 | 3    |        | mul_3_6             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U573                                                | 2    |        | sum_117             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U590                                                 | 3    |        | mul_3_7             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U574                                                | 2    |        | sum_118             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U591                                                 | 3    |        | mul_3_8             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U575                                                | 2    |        | sum_119             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U592                                                 | 3    |        | mul_3_9             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U576                                                | 2    |        | sum_120             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U593                                                 | 3    |        | mul_3_10            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U577                                                | 2    |        | sum_121             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U594                                                 | 3    |        | mul_3_11            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U578                                                | 2    |        | sum_122             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U595                                                 | 3    |        | mul_3_12            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U579                                                | 2    |        | sum_123             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U596                                                 | 3    |        | mul_3_13            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U580                                                | 2    |        | sum_124             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U597                                                 | 3    |        | mul_3_14            | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U581                                                | 2    |        | sum_125             | fadd      | fulldsp                  | 3       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U598                                                 | 3    |        | mul_3_s             | fmul      | maxdsp                   | 2       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U582                                                | 2    |        | sum_126             | fadd      | fulldsp                  | 3       |
|  + SSMU_Pipeline_init_out                                                             | 0    |        |                     |           |                          |         |
|    icmp_ln281_fu_606_p2                                                               |      |        | icmp_ln281          | seteq     | auto                     | 0       |
|    add_ln281_fu_612_p2                                                                |      |        | add_ln281           | add       | fabric                   | 0       |
|    sparsemux_9_2_32_1_1_U3666                                                         |      |        | tmp_s               | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3667                                                         |      |        | tmp_190             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3668                                                         |      |        | tmp_191             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3669                                                         |      |        | tmp_192             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3670                                                         |      |        | tmp_193             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3671                                                         |      |        | tmp_194             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3672                                                         |      |        | tmp_195             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3673                                                         |      |        | tmp_196             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3674                                                         |      |        | tmp_197             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3675                                                         |      |        | tmp_198             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3676                                                         |      |        | tmp_199             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3677                                                         |      |        | tmp_200             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3678                                                         |      |        | tmp_201             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3679                                                         |      |        | tmp_202             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3680                                                         |      |        | tmp_203             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U3681                                                         |      |        | tmp_204             | sparsemux | compactencoding_dontcare | 0       |
|  + projection_delta                                                                   | 52   |        |                     |           |                          |         |
|    icmp_ln21_fu_1510_p2                                                               |      |        | icmp_ln21           | seteq     | auto                     | 0       |
|    add_ln21_fu_1516_p2                                                                |      |        | add_ln21            | add       | fabric                   | 0       |
|    add_ln56_fu_1538_p2                                                                |      |        | add_ln56            | add       | fabric                   | 0       |
|    flog_32ns_32ns_32_9_full_dsp_1_U641                                                | 13   |        | tmp_1               | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U642                                                | 13   |        | tmp_3               | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U643                                                | 13   |        | tmp_5               | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U644                                                | 13   |        | tmp_7               | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U641                                                | 13   |        | tmp_9               | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U642                                                | 13   |        | tmp_10              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U643                                                | 13   |        | tmp_12              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U644                                                | 13   |        | tmp_14              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U641                                                | 13   |        | tmp_16              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U642                                                | 13   |        | tmp_18              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U643                                                | 13   |        | tmp_20              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U644                                                | 13   |        | tmp_22              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U641                                                | 13   |        | tmp_24              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U642                                                | 13   |        | tmp_26              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U643                                                | 13   |        | tmp_28              | flog      | fulldsp                  | 8       |
|    flog_32ns_32ns_32_9_full_dsp_1_U644                                                | 13   |        | tmp_30              | flog      | fulldsp                  | 8       |
|  + EMU_2D                                                                             | 0    |        |                     |           |                          |         |
|   + EMU_2D_Pipeline_EMU_2D_loop_i                                                     | 0    |        |                     |           |                          |         |
|     icmp_ln112_fu_1227_p2                                                             |      |        | icmp_ln112          | seteq     | auto                     | 0       |
|     add_ln112_fu_1233_p2                                                              |      |        | add_ln112           | add       | fabric                   | 0       |
|  + SSMU_Pipeline_calc_dB_loop_i                                                       | 48   |        |                     |           |                          |         |
|    icmp_ln267_fu_6742_p2                                                              |      |        | icmp_ln267          | seteq     | auto                     | 0       |
|    add_ln267_fu_6748_p2                                                               |      |        | add_ln267           | add       | fabric                   | 0       |
|    sparsemux_33_4_32_1_1_U1196                                                        |      |        | tmp                 | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1197                                                        |      |        | tmp_s               | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1198                                                        |      |        | tmp_190             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1199                                                        |      |        | tmp_191             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1200                                                        |      |        | tmp_192             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1201                                                        |      |        | tmp_193             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1202                                                        |      |        | tmp_194             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1203                                                        |      |        | tmp_195             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1204                                                        |      |        | tmp_196             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1205                                                        |      |        | tmp_197             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1206                                                        |      |        | tmp_198             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1207                                                        |      |        | tmp_199             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1208                                                        |      |        | tmp_200             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1209                                                        |      |        | tmp_201             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1210                                                        |      |        | tmp_202             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U1211                                                        |      |        | tmp_203             | sparsemux | compactencoding_dontcare | 0       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1180                                                | 3    |        | mul_i_i_3           | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1181                                                | 3    |        | mul_i_i_3_1         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1182                                                | 3    |        | mul_i_i_3_2         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1183                                                | 3    |        | mul_i_i_3_3         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1184                                                | 3    |        | mul_i_i_3_4         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1185                                                | 3    |        | mul_i_i_3_5         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1186                                                | 3    |        | mul_i_i_3_6         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1187                                                | 3    |        | mul_i_i_3_7         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1188                                                | 3    |        | mul_i_i_3_8         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1189                                                | 3    |        | mul_i_i_3_9         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1190                                                | 3    |        | mul_i_i_3_s         | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1191                                                | 3    |        | mul_i_i_3_10        | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1192                                                | 3    |        | mul_i_i_3_11        | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1193                                                | 3    |        | mul_i_i_3_12        | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1194                                                | 3    |        | mul_i_i_3_13        | fmul      | maxdsp                   | 2       |
|    fmul_32ns_32ns_32_3_max_dsp_1_U1195                                                | 3    |        | mul_i_i_3_14        | fmul      | maxdsp                   | 2       |
|  + SSMU_Pipeline_exp_2d_loop                                                          | 448  |        |                     |           |                          |         |
|    icmp_ln261_fu_4680_p2                                                              |      |        | icmp_ln261          | seteq     | auto                     | 0       |
|    add_ln261_fu_4686_p2                                                               |      |        | add_ln261           | add       | fabric                   | 0       |
|   + exp1                                                                              | 448  |        |                     |           |                          |         |
|     fexp_32ns_32ns_32_8_full_dsp_1_U792                                               | 7    |        | out_write_assign    | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U793                                               | 7    |        | out_write_assign_1  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U794                                               | 7    |        | out_write_assign_2  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U795                                               | 7    |        | out_write_assign_3  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U796                                               | 7    |        | out_write_assign_4  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U797                                               | 7    |        | out_write_assign_5  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U798                                               | 7    |        | out_write_assign_6  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U799                                               | 7    |        | out_write_assign_7  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U800                                               | 7    |        | out_write_assign_8  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U801                                               | 7    |        | out_write_assign_9  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U802                                               | 7    |        | out_write_assign_s  | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U803                                               | 7    |        | out_write_assign_10 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U804                                               | 7    |        | out_write_assign_11 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U805                                               | 7    |        | out_write_assign_12 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U806                                               | 7    |        | out_write_assign_13 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U807                                               | 7    |        | out_write_assign_14 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U808                                               | 7    |        | out_write_assign_15 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U809                                               | 7    |        | out_write_assign_16 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U810                                               | 7    |        | out_write_assign_17 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U811                                               | 7    |        | out_write_assign_18 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U812                                               | 7    |        | out_write_assign_19 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U813                                               | 7    |        | out_write_assign_20 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U814                                               | 7    |        | out_write_assign_21 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U815                                               | 7    |        | out_write_assign_22 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U816                                               | 7    |        | out_write_assign_23 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U817                                               | 7    |        | out_write_assign_24 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U818                                               | 7    |        | out_write_assign_25 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U819                                               | 7    |        | out_write_assign_26 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U820                                               | 7    |        | out_write_assign_27 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U821                                               | 7    |        | out_write_assign_28 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U822                                               | 7    |        | out_write_assign_29 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U823                                               | 7    |        | out_write_assign_30 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U824                                               | 7    |        | out_write_assign_31 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U825                                               | 7    |        | out_write_assign_32 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U826                                               | 7    |        | out_write_assign_33 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U827                                               | 7    |        | out_write_assign_34 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U828                                               | 7    |        | out_write_assign_35 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U829                                               | 7    |        | out_write_assign_36 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U830                                               | 7    |        | out_write_assign_37 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U831                                               | 7    |        | out_write_assign_38 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U832                                               | 7    |        | out_write_assign_39 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U833                                               | 7    |        | out_write_assign_40 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U834                                               | 7    |        | out_write_assign_41 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U835                                               | 7    |        | out_write_assign_42 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U836                                               | 7    |        | out_write_assign_43 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U837                                               | 7    |        | out_write_assign_44 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U838                                               | 7    |        | out_write_assign_45 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U839                                               | 7    |        | out_write_assign_46 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U840                                               | 7    |        | out_write_assign_47 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U841                                               | 7    |        | out_write_assign_48 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U842                                               | 7    |        | out_write_assign_49 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U843                                               | 7    |        | out_write_assign_50 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U844                                               | 7    |        | out_write_assign_51 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U845                                               | 7    |        | out_write_assign_52 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U846                                               | 7    |        | out_write_assign_53 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U847                                               | 7    |        | out_write_assign_54 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U848                                               | 7    |        | out_write_assign_55 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U849                                               | 7    |        | out_write_assign_56 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U850                                               | 7    |        | out_write_assign_57 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U851                                               | 7    |        | out_write_assign_58 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U852                                               | 7    |        | out_write_assign_59 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U853                                               | 7    |        | out_write_assign_60 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U854                                               | 7    |        | out_write_assign_61 | fexp      | fulldsp                  | 7       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U855                                               | 7    |        | out_write_assign_62 | fexp      | fulldsp                  | 7       |
|  + UpdateH_producer                                                                   | 0    |        |                     |           |                          |         |
|   + UpdateH_producer_Loop_write_const_streams_proc                                    | 0    |        |                     |           |                          |         |
|     icmp_ln136_fu_1039_p2                                                             |      |        | icmp_ln136          | seteq     | auto                     | 0       |
|     add_ln136_fu_1045_p2                                                              |      |        | add_ln136           | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U1789                                                        |      |        | tmp_i               | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1790                                                        |      |        | tmp_i_418           | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1791                                                        |      |        | tmp_31_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1792                                                        |      |        | tmp_32_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1793                                                        |      |        | tmp_33_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1794                                                        |      |        | tmp_34_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1795                                                        |      |        | tmp_35_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1796                                                        |      |        | tmp_36_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1797                                                        |      |        | tmp_37_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1798                                                        |      |        | tmp_38_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1799                                                        |      |        | tmp_39_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1800                                                        |      |        | tmp_40_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1801                                                        |      |        | tmp_41_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1802                                                        |      |        | tmp_42_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1803                                                        |      |        | tmp_43_i            | sparsemux | compactencoding_dontcare | 0       |
|     sparsemux_9_2_32_1_1_U1804                                                        |      |        | tmp_44_i            | sparsemux | compactencoding_dontcare | 0       |
|   + UpdateH_producer_Loop_write_H0_stream_proc                                        | 0    |        |                     |           |                          |         |
|    + UpdateH_producer_Loop_write_H0_stream_proc_Pipeline_write_H0_stream_VITIS_LOOP_1 | 0    |        |                     |           |                          |         |
|      icmp_ln140_fu_9850_p2                                                            |      |        | icmp_ln140          | seteq     | auto                     | 0       |
|      add_ln140_fu_9856_p2                                                             |      |        | add_ln140           | add       | fabric                   | 0       |
|      icmp_ln141_fu_9868_p2                                                            |      |        | icmp_ln141          | seteq     | auto                     | 0       |
|      select_ln140_fu_9874_p3                                                          |      |        | select_ln140        | select    | auto_sel                 | 0       |
|      add_ln140_1_fu_9882_p2                                                           |      |        | add_ln140_1         | add       | fabric                   | 0       |
|      select_ln140_1_fu_9908_p3                                                        |      |        | select_ln140_1      | select    | auto_sel                 | 0       |
|      select_ln140_2_fu_10432_p3                                                       |      |        | select_ln140_2      | select    | auto_sel                 | 0       |
|      first_iter_0_fu_10440_p2                                                         |      |        | first_iter_0        | seteq     | auto                     | 0       |
|      sparsemux_9_2_32_1_1_U1810                                                       |      |        | tmp_s               | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1811                                                       |      |        | tmp_31              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1812                                                       |      |        | tmp_32              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1813                                                       |      |        | tmp_33              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1814                                                       |      |        | tmp_34              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1815                                                       |      |        | tmp_35              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1816                                                       |      |        | tmp_36              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1817                                                       |      |        | tmp_37              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1818                                                       |      |        | tmp_38              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1819                                                       |      |        | tmp_39              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1820                                                       |      |        | tmp_40              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1821                                                       |      |        | tmp_41              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1822                                                       |      |        | tmp_42              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1823                                                       |      |        | tmp_43              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1824                                                       |      |        | tmp_44              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1825                                                       |      |        | tmp_45              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1826                                                       |      |        | tmp_46              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1827                                                       |      |        | tmp_47              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1828                                                       |      |        | tmp_48              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1829                                                       |      |        | tmp_49              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1830                                                       |      |        | tmp_50              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1831                                                       |      |        | tmp_51              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1832                                                       |      |        | tmp_52              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1833                                                       |      |        | tmp_53              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1834                                                       |      |        | tmp_54              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1835                                                       |      |        | tmp_55              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1836                                                       |      |        | tmp_56              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1837                                                       |      |        | tmp_57              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1838                                                       |      |        | tmp_58              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1839                                                       |      |        | tmp_59              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1840                                                       |      |        | tmp_60              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1841                                                       |      |        | tmp_61              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1842                                                       |      |        | tmp_62              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1843                                                       |      |        | tmp_63              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1844                                                       |      |        | tmp_64              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1845                                                       |      |        | tmp_65              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1846                                                       |      |        | tmp_66              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1847                                                       |      |        | tmp_67              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1848                                                       |      |        | tmp_68              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1849                                                       |      |        | tmp_69              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1850                                                       |      |        | tmp_70              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1851                                                       |      |        | tmp_71              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1852                                                       |      |        | tmp_72              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1853                                                       |      |        | tmp_73              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1854                                                       |      |        | tmp_74              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1855                                                       |      |        | tmp_75              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1856                                                       |      |        | tmp_76              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1857                                                       |      |        | tmp_77              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1858                                                       |      |        | tmp_78              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1859                                                       |      |        | tmp_79              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1860                                                       |      |        | tmp_80              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1861                                                       |      |        | tmp_81              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1862                                                       |      |        | tmp_82              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1863                                                       |      |        | tmp_83              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1864                                                       |      |        | tmp_84              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1865                                                       |      |        | tmp_85              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1866                                                       |      |        | tmp_86              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1867                                                       |      |        | tmp_87              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1868                                                       |      |        | tmp_88              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1869                                                       |      |        | tmp_89              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1870                                                       |      |        | tmp_90              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1871                                                       |      |        | tmp_91              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1872                                                       |      |        | tmp_92              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1873                                                       |      |        | tmp_93              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1874                                                       |      |        | tmp_94              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1875                                                       |      |        | tmp_95              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1876                                                       |      |        | tmp_96              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1877                                                       |      |        | tmp_97              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1878                                                       |      |        | tmp_98              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1879                                                       |      |        | tmp_99              | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1880                                                       |      |        | tmp_100             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1881                                                       |      |        | tmp_101             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1882                                                       |      |        | tmp_102             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1883                                                       |      |        | tmp_103             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1884                                                       |      |        | tmp_104             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1885                                                       |      |        | tmp_105             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1886                                                       |      |        | tmp_106             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1887                                                       |      |        | tmp_107             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1888                                                       |      |        | tmp_108             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1889                                                       |      |        | tmp_109             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1890                                                       |      |        | tmp_110             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1891                                                       |      |        | tmp_111             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1892                                                       |      |        | tmp_112             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1893                                                       |      |        | tmp_113             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1894                                                       |      |        | tmp_114             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1895                                                       |      |        | tmp_115             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1896                                                       |      |        | tmp_116             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1897                                                       |      |        | tmp_117             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1898                                                       |      |        | tmp_118             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1899                                                       |      |        | tmp_119             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1900                                                       |      |        | tmp_120             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1901                                                       |      |        | tmp_121             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1902                                                       |      |        | tmp_122             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1903                                                       |      |        | tmp_123             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1904                                                       |      |        | tmp_124             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1905                                                       |      |        | tmp_125             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1906                                                       |      |        | tmp_126             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1907                                                       |      |        | tmp_127             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1908                                                       |      |        | tmp_128             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1909                                                       |      |        | tmp_129             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1910                                                       |      |        | tmp_130             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1911                                                       |      |        | tmp_131             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1912                                                       |      |        | tmp_132             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1913                                                       |      |        | tmp_133             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1914                                                       |      |        | tmp_134             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1915                                                       |      |        | tmp_135             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1916                                                       |      |        | tmp_136             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1917                                                       |      |        | tmp_137             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1918                                                       |      |        | tmp_138             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1919                                                       |      |        | tmp_139             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1920                                                       |      |        | tmp_140             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1921                                                       |      |        | tmp_141             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1922                                                       |      |        | tmp_142             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1923                                                       |      |        | tmp_143             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1924                                                       |      |        | tmp_144             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1925                                                       |      |        | tmp_145             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1926                                                       |      |        | tmp_146             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1927                                                       |      |        | tmp_147             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1928                                                       |      |        | tmp_148             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1929                                                       |      |        | tmp_149             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1930                                                       |      |        | tmp_150             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1931                                                       |      |        | tmp_151             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1932                                                       |      |        | tmp_152             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1933                                                       |      |        | tmp_153             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1934                                                       |      |        | tmp_154             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1935                                                       |      |        | tmp_155             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1936                                                       |      |        | tmp_156             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1937                                                       |      |        | tmp_157             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1938                                                       |      |        | tmp_158             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1939                                                       |      |        | tmp_159             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1940                                                       |      |        | tmp_160             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1941                                                       |      |        | tmp_161             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1942                                                       |      |        | tmp_162             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1943                                                       |      |        | tmp_163             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1944                                                       |      |        | tmp_164             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1945                                                       |      |        | tmp_165             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1946                                                       |      |        | tmp_166             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1947                                                       |      |        | tmp_167             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1948                                                       |      |        | tmp_168             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1949                                                       |      |        | tmp_169             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1950                                                       |      |        | tmp_170             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1951                                                       |      |        | tmp_171             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1952                                                       |      |        | tmp_172             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1953                                                       |      |        | tmp_173             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1954                                                       |      |        | tmp_174             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1955                                                       |      |        | tmp_175             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1956                                                       |      |        | tmp_176             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1957                                                       |      |        | tmp_177             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1958                                                       |      |        | tmp_178             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1959                                                       |      |        | tmp_179             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1960                                                       |      |        | tmp_180             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1961                                                       |      |        | tmp_181             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1962                                                       |      |        | tmp_182             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1963                                                       |      |        | tmp_183             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1964                                                       |      |        | tmp_184             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1965                                                       |      |        | tmp_185             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1966                                                       |      |        | tmp_186             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1967                                                       |      |        | tmp_187             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1968                                                       |      |        | tmp_188             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U1969                                                       |      |        | tmp_189             | sparsemux | compactencoding_dontcare | 0       |
|      add_ln141_fu_10454_p2                                                            |      |        | add_ln141           | add       | fabric                   | 0       |
|  + UpdateH_consumer                                                                   | 128  |        |                     |           |                          |         |
|   + UpdateH_consumer_Loop_read_ddX_proc                                               | 0    |        |                     |           |                          |         |
|     icmp_ln159_fu_68_p2                                                               |      |        | icmp_ln159          | seteq     | auto                     | 0       |
|     add_ln159_fu_74_p2                                                                |      |        | add_ln159           | add       | fabric                   | 0       |
|   + UpdateH_consumer_Loop_process_timesteps_proc                                      | 128  |        |                     |           |                          |         |
|    + UpdateH_consumer_Loop_process_timesteps_proc_Pipeline_process_timesteps          | 128  |        |                     |           |                          |         |
|      icmp_ln165_fu_1502_p2                                                            |      |        | icmp_ln165          | seteq     | auto                     | 0       |
|      add_ln165_fu_1508_p2                                                             |      |        | add_ln165           | add       | fabric                   | 0       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3545                                              | 3    |        | mul_i_i24_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3546                                              | 3    |        | mul_i_i24_1259_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3547                                              | 3    |        | mul_i_i24_2263_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3548                                              | 3    |        | mul_i_i24_3267_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3549                                              | 3    |        | mul_i_i24_4_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3550                                              | 3    |        | mul_i_i24_5_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3551                                              | 3    |        | mul_i_i24_6_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3552                                              | 3    |        | mul_i_i24_7_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3553                                              | 3    |        | mul_i_i24_8_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3554                                              | 3    |        | mul_i_i24_9_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3555                                              | 3    |        | mul_i_i24_10_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3556                                              | 3    |        | mul_i_i24_11_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3557                                              | 3    |        | mul_i_i24_12_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3558                                              | 3    |        | mul_i_i24_13_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3559                                              | 3    |        | mul_i_i24_14_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3560                                              | 3    |        | mul_i_i24_15_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3561                                              | 3    |        | mul_i_i_i_i         | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3562                                              | 3    |        | mul_i_i_1247_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3563                                              | 3    |        | mul_i_i_2251_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3564                                              | 3    |        | mul_i_i_3255_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3565                                              | 3    |        | mul_i_i_4_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3566                                              | 3    |        | mul_i_i_5_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3567                                              | 3    |        | mul_i_i_6_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3568                                              | 3    |        | mul_i_i_7_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3569                                              | 3    |        | mul_i_i_8_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3570                                              | 3    |        | mul_i_i_9_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3571                                              | 3    |        | mul_i_i_10_i_i      | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3572                                              | 3    |        | mul_i_i_11_i_i      | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3573                                              | 3    |        | mul_i_i_12_i_i      | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3574                                              | 3    |        | mul_i_i_13_i_i      | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3575                                              | 3    |        | mul_i_i_14_i_i      | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3576                                              | 3    |        | mul_i_i_15_i_i      | fmul      | maxdsp                   | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3529                                             | 2    |        | add_i_i_i_i         | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3530                                             | 2    |        | add_i_i_1235_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3531                                             | 2    |        | add_i_i_2239_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3532                                             | 2    |        | add_i_i_3243_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3533                                             | 2    |        | add_i_i_4_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3534                                             | 2    |        | add_i_i_5_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3535                                             | 2    |        | add_i_i_6_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3536                                             | 2    |        | add_i_i_7_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3537                                             | 2    |        | add_i_i_8_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3538                                             | 2    |        | add_i_i_9_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3539                                             | 2    |        | add_i_i_10_i_i      | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3540                                             | 2    |        | add_i_i_11_i_i      | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3541                                             | 2    |        | add_i_i_12_i_i      | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3542                                             | 2    |        | add_i_i_13_i_i      | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3543                                             | 2    |        | add_i_i_14_i_i      | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3544                                             | 2    |        | add_i_i_15_i_i      | fadd      | fulldsp                  | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3545                                              | 3    |        | mul_i_i24_1_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3546                                              | 3    |        | mul_i_i24_1_1_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3547                                              | 3    |        | mul_i_i24_1_2_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3548                                              | 3    |        | mul_i_i24_1_3_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3549                                              | 3    |        | mul_i_i24_1_4_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3550                                              | 3    |        | mul_i_i24_1_5_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3551                                              | 3    |        | mul_i_i24_1_6_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3552                                              | 3    |        | mul_i_i24_1_7_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3553                                              | 3    |        | mul_i_i24_1_8_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3554                                              | 3    |        | mul_i_i24_1_9_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3555                                              | 3    |        | mul_i_i24_1_10_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3556                                              | 3    |        | mul_i_i24_1_11_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3557                                              | 3    |        | mul_i_i24_1_12_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3558                                              | 3    |        | mul_i_i24_1_13_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3559                                              | 3    |        | mul_i_i24_1_14_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3560                                              | 3    |        | mul_i_i24_1_15_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3561                                              | 3    |        | mul_i_i_1_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3562                                              | 3    |        | mul_i_i_1_1_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3563                                              | 3    |        | mul_i_i_1_2_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3564                                              | 3    |        | mul_i_i_1_3_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3565                                              | 3    |        | mul_i_i_1_4_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3566                                              | 3    |        | mul_i_i_1_5_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3567                                              | 3    |        | mul_i_i_1_6_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3568                                              | 3    |        | mul_i_i_1_7_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3569                                              | 3    |        | mul_i_i_1_8_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3570                                              | 3    |        | mul_i_i_1_9_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3571                                              | 3    |        | mul_i_i_1_10_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3572                                              | 3    |        | mul_i_i_1_11_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3573                                              | 3    |        | mul_i_i_1_12_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3574                                              | 3    |        | mul_i_i_1_13_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3575                                              | 3    |        | mul_i_i_1_14_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3576                                              | 3    |        | mul_i_i_1_15_i_i    | fmul      | maxdsp                   | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3529                                             | 2    |        | add_i_i_1_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3530                                             | 2    |        | add_i_i_1_1_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3531                                             | 2    |        | add_i_i_1_2_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3532                                             | 2    |        | add_i_i_1_3_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3533                                             | 2    |        | add_i_i_1_4_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3534                                             | 2    |        | add_i_i_1_5_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3535                                             | 2    |        | add_i_i_1_6_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3536                                             | 2    |        | add_i_i_1_7_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3537                                             | 2    |        | add_i_i_1_8_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3538                                             | 2    |        | add_i_i_1_9_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3539                                             | 2    |        | add_i_i_1_10_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3540                                             | 2    |        | add_i_i_1_11_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3541                                             | 2    |        | add_i_i_1_12_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3542                                             | 2    |        | add_i_i_1_13_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3543                                             | 2    |        | add_i_i_1_14_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3544                                             | 2    |        | add_i_i_1_15_i_i    | fadd      | fulldsp                  | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3545                                              | 3    |        | mul_i_i24_2_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3546                                              | 3    |        | mul_i_i24_2_1_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3547                                              | 3    |        | mul_i_i24_2_2_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3548                                              | 3    |        | mul_i_i24_2_3_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3549                                              | 3    |        | mul_i_i24_2_4_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3550                                              | 3    |        | mul_i_i24_2_5_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3551                                              | 3    |        | mul_i_i24_2_6_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3552                                              | 3    |        | mul_i_i24_2_7_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3553                                              | 3    |        | mul_i_i24_2_8_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3554                                              | 3    |        | mul_i_i24_2_9_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3555                                              | 3    |        | mul_i_i24_2_10_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3556                                              | 3    |        | mul_i_i24_2_11_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3557                                              | 3    |        | mul_i_i24_2_12_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3558                                              | 3    |        | mul_i_i24_2_13_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3559                                              | 3    |        | mul_i_i24_2_14_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3560                                              | 3    |        | mul_i_i24_2_15_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3561                                              | 3    |        | mul_i_i_2_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3562                                              | 3    |        | mul_i_i_2_1_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3563                                              | 3    |        | mul_i_i_2_2_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3564                                              | 3    |        | mul_i_i_2_3_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3565                                              | 3    |        | mul_i_i_2_4_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3566                                              | 3    |        | mul_i_i_2_5_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3567                                              | 3    |        | mul_i_i_2_6_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3568                                              | 3    |        | mul_i_i_2_7_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3569                                              | 3    |        | mul_i_i_2_8_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3570                                              | 3    |        | mul_i_i_2_9_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3571                                              | 3    |        | mul_i_i_2_10_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3572                                              | 3    |        | mul_i_i_2_11_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3573                                              | 3    |        | mul_i_i_2_12_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3574                                              | 3    |        | mul_i_i_2_13_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3575                                              | 3    |        | mul_i_i_2_14_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3576                                              | 3    |        | mul_i_i_2_15_i_i    | fmul      | maxdsp                   | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3529                                             | 2    |        | add_i_i_2_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3530                                             | 2    |        | add_i_i_2_1_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3531                                             | 2    |        | add_i_i_2_2_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3532                                             | 2    |        | add_i_i_2_3_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3533                                             | 2    |        | add_i_i_2_4_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3534                                             | 2    |        | add_i_i_2_5_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3535                                             | 2    |        | add_i_i_2_6_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3536                                             | 2    |        | add_i_i_2_7_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3537                                             | 2    |        | add_i_i_2_8_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3538                                             | 2    |        | add_i_i_2_9_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3539                                             | 2    |        | add_i_i_2_10_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3540                                             | 2    |        | add_i_i_2_11_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3541                                             | 2    |        | add_i_i_2_12_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3542                                             | 2    |        | add_i_i_2_13_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3543                                             | 2    |        | add_i_i_2_14_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3544                                             | 2    |        | add_i_i_2_15_i_i    | fadd      | fulldsp                  | 3       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3545                                              | 3    |        | mul_i_i24_3_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3546                                              | 3    |        | mul_i_i24_3_1_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3547                                              | 3    |        | mul_i_i24_3_2_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3548                                              | 3    |        | mul_i_i24_3_3_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3549                                              | 3    |        | mul_i_i24_3_4_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3550                                              | 3    |        | mul_i_i24_3_5_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3551                                              | 3    |        | mul_i_i24_3_6_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3552                                              | 3    |        | mul_i_i24_3_7_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3553                                              | 3    |        | mul_i_i24_3_8_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3554                                              | 3    |        | mul_i_i24_3_9_i_i   | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3555                                              | 3    |        | mul_i_i24_3_10_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3556                                              | 3    |        | mul_i_i24_3_11_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3557                                              | 3    |        | mul_i_i24_3_12_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3558                                              | 3    |        | mul_i_i24_3_13_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3559                                              | 3    |        | mul_i_i24_3_14_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3560                                              | 3    |        | mul_i_i24_3_15_i_i  | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3561                                              | 3    |        | mul_i_i_3_i_i       | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3562                                              | 3    |        | mul_i_i_3_1_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3563                                              | 3    |        | mul_i_i_3_2_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3564                                              | 3    |        | mul_i_i_3_3_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3565                                              | 3    |        | mul_i_i_3_4_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3566                                              | 3    |        | mul_i_i_3_5_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3567                                              | 3    |        | mul_i_i_3_6_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3568                                              | 3    |        | mul_i_i_3_7_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3569                                              | 3    |        | mul_i_i_3_8_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3570                                              | 3    |        | mul_i_i_3_9_i_i     | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3571                                              | 3    |        | mul_i_i_3_10_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3572                                              | 3    |        | mul_i_i_3_11_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3573                                              | 3    |        | mul_i_i_3_12_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3574                                              | 3    |        | mul_i_i_3_13_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3575                                              | 3    |        | mul_i_i_3_14_i_i    | fmul      | maxdsp                   | 2       |
|      fmul_32ns_32ns_32_3_max_dsp_1_U3576                                              | 3    |        | mul_i_i_3_15_i_i    | fmul      | maxdsp                   | 2       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3529                                             | 2    |        | add_i_i_3_i_i       | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3530                                             | 2    |        | add_i_i_3_1_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3531                                             | 2    |        | add_i_i_3_2_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3532                                             | 2    |        | add_i_i_3_3_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3533                                             | 2    |        | add_i_i_3_4_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3534                                             | 2    |        | add_i_i_3_5_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3535                                             | 2    |        | add_i_i_3_6_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3536                                             | 2    |        | add_i_i_3_7_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3537                                             | 2    |        | add_i_i_3_8_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3538                                             | 2    |        | add_i_i_3_9_i_i     | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3539                                             | 2    |        | add_i_i_3_10_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3540                                             | 2    |        | add_i_i_3_11_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3541                                             | 2    |        | add_i_i_3_12_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3542                                             | 2    |        | add_i_i_3_13_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3543                                             | 2    |        | add_i_i_3_14_i_i    | fadd      | fulldsp                  | 3       |
|      fadd_32ns_32ns_32_4_full_dsp_1_U3544                                             | 2    |        | add_i_i_3_15_i_i    | fadd      | fulldsp                  | 3       |
|  + SSMU_Pipeline_compute_h1_dC                                                        | 0    |        |                     |           |                          |         |
|    icmp_ln287_fu_2699_p2                                                              |      |        | icmp_ln287          | seteq     | auto                     | 0       |
|    add_ln287_fu_2705_p2                                                               |      |        | add_ln287           | add       | fabric                   | 0       |
|    sparsemux_33_4_32_1_1_U3780                                                        |      |        | tmp_s               | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3781                                                        |      |        | tmp_205             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3782                                                        |      |        | tmp_206             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3783                                                        |      |        | tmp_207             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3784                                                        |      |        | tmp_208             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3785                                                        |      |        | tmp_209             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3786                                                        |      |        | tmp_210             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3787                                                        |      |        | tmp_211             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3788                                                        |      |        | tmp_212             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3789                                                        |      |        | tmp_213             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3790                                                        |      |        | tmp_214             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3791                                                        |      |        | tmp_215             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3792                                                        |      |        | tmp_216             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3793                                                        |      |        | tmp_217             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3794                                                        |      |        | tmp_218             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_33_4_32_1_1_U3795                                                        |      |        | tmp_219             | sparsemux | compactencoding_dontcare | 0       |
+---------------------------------------------------------------------------------------+------+--------+---------------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------+----------------+------------+------+------+--------+----------------+--------+---------+------------------+
| Name                                   | Usage          | Type       | BRAM | URAM | Pragma | Variable       | Impl   | Latency | Bitwidth, Depth, |
|                                        |                |            |      |      |        |                |        |         | Banks            |
+----------------------------------------+----------------+------------+------+------+--------+----------------+--------+---------+------------------+
| + SSMU                                 |                |            | 501  | 0    |        |                |        |         |                  |
|   control_s_axi_U                      | interface      | s_axilite  |      |      |        |                |        |         |                  |
|   ctrl_s_axi_U                         | interface      | s_axilite  |      |      |        |                |        |         |                  |
|   data_H_m_axi_U                       | interface      | m_axi      | 29   |      |        |                |        |         |                  |
|   data_W_m_axi_U                       | interface      | m_axi      | 29   |      |        |                |        |         |                  |
|   data_in_m_axi_U                      | interface      | m_axi      | 29   |      |        |                |        |         |                  |
|   data_out_m_axi_U                     | interface      | m_axi      | 29   |      |        |                |        |         |                  |
|   stream_ddA_fifo_U                    | fifo array     |            | 29   |      |        | stream_ddA     | memory | 0       | 512, 32, 1       |
|   stream_dX_fifo_U                     | fifo array     |            | 29   |      |        | stream_dX      | memory | 0       | 512, 32, 1       |
|   stream_dB_fifo_U                     | fifo array     |            | 29   |      |        | stream_dB      | memory | 0       | 512, 32, 1       |
|   stream_H0_in_fifo_U                  | fifo array     |            | 29   |      |        | stream_H0_in   | memory | 0       | 512, 32, 1       |
|   dA_0_0_U                             | ram_1p array   |            | 29   |      |        | dA_0_0         | auto   | 1       | 512, 4, 1        |
|   dA_0_1_U                             | ram_1p array   |            | 29   |      |        | dA_0_1         | auto   | 1       | 512, 4, 1        |
|   dA_0_2_U                             | ram_1p array   |            | 29   |      |        | dA_0_2         | auto   | 1       | 512, 4, 1        |
|   dA_0_3_U                             | ram_1p array   |            | 29   |      |        | dA_0_3         | auto   | 1       | 512, 4, 1        |
|   dA_1_0_U                             | ram_1p array   |            | 29   |      |        | dA_1_0         | auto   | 1       | 512, 4, 1        |
|   dA_1_1_U                             | ram_1p array   |            | 29   |      |        | dA_1_1         | auto   | 1       | 512, 4, 1        |
|   dA_1_2_U                             | ram_1p array   |            | 29   |      |        | dA_1_2         | auto   | 1       | 512, 4, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            | 29   |      |        | dA_1_3         | auto   | 1       | 512, 4, 1        |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4062 | ram_1p array   |            | 29   |      |        | dA_2_0         | auto   | 1       | 512, 4, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4110  | ram_1p array   |            | 29   |      |        | dA_2_1         | auto   | 1       | 512, 4, 1        |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4078 | ram_1p array   |            | 29   |      |        | dA_2_2         | auto   | 1       | 512, 4, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4126  | ram_1p array   |            | 29   |      |        | dA_2_3         | auto   | 1       | 512, 4, 1        |
|   dA_3_0_U                             | ram_1p array   |            | 29   |      |        | dA_3_0         | auto   | 1       | 512, 4, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4127  | ram_1p array   |            | 29   |      |        | dA_3_1         | auto   | 1       | 512, 4, 1        |
|   dA_3_2_U                             | ram_1p array   |            | 29   |      |        | dA_3_2         | auto   | 1       | 512, 4, 1        |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4095  | ram_1p array   |            | 29   |      |        | dA_3_3         | auto   | 1       | 512, 4, 1        |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4063 | ram_1p array   |            |      |      |        | ddA            | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4111  | ram_1p array   |            |      |      |        | ddA_1          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4079 | ram_1p array   |            |      |      |        | ddA_2          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4128  | ram_1p array   |            |      |      |        | ddA_3          | auto   | 1       | 32, 4, 1         |
|   ddA_4_U                              | ram_1p array   |            |      |      |        | ddA_4          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4158 | ram_1p array   |            |      |      |        | ddA_5          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4062 | ram_1p array   |            |      |      |        | ddA_6          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | ddA_7          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | ddA_8          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4112  | ram_1p array   |            |      |      |        | ddA_9          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4080 | ram_1p array   |            |      |      |        | ddA_10         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4130  | ram_1p array   |            |      |      |        | ddA_11         | auto   | 1       | 32, 4, 1         |
|   ddA_12_U                             | ram_1p array   |            |      |      |        | ddA_12         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4131  | ram_1p array   |            |      |      |        | ddA_13         | auto   | 1       | 32, 4, 1         |
|   ddA_14_U                             | ram_1p array   |            |      |      |        | ddA_14         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4097  | ram_1p array   |            |      |      |        | ddA_15         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4159 | ram_1p array   |            |      |      |        | ddA_16         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4113  | ram_1p array   |            |      |      |        | ddA_17         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4081 | ram_1p array   |            |      |      |        | ddA_18         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4132  | ram_1p array   |            |      |      |        | ddA_19         | auto   | 1       | 32, 4, 1         |
|   ddA_20_U                             | ram_1p array   |            |      |      |        | ddA_20         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4133  | ram_1p array   |            |      |      |        | ddA_21         | auto   | 1       | 32, 4, 1         |
|   ddA_22_U                             | ram_1p array   |            |      |      |        | ddA_22         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_23         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4066 | ram_1p array   |            |      |      |        | ddA_24         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4114  | ram_1p array   |            |      |      |        | ddA_25         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4082 | ram_1p array   |            |      |      |        | ddA_26         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4160 | ram_1p array   |            |      |      |        | ddA_27         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4064 | ram_1p array   |            |      |      |        | ddA_28         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4135  | ram_1p array   |            |      |      |        | ddA_29         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | ddA_30         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4099  | ram_1p array   |            |      |      |        | ddA_31         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4067 | ram_1p array   |            |      |      |        | ddA_32         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4115  | ram_1p array   |            |      |      |        | ddA_33         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4083 | ram_1p array   |            |      |      |        | ddA_34         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4136  | ram_1p array   |            |      |      |        | ddA_35         | auto   | 1       | 32, 4, 1         |
|   ddA_36_U                             | ram_1p array   |            |      |      |        | ddA_36         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4137  | ram_1p array   |            |      |      |        | ddA_37         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4161 | ram_1p array   |            |      |      |        | ddA_38         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | ddA_39         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4068 | ram_1p array   |            |      |      |        | ddA_40         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4116  | ram_1p array   |            |      |      |        | ddA_41         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4084 | ram_1p array   |            |      |      |        | ddA_42         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4138  | ram_1p array   |            |      |      |        | ddA_43         | auto   | 1       | 32, 4, 1         |
|   ddA_44_U                             | ram_1p array   |            |      |      |        | ddA_44         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4139  | ram_1p array   |            |      |      |        | ddA_45         | auto   | 1       | 32, 4, 1         |
|   ddA_46_U                             | ram_1p array   |            |      |      |        | ddA_46         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | ddA_47         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4069 | ram_1p array   |            |      |      |        | ddA_48         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4117  | ram_1p array   |            |      |      |        | ddA_49         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4085 | ram_1p array   |            |      |      |        | ddA_50         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4140  | ram_1p array   |            |      |      |        | ddA_51         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_52         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4141  | ram_1p array   |            |      |      |        | ddA_53         | auto   | 1       | 32, 4, 1         |
|   ddA_54_U                             | ram_1p array   |            |      |      |        | ddA_54         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_55         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4070 | ram_1p array   |            |      |      |        | ddA_56         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4118  | ram_1p array   |            |      |      |        | ddA_57         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4086 | ram_1p array   |            |      |      |        | ddA_58         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4142  | ram_1p array   |            |      |      |        | ddA_59         | auto   | 1       | 32, 4, 1         |
|   ddA_60_U                             | ram_1p array   |            |      |      |        | ddA_60         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4143  | ram_1p array   |            |      |      |        | ddA_61         | auto   | 1       | 32, 4, 1         |
|   ddA_62_U                             | ram_1p array   |            |      |      |        | ddA_62         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | ddA_63         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4071 | ram_1p array   |            |      |      |        | ddA_64         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4119  | ram_1p array   |            |      |      |        | ddA_65         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4087 | ram_1p array   |            |      |      |        | ddA_66         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4144  | ram_1p array   |            |      |      |        | ddA_67         | auto   | 1       | 32, 4, 1         |
|   ddA_68_U                             | ram_1p array   |            |      |      |        | ddA_68         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4145  | ram_1p array   |            |      |      |        | ddA_69         | auto   | 1       | 32, 4, 1         |
|   ddA_70_U                             | ram_1p array   |            |      |      |        | ddA_70         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_71         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4072 | ram_1p array   |            |      |      |        | ddA_72         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4120  | ram_1p array   |            |      |      |        | ddA_73         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | ddA_74         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4146  | ram_1p array   |            |      |      |        | ddA_75         | auto   | 1       | 32, 4, 1         |
|   ddA_76_U                             | ram_1p array   |            |      |      |        | ddA_76         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4147  | ram_1p array   |            |      |      |        | ddA_77         | auto   | 1       | 32, 4, 1         |
|   ddA_78_U                             | ram_1p array   |            |      |      |        | ddA_78         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | ddA_79         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4073 | ram_1p array   |            |      |      |        | ddA_80         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4121  | ram_1p array   |            |      |      |        | ddA_81         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4089 | ram_1p array   |            |      |      |        | ddA_82         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4148  | ram_1p array   |            |      |      |        | ddA_83         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | ddA_84         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4149  | ram_1p array   |            |      |      |        | ddA_85         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4079 | ram_1p array   |            |      |      |        | ddA_86         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | ddA_87         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4111  | ram_1p array   |            |      |      |        | ddA_88         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4122  | ram_1p array   |            |      |      |        | ddA_89         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4090 | ram_1p array   |            |      |      |        | ddA_90         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4150  | ram_1p array   |            |      |      |        | ddA_91         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | ddA_92         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4151  | ram_1p array   |            |      |      |        | ddA_93         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4070 | ram_1p array   |            |      |      |        | ddA_94         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_95         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_96         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4123  | ram_1p array   |            |      |      |        | ddA_97         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4091 | ram_1p array   |            |      |      |        | ddA_98         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4152  | ram_1p array   |            |      |      |        | ddA_99         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_100        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4153  | ram_1p array   |            |      |      |        | ddA_101        | auto   | 1       | 32, 4, 1         |
|   ddA_102_U                            | ram_1p array   |            |      |      |        | ddA_102        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_103        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4099  | ram_1p array   |            |      |      |        | ddA_104        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4124  | ram_1p array   |            |      |      |        | ddA_105        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4092 | ram_1p array   |            |      |      |        | ddA_106        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4154  | ram_1p array   |            |      |      |        | ddA_107        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | ddA_108        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4155  | ram_1p array   |            |      |      |        | ddA_109        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4113  | ram_1p array   |            |      |      |        | ddA_110        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_111        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | ddA_112        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4125  | ram_1p array   |            |      |      |        | ddA_113        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4093 | ram_1p array   |            |      |      |        | ddA_114        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4156  | ram_1p array   |            |      |      |        | ddA_115        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_116        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4157  | ram_1p array   |            |      |      |        | ddA_117        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_118        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_119        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | ddA_120        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4114  | ram_1p array   |            |      |      |        | ddA_121        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | ddA_122        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_123        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_124        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_125        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | ddA_126        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | ddA_127        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_128        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_129        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_130        | auto   | 1       | 32, 4, 1         |
|   ddA_131_U                            | ram_1p array   |            |      |      |        | ddA_131        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4115  | ram_1p array   |            |      |      |        | ddA_132        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4074 | ram_1p array   |            |      |      |        | ddA_133        | auto   | 1       | 32, 4, 1         |
|   ddA_134_U                            | ram_1p array   |            |      |      |        | ddA_134        | auto   | 1       | 32, 4, 1         |
|   ddA_135_U                            | ram_1p array   |            |      |      |        | ddA_135        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_136        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4075 | ram_1p array   |            |      |      |        | ddA_137        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4074 | ram_1p array   |            |      |      |        | ddA_138        | auto   | 1       | 32, 4, 1         |
|   ddA_139_U                            | ram_1p array   |            |      |      |        | ddA_139        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_140        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4084 | ram_1p array   |            |      |      |        | ddA_141        | auto   | 1       | 32, 4, 1         |
|   ddA_142_U                            | ram_1p array   |            |      |      |        | ddA_142        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4116  | ram_1p array   |            |      |      |        | ddA_143        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_144        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4077 | ram_1p array   |            |      |      |        | ddA_145        | auto   | 1       | 32, 4, 1         |
|   ddA_146_U                            | ram_1p array   |            |      |      |        | ddA_146        | auto   | 1       | 32, 4, 1         |
|   ddA_147_U                            | ram_1p array   |            |      |      |        | ddA_147        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | ddA_148        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4078 | ram_1p array   |            |      |      |        | ddA_149        | auto   | 1       | 32, 4, 1         |
|   ddA_150_U                            | ram_1p array   |            |      |      |        | ddA_150        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_151        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4095  | ram_1p array   |            |      |      |        | ddA_152        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4079 | ram_1p array   |            |      |      |        | ddA_153        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4117  | ram_1p array   |            |      |      |        | ddA_154        | auto   | 1       | 32, 4, 1         |
|   ddA_155_U                            | ram_1p array   |            |      |      |        | ddA_155        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | ddA_156        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4080 | ram_1p array   |            |      |      |        | ddA_157        | auto   | 1       | 32, 4, 1         |
|   ddA_158_U                            | ram_1p array   |            |      |      |        | ddA_158        | auto   | 1       | 32, 4, 1         |
|   ddA_159_U                            | ram_1p array   |            |      |      |        | ddA_159        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4097  | ram_1p array   |            |      |      |        | ddA_160        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4081 | ram_1p array   |            |      |      |        | ddA_161        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_162        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4086 | ram_1p array   |            |      |      |        | ddA_163        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_164        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4118  | ram_1p array   |            |      |      |        | ddA_165        | auto   | 1       | 32, 4, 1         |
|   ddA_166_U                            | ram_1p array   |            |      |      |        | ddA_166        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | ddA_167        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4099  | ram_1p array   |            |      |      |        | ddA_168        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | ddA_169        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4097  | ram_1p array   |            |      |      |        | ddA_170        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_171        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | ddA_172        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_173        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | ddA_174        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_175        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4119  | ram_1p array   |            |      |      |        | ddA_176        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_177        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | ddA_178        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | ddA_179        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_180        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_181        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_182        | auto   | 1       | 32, 4, 1         |
|   ddA_183_U                            | ram_1p array   |            |      |      |        | ddA_183        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | ddA_184        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4088 | ram_1p array   |            |      |      |        | ddA_185        | auto   | 1       | 32, 4, 1         |
|   ddA_186_U                            | ram_1p array   |            |      |      |        | ddA_186        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4120  | ram_1p array   |            |      |      |        | ddA_187        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_188        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4068 | ram_1p array   |            |      |      |        | ddA_189        | auto   | 1       | 32, 4, 1         |
|   ddA_190_U                            | ram_1p array   |            |      |      |        | ddA_190        | auto   | 1       | 32, 4, 1         |
|   ddA_191_U                            | ram_1p array   |            |      |      |        | ddA_191        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | ddA_192        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4069 | ram_1p array   |            |      |      |        | ddA_193        | auto   | 1       | 32, 4, 1         |
|   ddA_194_U                            | ram_1p array   |            |      |      |        | ddA_194        | auto   | 1       | 32, 4, 1         |
|   ddA_195_U                            | ram_1p array   |            |      |      |        | ddA_195        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | ddA_196        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4070 | ram_1p array   |            |      |      |        | ddA_197        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4121  | ram_1p array   |            |      |      |        | ddA_198        | auto   | 1       | 32, 4, 1         |
|   ddA_199_U                            | ram_1p array   |            |      |      |        | ddA_199        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_200        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4071 | ram_1p array   |            |      |      |        | ddA_201        | auto   | 1       | 32, 4, 1         |
|   ddA_202_U                            | ram_1p array   |            |      |      |        | ddA_202        | auto   | 1       | 32, 4, 1         |
|   ddA_203_U                            | ram_1p array   |            |      |      |        | ddA_203        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_204        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4072 | ram_1p array   |            |      |      |        | ddA_205        | auto   | 1       | 32, 4, 1         |
|   ddA_206_U                            | ram_1p array   |            |      |      |        | ddA_206        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4090 | ram_1p array   |            |      |      |        | ddA_207        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_208        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4122  | ram_1p array   |            |      |      |        | ddA_209        | auto   | 1       | 32, 4, 1         |
|   ddA_210_U                            | ram_1p array   |            |      |      |        | ddA_210        | auto   | 1       | 32, 4, 1         |
|   ddA_211_U                            | ram_1p array   |            |      |      |        | ddA_211        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | ddA_212        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4074 | ram_1p array   |            |      |      |        | ddA_213        | auto   | 1       | 32, 4, 1         |
|   ddA_214_U                            | ram_1p array   |            |      |      |        | ddA_214        | auto   | 1       | 32, 4, 1         |
|   ddA_215_U                            | ram_1p array   |            |      |      |        | ddA_215        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4095  | ram_1p array   |            |      |      |        | ddA_216        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4075 | ram_1p array   |            |      |      |        | ddA_217        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4091 | ram_1p array   |            |      |      |        | ddA_218        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | ddA_219        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4123  | ram_1p array   |            |      |      |        | ddA_220        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | ddA_221        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4097  | ram_1p array   |            |      |      |        | ddA_222        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | ddA_223        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4099  | ram_1p array   |            |      |      |        | ddA_224        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | ddA_225        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | ddA_226        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_227        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | ddA_228        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_229        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | ddA_230        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4124  | ram_1p array   |            |      |      |        | ddA_231        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | ddA_232        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | ddA_233        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | ddA_234        | auto   | 1       | 32, 4, 1         |
|   ddA_235_U                            | ram_1p array   |            |      |      |        | ddA_235        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | ddA_236        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4080 | ram_1p array   |            |      |      |        | ddA_237        | auto   | 1       | 32, 4, 1         |
|   ddA_238_U                            | ram_1p array   |            |      |      |        | ddA_238        | auto   | 1       | 32, 4, 1         |
|   ddA_239_U                            | ram_1p array   |            |      |      |        | ddA_239        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | ddA_240        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4081 | ram_1p array   |            |      |      |        | ddA_241        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4125  | ram_1p array   |            |      |      |        | ddA_242        | auto   | 1       | 32, 4, 1         |
|   ddA_243_U                            | ram_1p array   |            |      |      |        | ddA_243        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | ddA_244        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4062 | ram_1p array   |            |      |      |        | ddA_245        | auto   | 1       | 32, 4, 1         |
|   ddA_246_U                            | ram_1p array   |            |      |      |        | ddA_246        | auto   | 1       | 32, 4, 1         |
|   ddA_247_U                            | ram_1p array   |            |      |      |        | ddA_247        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | ddA_248        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4063 | ram_1p array   |            |      |      |        | ddA_249        | auto   | 1       | 32, 4, 1         |
|   ddA_250_U                            | ram_1p array   |            |      |      |        | ddA_250        | auto   | 1       | 32, 4, 1         |
|   ddA_251_U                            | ram_1p array   |            |      |      |        | ddA_251        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | ddA_252        | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4064 | ram_1p array   |            |      |      |        | ddA_253        | auto   | 1       | 32, 4, 1         |
|   ddA_254_U                            | ram_1p array   |            |      |      |        | ddA_254        | auto   | 1       | 32, 4, 1         |
|   ddA_255_U                            | ram_1p array   |            |      |      |        | ddA_255        | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | dB             | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4065 | ram_1p array   |            |      |      |        | dB_1           | auto   | 1       | 32, 4, 1         |
|   dB_2_U                               | ram_1p array   |            |      |      |        | dB_2           | auto   | 1       | 32, 4, 1         |
|   dB_3_U                               | ram_1p array   |            |      |      |        | dB_3           | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | dB_4           | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4066 | ram_1p array   |            |      |      |        | dB_5           | auto   | 1       | 32, 4, 1         |
|   dB_6_U                               | ram_1p array   |            |      |      |        | dB_6           | auto   | 1       | 32, 4, 1         |
|   dB_7_U                               | ram_1p array   |            |      |      |        | dB_7           | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | dB_8           | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4067 | ram_1p array   |            |      |      |        | dB_9           | auto   | 1       | 32, 4, 1         |
|   dB_10_U                              | ram_1p array   |            |      |      |        | dB_10          | auto   | 1       | 32, 4, 1         |
|   dB_11_U                              | ram_1p array   |            |      |      |        | dB_11          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | dB_12          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4068 | ram_1p array   |            |      |      |        | dB_13          | auto   | 1       | 32, 4, 1         |
|   dB_14_U                              | ram_1p array   |            |      |      |        | dB_14          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | dB_15          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | dB_16          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | dB_17          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4097  | ram_1p array   |            |      |      |        | dB_18          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | dB_19          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4099  | ram_1p array   |            |      |      |        | dB_20          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | dB_21          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | dB_22          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | dB_23          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | dB_24          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | dB_25          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | dB_26          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | dB_27          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | dB_28          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | dB_29          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | dB_30          | auto   | 1       | 32, 4, 1         |
|   dB_31_U                              | ram_1p array   |            |      |      |        | dB_31          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4097  | ram_1p array   |            |      |      |        | dB_32          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4073 | ram_1p array   |            |      |      |        | dB_33          | auto   | 1       | 32, 4, 1         |
|   dB_34_U                              | ram_1p array   |            |      |      |        | dB_34          | auto   | 1       | 32, 4, 1         |
|   dB_35_U                              | ram_1p array   |            |      |      |        | dB_35          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4098  | ram_1p array   |            |      |      |        | dB_36          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4074 | ram_1p array   |            |      |      |        | dB_37          | auto   | 1       | 32, 4, 1         |
|   dB_38_U                              | ram_1p array   |            |      |      |        | dB_38          | auto   | 1       | 32, 4, 1         |
|   dB_39_U                              | ram_1p array   |            |      |      |        | dB_39          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4099  | ram_1p array   |            |      |      |        | dB_40          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4075 | ram_1p array   |            |      |      |        | dB_41          | auto   | 1       | 32, 4, 1         |
|   dB_42_U                              | ram_1p array   |            |      |      |        | dB_42          | auto   | 1       | 32, 4, 1         |
|   dB_43_U                              | ram_1p array   |            |      |      |        | dB_43          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4100  | ram_1p array   |            |      |      |        | dB_44          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4076 | ram_1p array   |            |      |      |        | dB_45          | auto   | 1       | 32, 4, 1         |
|   dB_46_U                              | ram_1p array   |            |      |      |        | dB_46          | auto   | 1       | 32, 4, 1         |
|   dB_47_U                              | ram_1p array   |            |      |      |        | dB_47          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4101  | ram_1p array   |            |      |      |        | dB_48          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4077 | ram_1p array   |            |      |      |        | dB_49          | auto   | 1       | 32, 4, 1         |
|   dB_50_U                              | ram_1p array   |            |      |      |        | dB_50          | auto   | 1       | 32, 4, 1         |
|   dB_51_U                              | ram_1p array   |            |      |      |        | dB_51          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4102  | ram_1p array   |            |      |      |        | dB_52          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4078 | ram_1p array   |            |      |      |        | dB_53          | auto   | 1       | 32, 4, 1         |
|   dB_54_U                              | ram_1p array   |            |      |      |        | dB_54          | auto   | 1       | 32, 4, 1         |
|   dB_55_U                              | ram_1p array   |            |      |      |        | dB_55          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4103  | ram_1p array   |            |      |      |        | dB_56          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4079 | ram_1p array   |            |      |      |        | dB_57          | auto   | 1       | 32, 4, 1         |
|   dB_58_U                              | ram_1p array   |            |      |      |        | dB_58          | auto   | 1       | 32, 4, 1         |
|   dB_59_U                              | ram_1p array   |            |      |      |        | dB_59          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4104  | ram_1p array   |            |      |      |        | dB_60          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4080 | ram_1p array   |            |      |      |        | dB_61          | auto   | 1       | 32, 4, 1         |
|   dB_62_U                              | ram_1p array   |            |      |      |        | dB_62          | auto   | 1       | 32, 4, 1         |
|   dB_63_U                              | ram_1p array   |            |      |      |        | dB_63          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4105  | ram_1p array   |            |      |      |        | dB_64          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4081 | ram_1p array   |            |      |      |        | dB_65          | auto   | 1       | 32, 4, 1         |
|   dB_66_U                              | ram_1p array   |            |      |      |        | dB_66          | auto   | 1       | 32, 4, 1         |
|   dB_67_U                              | ram_1p array   |            |      |      |        | dB_67          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4106  | ram_1p array   |            |      |      |        | dB_68          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4062 | ram_1p array   |            |      |      |        | dB_69          | auto   | 1       | 32, 4, 1         |
|   dB_70_U                              | ram_1p array   |            |      |      |        | dB_70          | auto   | 1       | 32, 4, 1         |
|   dB_71_U                              | ram_1p array   |            |      |      |        | dB_71          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4107  | ram_1p array   |            |      |      |        | dB_72          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4063 | ram_1p array   |            |      |      |        | dB_73          | auto   | 1       | 32, 4, 1         |
|   dB_74_U                              | ram_1p array   |            |      |      |        | dB_74          | auto   | 1       | 32, 4, 1         |
|   dB_75_U                              | ram_1p array   |            |      |      |        | dB_75          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4108  | ram_1p array   |            |      |      |        | dB_76          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4064 | ram_1p array   |            |      |      |        | dB_77          | auto   | 1       | 32, 4, 1         |
|   dB_78_U                              | ram_1p array   |            |      |      |        | dB_78          | auto   | 1       | 32, 4, 1         |
|   dB_79_U                              | ram_1p array   |            |      |      |        | dB_79          | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4109  | ram_1p array   |            |      |      |        | dB_80          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4065 | ram_1p array   |            |      |      |        | dB_81          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4158 | ram_1p array   |            |      |      |        | dB_82          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4066 | ram_1p array   |            |      |      |        | dB_83          | auto   | 1       | 32, 4, 1         |
|   dB_84_U                              | ram_1p array   |            |      |      |        | dB_84          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4159 | ram_1p array   |            |      |      |        | dB_85          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4067 | ram_1p array   |            |      |      |        | dB_86          | auto   | 1       | 32, 4, 1         |
|   dB_87_U                              | ram_1p array   |            |      |      |        | dB_87          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4160 | ram_1p array   |            |      |      |        | dB_88          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4068 | ram_1p array   |            |      |      |        | dB_89          | auto   | 1       | 32, 4, 1         |
|   dB_90_U                              | ram_1p array   |            |      |      |        | dB_90          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4161 | ram_1p array   |            |      |      |        | dB_91          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4069 | ram_1p array   |            |      |      |        | dB_92          | auto   | 1       | 32, 4, 1         |
|   dB_93_U                              | ram_1p array   |            |      |      |        | dB_93          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4158 | ram_1p array   |            |      |      |        | dB_94          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4070 | ram_1p array   |            |      |      |        | dB_95          | auto   | 1       | 32, 4, 1         |
|   dB_96_U                              | ram_1p array   |            |      |      |        | dB_96          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4159 | ram_1p array   |            |      |      |        | dB_97          | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4071 | ram_1p array   |            |      |      |        | dB_98          | auto   | 1       | 32, 4, 1         |
|   dB_99_U                              | ram_1p array   |            |      |      |        | dB_99          | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4160 | ram_1p array   |            |      |      |        | dB_100         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4072 | ram_1p array   |            |      |      |        | dB_101         | auto   | 1       | 32, 4, 1         |
|   dB_102_U                             | ram_1p array   |            |      |      |        | dB_102         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4161 | ram_1p array   |            |      |      |        | dB_103         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4073 | ram_1p array   |            |      |      |        | dB_104         | auto   | 1       | 32, 4, 1         |
|   dB_105_U                             | ram_1p array   |            |      |      |        | dB_105         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4158 | ram_1p array   |            |      |      |        | dB_106         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4074 | ram_1p array   |            |      |      |        | dB_107         | auto   | 1       | 32, 4, 1         |
|   dB_108_U                             | ram_1p array   |            |      |      |        | dB_108         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4159 | ram_1p array   |            |      |      |        | dB_109         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4075 | ram_1p array   |            |      |      |        | dB_110         | auto   | 1       | 32, 4, 1         |
|   dB_111_U                             | ram_1p array   |            |      |      |        | dB_111         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4160 | ram_1p array   |            |      |      |        | dB_112         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4076 | ram_1p array   |            |      |      |        | dB_113         | auto   | 1       | 32, 4, 1         |
|   dB_114_U                             | ram_1p array   |            |      |      |        | dB_114         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4161 | ram_1p array   |            |      |      |        | dB_115         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4077 | ram_1p array   |            |      |      |        | dB_116         | auto   | 1       | 32, 4, 1         |
|   dB_117_U                             | ram_1p array   |            |      |      |        | dB_117         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4158 | ram_1p array   |            |      |      |        | dB_118         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4078 | ram_1p array   |            |      |      |        | dB_119         | auto   | 1       | 32, 4, 1         |
|   dB_120_U                             | ram_1p array   |            |      |      |        | dB_120         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4159 | ram_1p array   |            |      |      |        | dB_121         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4079 | ram_1p array   |            |      |      |        | dB_122         | auto   | 1       | 32, 4, 1         |
|   dB_123_U                             | ram_1p array   |            |      |      |        | dB_123         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4160 | ram_1p array   |            |      |      |        | dB_124         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4080 | ram_1p array   |            |      |      |        | dB_125         | auto   | 1       | 32, 4, 1         |
|   dB_126_U                             | ram_1p array   |            |      |      |        | dB_126         | auto   | 1       | 32, 4, 1         |
|   fexp_32ns_32ns_32_8_full_dsp_1_U4161 | ram_1p array   |            |      |      |        | dB_127         | auto   | 1       | 32, 4, 1         |
|   fadd_32ns_32ns_32_4_full_dsp_1_U4081 | ram_1p array   |            |      |      |        | dB_128         | auto   | 1       | 32, 4, 1         |
|   dB_129_U                             | ram_1p array   |            |      |      |        | dB_129         | auto   | 1       | 32, 4, 1         |
|   dB_130_U                             | ram_1p array   |            |      |      |        | dB_130         | auto   | 1       | 32, 4, 1         |
|   dB_131_U                             | ram_1p array   |            |      |      |        | dB_131         | auto   | 1       | 32, 4, 1         |
|   dB_132_U                             | ram_1p array   |            |      |      |        | dB_132         | auto   | 1       | 32, 4, 1         |
|   dB_133_U                             | ram_1p array   |            |      |      |        | dB_133         | auto   | 1       | 32, 4, 1         |
|   dB_134_U                             | ram_1p array   |            |      |      |        | dB_134         | auto   | 1       | 32, 4, 1         |
|   dB_135_U                             | ram_1p array   |            |      |      |        | dB_135         | auto   | 1       | 32, 4, 1         |
|   dB_136_U                             | ram_1p array   |            |      |      |        | dB_136         | auto   | 1       | 32, 4, 1         |
|   dB_137_U                             | ram_1p array   |            |      |      |        | dB_137         | auto   | 1       | 32, 4, 1         |
|   dB_138_U                             | ram_1p array   |            |      |      |        | dB_138         | auto   | 1       | 32, 4, 1         |
|   dB_139_U                             | ram_1p array   |            |      |      |        | dB_139         | auto   | 1       | 32, 4, 1         |
|   dB_140_U                             | ram_1p array   |            |      |      |        | dB_140         | auto   | 1       | 32, 4, 1         |
|   dB_141_U                             | ram_1p array   |            |      |      |        | dB_141         | auto   | 1       | 32, 4, 1         |
|   dB_142_U                             | ram_1p array   |            |      |      |        | dB_142         | auto   | 1       | 32, 4, 1         |
|   dB_143_U                             | ram_1p array   |            |      |      |        | dB_143         | auto   | 1       | 32, 4, 1         |
|   dB_144_U                             | ram_1p array   |            |      |      |        | dB_144         | auto   | 1       | 32, 4, 1         |
|   dB_145_U                             | ram_1p array   |            |      |      |        | dB_145         | auto   | 1       | 32, 4, 1         |
|   dB_146_U                             | ram_1p array   |            |      |      |        | dB_146         | auto   | 1       | 32, 4, 1         |
|   dB_147_U                             | ram_1p array   |            |      |      |        | dB_147         | auto   | 1       | 32, 4, 1         |
|   dB_148_U                             | ram_1p array   |            |      |      |        | dB_148         | auto   | 1       | 32, 4, 1         |
|   dB_149_U                             | ram_1p array   |            |      |      |        | dB_149         | auto   | 1       | 32, 4, 1         |
|   dB_150_U                             | ram_1p array   |            |      |      |        | dB_150         | auto   | 1       | 32, 4, 1         |
|   dB_151_U                             | ram_1p array   |            |      |      |        | dB_151         | auto   | 1       | 32, 4, 1         |
|   dB_152_U                             | ram_1p array   |            |      |      |        | dB_152         | auto   | 1       | 32, 4, 1         |
|   dB_153_U                             | ram_1p array   |            |      |      |        | dB_153         | auto   | 1       | 32, 4, 1         |
|   dB_154_U                             | ram_1p array   |            |      |      |        | dB_154         | auto   | 1       | 32, 4, 1         |
|   dB_155_U                             | ram_1p array   |            |      |      |        | dB_155         | auto   | 1       | 32, 4, 1         |
|   dB_156_U                             | ram_1p array   |            |      |      |        | dB_156         | auto   | 1       | 32, 4, 1         |
|   dB_157_U                             | ram_1p array   |            |      |      |        | dB_157         | auto   | 1       | 32, 4, 1         |
|   dB_158_U                             | ram_1p array   |            |      |      |        | dB_158         | auto   | 1       | 32, 4, 1         |
|   dB_159_U                             | ram_1p array   |            |      |      |        | dB_159         | auto   | 1       | 32, 4, 1         |
|   dB_160_U                             | ram_1p array   |            |      |      |        | dB_160         | auto   | 1       | 32, 4, 1         |
|   dB_161_U                             | ram_1p array   |            |      |      |        | dB_161         | auto   | 1       | 32, 4, 1         |
|   dB_162_U                             | ram_1p array   |            |      |      |        | dB_162         | auto   | 1       | 32, 4, 1         |
|   dB_163_U                             | ram_1p array   |            |      |      |        | dB_163         | auto   | 1       | 32, 4, 1         |
|   dB_164_U                             | ram_1p array   |            |      |      |        | dB_164         | auto   | 1       | 32, 4, 1         |
|   dB_165_U                             | ram_1p array   |            |      |      |        | dB_165         | auto   | 1       | 32, 4, 1         |
|   dB_166_U                             | ram_1p array   |            |      |      |        | dB_166         | auto   | 1       | 32, 4, 1         |
|   dB_167_U                             | ram_1p array   |            |      |      |        | dB_167         | auto   | 1       | 32, 4, 1         |
|   dB_168_U                             | ram_1p array   |            |      |      |        | dB_168         | auto   | 1       | 32, 4, 1         |
|   dB_169_U                             | ram_1p array   |            |      |      |        | dB_169         | auto   | 1       | 32, 4, 1         |
|   dB_170_U                             | ram_1p array   |            |      |      |        | dB_170         | auto   | 1       | 32, 4, 1         |
|   dB_171_U                             | ram_1p array   |            |      |      |        | dB_171         | auto   | 1       | 32, 4, 1         |
|   dB_172_U                             | ram_1p array   |            |      |      |        | dB_172         | auto   | 1       | 32, 4, 1         |
|   dB_173_U                             | ram_1p array   |            |      |      |        | dB_173         | auto   | 1       | 32, 4, 1         |
|   dB_174_U                             | ram_1p array   |            |      |      |        | dB_174         | auto   | 1       | 32, 4, 1         |
|   dB_175_U                             | ram_1p array   |            |      |      |        | dB_175         | auto   | 1       | 32, 4, 1         |
|   dB_176_U                             | ram_1p array   |            |      |      |        | dB_176         | auto   | 1       | 32, 4, 1         |
|   dB_177_U                             | ram_1p array   |            |      |      |        | dB_177         | auto   | 1       | 32, 4, 1         |
|   dB_178_U                             | ram_1p array   |            |      |      |        | dB_178         | auto   | 1       | 32, 4, 1         |
|   dB_179_U                             | ram_1p array   |            |      |      |        | dB_179         | auto   | 1       | 32, 4, 1         |
|   dB_180_U                             | ram_1p array   |            |      |      |        | dB_180         | auto   | 1       | 32, 4, 1         |
|   dB_181_U                             | ram_1p array   |            |      |      |        | dB_181         | auto   | 1       | 32, 4, 1         |
|   dB_182_U                             | ram_1p array   |            |      |      |        | dB_182         | auto   | 1       | 32, 4, 1         |
|   dB_183_U                             | ram_1p array   |            |      |      |        | dB_183         | auto   | 1       | 32, 4, 1         |
|   dB_184_U                             | ram_1p array   |            |      |      |        | dB_184         | auto   | 1       | 32, 4, 1         |
|   dB_185_U                             | ram_1p array   |            |      |      |        | dB_185         | auto   | 1       | 32, 4, 1         |
|   dB_186_U                             | ram_1p array   |            |      |      |        | dB_186         | auto   | 1       | 32, 4, 1         |
|   dB_187_U                             | ram_1p array   |            |      |      |        | dB_187         | auto   | 1       | 32, 4, 1         |
|   dB_188_U                             | ram_1p array   |            |      |      |        | dB_188         | auto   | 1       | 32, 4, 1         |
|   dB_189_U                             | ram_1p array   |            |      |      |        | dB_189         | auto   | 1       | 32, 4, 1         |
|   dB_190_U                             | ram_1p array   |            |      |      |        | dB_190         | auto   | 1       | 32, 4, 1         |
|   dB_191_U                             | ram_1p array   |            |      |      |        | dB_191         | auto   | 1       | 32, 4, 1         |
|   dB_192_U                             | ram_1p array   |            |      |      |        | dB_192         | auto   | 1       | 32, 4, 1         |
|   dB_193_U                             | ram_1p array   |            |      |      |        | dB_193         | auto   | 1       | 32, 4, 1         |
|   dB_194_U                             | ram_1p array   |            |      |      |        | dB_194         | auto   | 1       | 32, 4, 1         |
|   dB_195_U                             | ram_1p array   |            |      |      |        | dB_195         | auto   | 1       | 32, 4, 1         |
|   dB_196_U                             | ram_1p array   |            |      |      |        | dB_196         | auto   | 1       | 32, 4, 1         |
|   dB_197_U                             | ram_1p array   |            |      |      |        | dB_197         | auto   | 1       | 32, 4, 1         |
|   dB_198_U                             | ram_1p array   |            |      |      |        | dB_198         | auto   | 1       | 32, 4, 1         |
|   dB_199_U                             | ram_1p array   |            |      |      |        | dB_199         | auto   | 1       | 32, 4, 1         |
|   dB_200_U                             | ram_1p array   |            |      |      |        | dB_200         | auto   | 1       | 32, 4, 1         |
|   dB_201_U                             | ram_1p array   |            |      |      |        | dB_201         | auto   | 1       | 32, 4, 1         |
|   dB_202_U                             | ram_1p array   |            |      |      |        | dB_202         | auto   | 1       | 32, 4, 1         |
|   dB_203_U                             | ram_1p array   |            |      |      |        | dB_203         | auto   | 1       | 32, 4, 1         |
|   dB_204_U                             | ram_1p array   |            |      |      |        | dB_204         | auto   | 1       | 32, 4, 1         |
|   dB_205_U                             | ram_1p array   |            |      |      |        | dB_205         | auto   | 1       | 32, 4, 1         |
|   dB_206_U                             | ram_1p array   |            |      |      |        | dB_206         | auto   | 1       | 32, 4, 1         |
|   dB_207_U                             | ram_1p array   |            |      |      |        | dB_207         | auto   | 1       | 32, 4, 1         |
|   dB_208_U                             | ram_1p array   |            |      |      |        | dB_208         | auto   | 1       | 32, 4, 1         |
|   dB_209_U                             | ram_1p array   |            |      |      |        | dB_209         | auto   | 1       | 32, 4, 1         |
|   dB_210_U                             | ram_1p array   |            |      |      |        | dB_210         | auto   | 1       | 32, 4, 1         |
|   dB_211_U                             | ram_1p array   |            |      |      |        | dB_211         | auto   | 1       | 32, 4, 1         |
|   dB_212_U                             | ram_1p array   |            |      |      |        | dB_212         | auto   | 1       | 32, 4, 1         |
|   dB_213_U                             | ram_1p array   |            |      |      |        | dB_213         | auto   | 1       | 32, 4, 1         |
|   dB_214_U                             | ram_1p array   |            |      |      |        | dB_214         | auto   | 1       | 32, 4, 1         |
|   dB_215_U                             | ram_1p array   |            |      |      |        | dB_215         | auto   | 1       | 32, 4, 1         |
|   dB_216_U                             | ram_1p array   |            |      |      |        | dB_216         | auto   | 1       | 32, 4, 1         |
|   dB_217_U                             | ram_1p array   |            |      |      |        | dB_217         | auto   | 1       | 32, 4, 1         |
|   dB_218_U                             | ram_1p array   |            |      |      |        | dB_218         | auto   | 1       | 32, 4, 1         |
|   dB_219_U                             | ram_1p array   |            |      |      |        | dB_219         | auto   | 1       | 32, 4, 1         |
|   dB_220_U                             | ram_1p array   |            |      |      |        | dB_220         | auto   | 1       | 32, 4, 1         |
|   dB_221_U                             | ram_1p array   |            |      |      |        | dB_221         | auto   | 1       | 32, 4, 1         |
|   dB_222_U                             | ram_1p array   |            |      |      |        | dB_222         | auto   | 1       | 32, 4, 1         |
|   dB_223_U                             | ram_1p array   |            |      |      |        | dB_223         | auto   | 1       | 32, 4, 1         |
|   dB_224_U                             | ram_1p array   |            |      |      |        | dB_224         | auto   | 1       | 32, 4, 1         |
|   dB_225_U                             | ram_1p array   |            |      |      |        | dB_225         | auto   | 1       | 32, 4, 1         |
|   dB_226_U                             | ram_1p array   |            |      |      |        | dB_226         | auto   | 1       | 32, 4, 1         |
|   dB_227_U                             | ram_1p array   |            |      |      |        | dB_227         | auto   | 1       | 32, 4, 1         |
|   dB_228_U                             | ram_1p array   |            |      |      |        | dB_228         | auto   | 1       | 32, 4, 1         |
|   dB_229_U                             | ram_1p array   |            |      |      |        | dB_229         | auto   | 1       | 32, 4, 1         |
|   dB_230_U                             | ram_1p array   |            |      |      |        | dB_230         | auto   | 1       | 32, 4, 1         |
|   dB_231_U                             | ram_1p array   |            |      |      |        | dB_231         | auto   | 1       | 32, 4, 1         |
|   dB_232_U                             | ram_1p array   |            |      |      |        | dB_232         | auto   | 1       | 32, 4, 1         |
|   dB_233_U                             | ram_1p array   |            |      |      |        | dB_233         | auto   | 1       | 32, 4, 1         |
|   dB_234_U                             | ram_1p array   |            |      |      |        | dB_234         | auto   | 1       | 32, 4, 1         |
|   dB_235_U                             | ram_1p array   |            |      |      |        | dB_235         | auto   | 1       | 32, 4, 1         |
|   dB_236_U                             | ram_1p array   |            |      |      |        | dB_236         | auto   | 1       | 32, 4, 1         |
|   dB_237_U                             | ram_1p array   |            |      |      |        | dB_237         | auto   | 1       | 32, 4, 1         |
|   dB_238_U                             | ram_1p array   |            |      |      |        | dB_238         | auto   | 1       | 32, 4, 1         |
|   dB_239_U                             | ram_1p array   |            |      |      |        | dB_239         | auto   | 1       | 32, 4, 1         |
|   dB_240_U                             | ram_1p array   |            |      |      |        | dB_240         | auto   | 1       | 32, 4, 1         |
|   dB_241_U                             | ram_1p array   |            |      |      |        | dB_241         | auto   | 1       | 32, 4, 1         |
|   dB_242_U                             | ram_1p array   |            |      |      |        | dB_242         | auto   | 1       | 32, 4, 1         |
|   dB_243_U                             | ram_1p array   |            |      |      |        | dB_243         | auto   | 1       | 32, 4, 1         |
|   dB_244_U                             | ram_1p array   |            |      |      |        | dB_244         | auto   | 1       | 32, 4, 1         |
|   dB_245_U                             | ram_1p array   |            |      |      |        | dB_245         | auto   | 1       | 32, 4, 1         |
|   dB_246_U                             | ram_1p array   |            |      |      |        | dB_246         | auto   | 1       | 32, 4, 1         |
|   dB_247_U                             | ram_1p array   |            |      |      |        | dB_247         | auto   | 1       | 32, 4, 1         |
|   dB_248_U                             | ram_1p array   |            |      |      |        | dB_248         | auto   | 1       | 32, 4, 1         |
|   dB_249_U                             | ram_1p array   |            |      |      |        | dB_249         | auto   | 1       | 32, 4, 1         |
|   dB_250_U                             | ram_1p array   |            |      |      |        | dB_250         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4094  | ram_1p array   |            |      |      |        | dB_251         | auto   | 1       | 32, 4, 1         |
|   dB_252_U                             | ram_1p array   |            |      |      |        | dB_252         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4095  | ram_1p array   |            |      |      |        | dB_253         | auto   | 1       | 32, 4, 1         |
|   dB_254_U                             | ram_1p array   |            |      |      |        | dB_254         | auto   | 1       | 32, 4, 1         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U4096  | ram_1p array   |            |      |      |        | dB_255         | auto   | 1       | 32, 4, 1         |
|  + UpdateH_consumer                    |                |            | 29   | 0    |        |                |        |         |                  |
|    dX_val_U                            | ram_2p channel | pipo       | 29   |      |        | dX_val         | auto   | 1       | 512, 4, 1        |
|    p_loc_channel_U                     | fifo channel   | task level |      |      |        | p_loc_channel  | srl    | 0       | 512, 2, 1        |
|    p_loc4_channel_U                    | fifo channel   | task level |      |      |        | p_loc4_channel | srl    | 0       | 512, 2, 1        |
|    p_loc5_channel_U                    | fifo channel   | task level |      |      |        | p_loc5_channel | srl    | 0       | 512, 2, 1        |
|    p_loc6_channel_U                    | fifo channel   | task level |      |      |        | p_loc6_channel | srl    | 0       | 512, 2, 1        |
+----------------------------------------+----------------+------------+------+------+--------+----------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                         | Messages                                                                                                                                                                           |
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | ssmu.cpp:134 in updateh_producer | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| DATAFLOW |         | ssmu.cpp:156 in updateh_consumer | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+-----------------+---------------------------------------+----------------------------------------+----------------------+
| Type            | Options                               | Location                               | Inferred From        |
+-----------------+---------------------------------------+----------------------------------------+----------------------+
| ARRAY_PARTITION | dim=1 type=complete variable=X_gate_0 | variable X_gate_0 in ssmu ssmu.cpp:238 | pipeline ssmu.cpp:42 |
+-----------------+---------------------------------------+----------------------------------------+----------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------------------------------------+--------------------------------------+
| Type            | Options                                                                                 | Location                             |
+-----------------+-----------------------------------------------------------------------------------------+--------------------------------------+
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:4 in projection             |
| UNROLL          |                                                                                         | ssmu.cpp:7 in projection             |
| UNROLL          |                                                                                         | ssmu.cpp:9 in projection             |
| UNROLL          |                                                                                         | ssmu.cpp:14 in projection            |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:22 in projection_delta      |
| UNROLL          |                                                                                         | ssmu.cpp:26 in projection_delta      |
| UNROLL          |                                                                                         | ssmu.cpp:28 in projection_delta      |
| UNROLL          |                                                                                         | ssmu.cpp:33 in projection_delta      |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:42 in silu                  |
| UNROLL          |                                                                                         | ssmu.cpp:45 in silu                  |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:58 in exp1                  |
| UNROLL          |                                                                                         | ssmu.cpp:61 in exp1                  |
| INLINE          | OFF                                                                                     | ssmu.cpp:70 in conv1d_vec            |
| ARRAY_PARTITION | variable=shift_reg complete                                                             | ssmu.cpp:73 in conv1d_vec, shift_reg |
| UNROLL          |                                                                                         | ssmu.cpp:76 in conv1d_vec            |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:81 in conv1d_vec            |
| UNROLL          |                                                                                         | ssmu.cpp:87 in conv1d_vec            |
| UNROLL          |                                                                                         | ssmu.cpp:92 in conv1d_vec            |
| UNROLL          |                                                                                         | ssmu.cpp:97 in conv1d_vec            |
| UNROLL          |                                                                                         | ssmu.cpp:101 in conv1d_vec           |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:113 in emu_2d               |
| UNROLL          |                                                                                         | ssmu.cpp:115 in emu_2d               |
| INLINE          | OFF                                                                                     | ssmu.cpp:135 in updateh_producer     |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:137 in updateh_producer     |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:142 in updateh_producer     |
| INLINE          | OFF                                                                                     | ssmu.cpp:157 in updateh_consumer     |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:160 in updateh_consumer     |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:166 in updateh_consumer     |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:170 in updateh_consumer     |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:175 in updateh_consumer     |
| AGGREGATE       | variable = X                                                                            | ssmu.cpp:199 in ssmu                 |
| INTERFACE       | m_axi port=X offset=slave bundle=data_in depth=(64 / VEC_FACTOR)                        | ssmu.cpp:200 in ssmu, X              |
| INTERFACE       | m_axi port=out offset=slave bundle=data_out depth=(64 / VEC_FACTOR)                     | ssmu.cpp:201 in ssmu, out            |
| INTERFACE       | m_axi port=H0 offset=slave bundle=data_H depth=16*(64 / VEC_FACTOR)                     | ssmu.cpp:202 in ssmu, H0             |
| INTERFACE       | m_axi port=H1 offset=slave bundle=data_H depth=16*(64 / VEC_FACTOR)                     | ssmu.cpp:203 in ssmu, H1             |
| INTERFACE       | m_axi port=A offset=slave bundle=data_W depth=16*(64 / VEC_FACTOR)                      | ssmu.cpp:204 in ssmu, A              |
| INTERFACE       | m_axi port=W_B offset=slave bundle=data_W depth=16*(64 / VEC_FACTOR)                    | ssmu.cpp:205 in ssmu, W_B            |
| INTERFACE       | m_axi port=W_C offset=slave bundle=data_W depth=16*(64 / VEC_FACTOR)                    | ssmu.cpp:206 in ssmu, W_C            |
| INTERFACE       | m_axi port=W_delta offset=slave bundle=data_W depth=(64 / VEC_FACTOR)*(64 / VEC_FACTOR) | ssmu.cpp:207 in ssmu, W_delta        |
| INTERFACE       | m_axi port=kernel offset=slave bundle=data_W depth=4                                    | ssmu.cpp:208 in ssmu, kernel         |
| INTERFACE       | s_axilite register port=return bundle=ctrl                                              | ssmu.cpp:209 in ssmu, return         |
| STREAM          | variable=stream_ddA depth=32                                                            | ssmu.cpp:218 in ssmu, stream_ddA     |
| STREAM          | variable=stream_dX depth=32                                                             | ssmu.cpp:219 in ssmu, stream_dX      |
| STREAM          | variable=stream_dB depth=32                                                             | ssmu.cpp:220 in ssmu, stream_dB      |
| STREAM          | variable=stream_C depth=32                                                              | ssmu.cpp:221 in ssmu, stream_C       |
| STREAM          | variable=stream_H0_in depth=32                                                          | ssmu.cpp:222 in ssmu, stream_H0_in   |
| STREAM          | variable=stream_H1_out depth=32                                                         | ssmu.cpp:223 in ssmu, stream_H1_out  |
| ARRAY_PARTITION | variable=kernel_buffer type=complete dim=1                                              | ssmu.cpp:227 in ssmu, kernel_buffer  |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:230 in ssmu                 |
| ARRAY_PARTITION | variable=delta complete                                                                 | ssmu.cpp:239 in ssmu, delta          |
| ARRAY_PARTITION | variable=dA cyclic factor=4 dim=1                                                       | ssmu.cpp:240 in ssmu, dA             |
| ARRAY_PARTITION | variable=B complete                                                                     | ssmu.cpp:241 in ssmu, B              |
| ARRAY_PARTITION | variable=C complete                                                                     | ssmu.cpp:242 in ssmu, C              |
| ARRAY_PARTITION | variable=dX complete                                                                    | ssmu.cpp:243 in ssmu, dX             |
| ARRAY_PARTITION | variable=ddA cyclic factor=4 dim=1                                                      | ssmu.cpp:244 in ssmu, ddA            |
| ARRAY_PARTITION | variable=X_ssm complete                                                                 | ssmu.cpp:245 in ssmu, X_ssm          |
| ARRAY_PARTITION | variable=dB cyclic factor=4 dim=1                                                       | ssmu.cpp:246 in ssmu, dB             |
| ARRAY_PARTITION | variable=X_gate complete                                                                | ssmu.cpp:247 in ssmu, X_gate         |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:262 in ssmu                 |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:268 in ssmu                 |
| UNROLL          |                                                                                         | ssmu.cpp:270 in ssmu                 |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:282 in ssmu                 |
| PIPELINE        | ii=1                                                                                    | ssmu.cpp:288 in ssmu                 |
| UNROLL          |                                                                                         | ssmu.cpp:290 in ssmu                 |
+-----------------+-----------------------------------------------------------------------------------------+--------------------------------------+


