# Verilog Parser - Modular Architecture

## ğŸ“š Tá»•ng Quan

Parser Verilog Ä‘Ã£ Ä‘Æ°á»£c refactor tá»« 1 file lá»›n (1228 dÃ²ng) thÃ nh cáº¥u trÃºc modular, dá»… Ä‘á»c vÃ  maintain.

## ğŸ—ï¸ Cáº¥u TrÃºc Module

```
verilog/
â”œâ”€â”€ __init__.py              # Export parse_verilog
â”œâ”€â”€ README.md                # Documentation nÃ y
â”œâ”€â”€ constants.py             # Regex patterns, háº±ng sá»‘ (200 dÃ²ng)
â”œâ”€â”€ tokenizer.py             # Tokenization logic (150 dÃ²ng)
â”œâ”€â”€ node_builder.py          # Builder pattern cho nodes (250 dÃ²ng)
â”œâ”€â”€ parser.py                # Main parser logic (400 dÃ²ng)
â””â”€â”€ operations/              # Operation parsers
    â”œâ”€â”€ __init__.py         # Export operations
    â”œâ”€â”€ arithmetic.py       # +, -, *, /, % (120 dÃ²ng)
    â”œâ”€â”€ bitwise.py          # &, |, ^, ~, NAND, NOR, XNOR (150 dÃ²ng)
    â”œâ”€â”€ logical.py          # &&, ||, ! (120 dÃ²ng)
    â”œâ”€â”€ comparison.py       # ==, !=, <, >, <=, >= (100 dÃ²ng)
    â”œâ”€â”€ shift.py            # <<, >>, <<<, >>> (120 dÃ²ng)
    â””â”€â”€ special.py          # ternary, concat, slice (180 dÃ²ng)
```

## ğŸ“– Chi Tiáº¿t Modules

### 1. `constants.py` - Háº±ng Sá»‘ vÃ  Patterns

**Chá»©c nÄƒng:**
- Äá»‹nh nghÄ©a táº¥t cáº£ regex patterns (compiled Ä‘á»ƒ tÄƒng performance)
- Operator precedence
- Node type mapping
- Configuration constants

**Lá»£i Ã­ch:**
- Táº¥t cáº£ regex á»Ÿ 1 chá»—, dá»… maintain
- Compiled regex -> faster parsing
- Dá»… thÃªm operators má»›i

**Example:**
```python
from .constants import OPERATOR_TO_NODE_TYPE, ARITHMETIC_OPS

op_type = OPERATOR_TO_NODE_TYPE['+']  # 'ADD'
is_arithmetic = '+' in ARITHMETIC_OPS  # True
```

### 2. `tokenizer.py` - Tokenization

**Chá»©c nÄƒng:**
- Loáº¡i bá» comments (// vÃ  /* */)
- Extract module name vÃ  ports
- Clean vÃ  prepare code cho parsing

**Classes:**
- `VerilogTokenizer`: Main tokenizer class

**Example:**
```python
from .tokenizer import VerilogTokenizer

tokenizer = VerilogTokenizer(source_code, file_path)
tokens = tokenizer.tokenize()
# Returns: {'module_name', 'port_list', 'module_body', ...}
```

### 3. `node_builder.py` - Node Creation

**Chá»©c nÄƒng:**
- Builder pattern Ä‘á»ƒ táº¡o nodes
- Tá»± Ä‘á»™ng generate unique IDs
- Centralize node creation logic
- Track output mappings

**Classes:**
- `NodeBuilder`: Táº¡o operation nodes, buffer nodes
- `WireGenerator`: Generate wire connections

**Example:**
```python
from .node_builder import NodeBuilder

builder = NodeBuilder()
builder.create_operation_with_buffer(
    node_type='ADD',
    operands=['a', 'b'],
    output_signal='sum'
)
nodes = builder.get_nodes()
```

### 4. `operations/*` - Operation Parsers

Má»—i file chá»©a parsers cho má»™t nhÃ³m operations cá»¥ thá»ƒ:

#### `arithmetic.py` - PhÃ©p ToÃ¡n Sá»‘ Há»c
- `parse_addition()`: a + b
- `parse_subtraction()`: a - b
- `parse_multiplication()`: a * b
- `parse_division()`: a / b
- `parse_modulo()`: a % b

#### `bitwise.py` - PhÃ©p ToÃ¡n Bitwise
- `parse_and_operation()`: a & b
- `parse_or_operation()`: a | b
- `parse_xor_operation()`: a ^ b (há»— trá»£ chain)
- `parse_not_operation()`: ~a
- `parse_nand_operation()`: a ~& b
- `parse_nor_operation()`: a ~| b
- `parse_xnor_operation()`: a ~^ b hoáº·c a ^~ b

#### `logical.py` - PhÃ©p ToÃ¡n Logic
- `parse_logical_and()`: a && b
- `parse_logical_or()`: a || b
- `parse_logical_not()`: !a

#### `comparison.py` - PhÃ©p So SÃ¡nh
- `parse_equality()`: a == b
- `parse_not_equal()`: a != b
- `parse_less_than()`: a < b
- `parse_less_or_equal()`: a <= b
- `parse_greater_than()`: a > b
- `parse_greater_or_equal()`: a >= b

#### `shift.py` - PhÃ©p Dá»‹ch Bit
- `parse_shift_left()`: a << n
- `parse_shift_right()`: a >> n
- `parse_arithmetic_shift_left()`: a <<< n
- `parse_arithmetic_shift_right()`: a >>> n

#### `special.py` - Operations Äáº·c Biá»‡t
- `parse_ternary_operation()`: cond ? a : b
- `parse_concatenation()`: {a, b, c}
- `parse_slice()`: signal[msb:lsb]
- `parse_replication()`: {4{a}}

### 5. `parser.py` - Main Parser

**Chá»©c nÄƒng:**
- Entry point chÃ­nh: `parse_verilog(path)`
- Tá»•ng há»£p táº¥t cáº£ modules
- Implement parsing flow
- Generate statistics

**Flow:**
```
1. Read file
2. Tokenize â†’ extract module info
3. Parse ports & wires
4. Parse assign statements â†’ dispatch to operation parsers
5. Parse gate/module instantiations
6. Generate wire connections
7. Compute statistics
8. Return netlist
```

## ğŸ¯ Lá»£i Ãch cá»§a Refactoring

### 1. **Dá»… Äá»c (Readability)**
- Má»—i file < 300 dÃ²ng
- Chá»©c nÄƒng rÃµ rÃ ng, tÃ¡ch biá»‡t
- Comment tiáº¿ng Viá»‡t Ä‘áº§y Ä‘á»§

### 2. **Dá»… Maintain (Maintainability)**
- TÃ¬m bug dá»… dÃ ng (biáº¿t file nÃ o chá»©a logic nÃ o)
- ThÃªm operators má»›i: chá»‰ sá»­a 1 file
- Test tá»«ng module Ä‘á»™c láº­p

### 3. **Performance**
- Compiled regex patterns (faster)
- Builder pattern (less code duplication)
- Centralized logic

### 4. **Extensibility**
- Dá»… thÃªm parsers má»›i
- Dá»… thÃªm optimizations
- Dá»… customize cho project cá»¥ thá»ƒ

## ğŸ”§ Usage

### Basic Usage

```python
from frontends.verilog import parse_verilog

# Parse file
netlist = parse_verilog("design.v")

# Access parsed data
print(f"Module: {netlist['name']}")
print(f"Inputs: {netlist['inputs']}")
print(f"Outputs: {netlist['outputs']}")
print(f"Nodes: {len(netlist['nodes'])}")
```

### Advanced Usage

```python
from frontends.verilog import parse_verilog
from frontends.verilog.node_builder import NodeBuilder
from frontends.verilog.operations.arithmetic import parse_addition

# Custom parsing
builder = NodeBuilder()
parse_addition(builder, 'sum', 'a + b')
nodes = builder.get_nodes()
```

## ğŸ“ Adding New Operations

Äá»ƒ thÃªm operation má»›i (vÃ­ dá»¥: exponential `**`):

### BÆ°á»›c 1: Update `constants.py`

```python
# ThÃªm vÃ o ARITHMETIC_OPS
ARITHMETIC_OPS = {'+', '-', '*', '/', '%', '**'}

# ThÃªm vÃ o OPERATOR_TO_NODE_TYPE
OPERATOR_TO_NODE_TYPE = {
    # ...
    '**': 'POW',
}
```

### BÆ°á»›c 2: ThÃªm parser vÃ o `operations/arithmetic.py`

```python
def parse_power(node_builder: NodeBuilder, lhs: str, rhs: str) -> None:
    """Parse phÃ©p lÅ©y thá»«a (a ** b)."""
    parse_arithmetic_operation(node_builder, '**', lhs, rhs)
```

### BÆ°á»›c 3: Update `parser.py`

```python
# Trong _dispatch_assign_parser, thÃªm check:
if '**' in rhs:
    from .operations.arithmetic import parse_power
    parse_power(node_builder, lhs, rhs)
    return
```

Xong! Operation má»›i Ä‘Ã£ Ä‘Æ°á»£c integrate.

## ğŸ§ª Testing

Má»—i module cÃ³ thá»ƒ test Ä‘á»™c láº­p:

```python
# Test tokenizer
from frontends.verilog.tokenizer import VerilogTokenizer

code = "module test(input a, output b); assign b = a; endmodule"
tokenizer = VerilogTokenizer(code)
tokens = tokenizer.tokenize()
assert tokens['module_name'] == 'test'

# Test node builder
from frontends.verilog.node_builder import NodeBuilder

builder = NodeBuilder()
builder.create_operation_with_buffer('ADD', ['a', 'b'], 'sum')
assert len(builder.get_nodes()) == 2  # ADD + BUF

# Test operations
from frontends.verilog.operations.arithmetic import detect_arithmetic_operator

assert detect_arithmetic_operator('a + b') == '+'
assert detect_arithmetic_operator('a * b') == '*'
```

## ğŸ“Š So SÃ¡nh: TrÆ°á»›c vÃ  Sau

### TrÆ°á»›c Refactor:
```
pyverilog.py (1228 lines)
â”œâ”€â”€ All regex patterns mixed in code
â”œâ”€â”€ All parsing logic in one place
â”œâ”€â”€ Code duplication in parse functions
â””â”€â”€ Hard to find specific logic
```

**Váº¥n Ä‘á»:**
- KhÃ³ Ä‘á»c (quÃ¡ dÃ i)
- KhÃ³ maintain (logic ráº£i rÃ¡c)
- Code duplication (má»—i parse_* function giá»‘ng nhau)
- Regex khÃ´ng Ä‘Æ°á»£c optimize

### Sau Refactor:
```
verilog/ (modular, ~1500 lines total nhÆ°ng organized)
â”œâ”€â”€ constants.py (200 lines) - Táº¥t cáº£ patterns
â”œâ”€â”€ tokenizer.py (150 lines) - Tokenization
â”œâ”€â”€ node_builder.py (250 lines) - Node creation
â”œâ”€â”€ parser.py (400 lines) - Main logic
â””â”€â”€ operations/ (540 lines) - Operation parsers
    â”œâ”€â”€ arithmetic.py (120 lines)
    â”œâ”€â”€ bitwise.py (150 lines)
    â”œâ”€â”€ logical.py (120 lines)
    â”œâ”€â”€ comparison.py (100 lines)
    â”œâ”€â”€ shift.py (120 lines)
    â””â”€â”€ special.py (180 lines)
```

**Lá»£i Ã­ch:**
- âœ… Dá»… Ä‘á»c (má»—i file < 300 dÃ²ng)
- âœ… Dá»… maintain (biáº¿t logic á»Ÿ Ä‘Ã¢u)
- âœ… No duplication (Builder pattern)
- âœ… Optimized (compiled regex)
- âœ… Extensible (dá»… thÃªm features)
- âœ… Testable (test tá»«ng module)

## ğŸ”— Backward Compatibility

Code cÅ© váº«n hoáº¡t Ä‘á»™ng:

```python
# Old imports still work
from parsers import parse_verilog  # âœ…
from frontends.pyverilog import parse_verilog  # âœ…

# New recommended import
from frontends.verilog import parse_verilog  # âœ…
```

## ğŸ‘¥ Contributors

- MyLogic Team
- Refactored: 2024

## ğŸ“„ License

MIT License

