#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f8ca090fd50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8ca090bb50 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x7f8ca0920160_0 .net "active", 0 0, v0x7f8ca091f080_0;  1 drivers
v0x7f8ca0920220_0 .var "clk", 0 0;
v0x7f8ca09202b0_0 .var "clk_enable", 0 0;
v0x7f8ca0920340_0 .net "data_address", 31 0, L_0x7f8c9f7105b0;  1 drivers
v0x7f8ca09203d0_0 .net "data_read", 0 0, L_0x7f8c9f70fa90;  1 drivers
v0x7f8ca09204a0_0 .var "data_readdata", 31 0;
v0x7f8ca0920550_0 .net "data_write", 0 0, L_0x7f8c9f70fa20;  1 drivers
v0x7f8ca0920600_0 .net "data_writedata", 31 0, L_0x7f8c9f70fec0;  1 drivers
v0x7f8ca09206b0_0 .net "instr_address", 31 0, L_0x7f8ca0a0d8c0;  1 drivers
v0x7f8ca09207e0_0 .var "instr_readdata", 31 0;
v0x7f8ca0920870_0 .net "register_v0", 31 0, L_0x7f8ca0a0d350;  1 drivers
v0x7f8ca0920940_0 .var "reset", 0 0;
S_0x7f8c9f512780 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x7f8ca090bb50;
 .timescale 0 0;
v0x7f8ca090b930_0 .var "imm", 15 0;
v0x7f8c9f515b50_0 .var "imm_instr", 31 0;
v0x7f8c9f515c10_0 .var "opcode", 5 0;
v0x7f8c9f515cd0_0 .var "rs", 4 0;
v0x7f8c9f515d80_0 .var "rt", 4 0;
E_0x7f8c9f50f410 .event posedge, v0x7f8c9f70c1a0_0;
S_0x7f8ca091c840 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x7f8ca090bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7f8c9f70fa20 .functor BUFZ 1, L_0x7f8c9f70f5b0, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70fa90 .functor BUFZ 1, L_0x7f8c9f70f510, C4<0>, C4<0>, C4<0>;
L_0x7f8ca0a092e0 .functor BUFZ 1, L_0x7f8c9f70f3e0, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70fec0 .functor BUFZ 32, L_0x7f8ca0a0d260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8c9f710050 .functor BUFZ 32, L_0x7f8ca0a048b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8c9f7105b0 .functor BUFZ 32, v0x7f8ca091d1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8c9f710e50 .functor OR 1, L_0x7f8c9f710a90, L_0x7f8c9f710d70, C4<0>, C4<0>;
L_0x7f8ca0a0d810 .functor AND 1, L_0x7f8ca0a0d450, L_0x7f8ca0a0d730, C4<1>, C4<1>;
L_0x7f8ca0a0d8c0 .functor BUFZ 32, v0x7f8c9f709840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8c9f516430_0 .net *"_ivl_11", 4 0, L_0x7f8c9f70fd80;  1 drivers
v0x7f8c9f5164f0_0 .net *"_ivl_13", 4 0, L_0x7f8c9f70fe20;  1 drivers
L_0x7f8ca0863200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8c9f5165a0_0 .net/2u *"_ivl_26", 15 0, L_0x7f8ca0863200;  1 drivers
v0x7f8c9f516660_0 .net *"_ivl_29", 15 0, L_0x7f8c9f710100;  1 drivers
L_0x7f8ca0863290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091e460_0 .net/2u *"_ivl_36", 31 0, L_0x7f8ca0863290;  1 drivers
v0x7f8ca091e550_0 .net *"_ivl_40", 31 0, L_0x7f8c9f710980;  1 drivers
L_0x7f8ca08632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091e600_0 .net *"_ivl_43", 25 0, L_0x7f8ca08632d8;  1 drivers
L_0x7f8ca0863320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091e6b0_0 .net/2u *"_ivl_44", 31 0, L_0x7f8ca0863320;  1 drivers
v0x7f8ca091e760_0 .net *"_ivl_46", 0 0, L_0x7f8c9f710a90;  1 drivers
v0x7f8ca091e870_0 .net *"_ivl_48", 31 0, L_0x7f8c9f710b70;  1 drivers
L_0x7f8ca0863368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091e910_0 .net *"_ivl_51", 25 0, L_0x7f8ca0863368;  1 drivers
L_0x7f8ca08633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091e9c0_0 .net/2u *"_ivl_52", 31 0, L_0x7f8ca08633b0;  1 drivers
v0x7f8ca091ea70_0 .net *"_ivl_54", 0 0, L_0x7f8c9f710d70;  1 drivers
v0x7f8ca091eb10_0 .net *"_ivl_58", 31 0, L_0x7f8c9f710f80;  1 drivers
L_0x7f8ca08633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091ebc0_0 .net *"_ivl_61", 25 0, L_0x7f8ca08633f8;  1 drivers
L_0x7f8ca0863440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091ec70_0 .net/2u *"_ivl_62", 31 0, L_0x7f8ca0863440;  1 drivers
v0x7f8ca091ed20_0 .net *"_ivl_64", 0 0, L_0x7f8ca0a0d450;  1 drivers
v0x7f8ca091eeb0_0 .net *"_ivl_67", 5 0, L_0x7f8ca0a0d4f0;  1 drivers
L_0x7f8ca0863488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091ef40_0 .net/2u *"_ivl_68", 5 0, L_0x7f8ca0863488;  1 drivers
v0x7f8ca091efe0_0 .net *"_ivl_70", 0 0, L_0x7f8ca0a0d730;  1 drivers
v0x7f8ca091f080_0 .var "active", 0 0;
v0x7f8ca091f120_0 .net "alu_control_out", 3 0, v0x7f8ca091d5f0_0;  1 drivers
v0x7f8ca091f200_0 .net "alu_fcode", 5 0, L_0x7f8c9f70ff70;  1 drivers
v0x7f8ca091f290_0 .net "alu_op", 1 0, L_0x7f8c9f70f880;  1 drivers
v0x7f8ca091f320_0 .net "alu_op1", 31 0, L_0x7f8c9f710050;  1 drivers
v0x7f8ca091f3b0_0 .net "alu_op2", 31 0, L_0x7f8c9f7103f0;  1 drivers
v0x7f8ca091f460_0 .net "alu_out", 31 0, v0x7f8ca091d1a0_0;  1 drivers
v0x7f8ca091f510_0 .net "alu_src", 0 0, L_0x7f8c9f70f200;  1 drivers
v0x7f8ca091f5c0_0 .net "alu_z_flag", 0 0, L_0x7f8c9f7106a0;  1 drivers
v0x7f8ca091f670_0 .net "branch", 0 0, L_0x7f8c9f70f660;  1 drivers
v0x7f8ca091f720_0 .net "clk", 0 0, v0x7f8ca0920220_0;  1 drivers
v0x7f8ca091f7f0_0 .net "clk_enable", 0 0, v0x7f8ca09202b0_0;  1 drivers
v0x7f8ca091f8a0_0 .net "curr_addr", 31 0, v0x7f8c9f709840_0;  1 drivers
v0x7f8ca091edd0_0 .net "curr_addr_p4", 31 0, L_0x7f8c9f710800;  1 drivers
v0x7f8ca091fb30_0 .net "data_address", 31 0, L_0x7f8c9f7105b0;  alias, 1 drivers
v0x7f8ca091fbc0_0 .net "data_read", 0 0, L_0x7f8c9f70fa90;  alias, 1 drivers
v0x7f8ca091fc50_0 .net "data_readdata", 31 0, v0x7f8ca09204a0_0;  1 drivers
v0x7f8ca091fcf0_0 .net "data_write", 0 0, L_0x7f8c9f70fa20;  alias, 1 drivers
v0x7f8ca091fd90_0 .net "data_writedata", 31 0, L_0x7f8c9f70fec0;  alias, 1 drivers
v0x7f8ca091fe40_0 .net "instr_address", 31 0, L_0x7f8ca0a0d8c0;  alias, 1 drivers
v0x7f8ca091fef0_0 .net "instr_opcode", 5 0, L_0x7f8ca0921720;  1 drivers
v0x7f8ca091ffb0_0 .net "instr_readdata", 31 0, v0x7f8ca09207e0_0;  1 drivers
v0x7f8c9f5166f0_0 .net "j_type", 0 0, L_0x7f8c9f710e50;  1 drivers
v0x7f8c9f516790_0 .net "jr_type", 0 0, L_0x7f8ca0a0d810;  1 drivers
v0x7f8c9f516830_0 .net "mem_read", 0 0, L_0x7f8c9f70f510;  1 drivers
v0x7f8c9f5168c0_0 .net "mem_to_reg", 0 0, L_0x7f8c9f70f330;  1 drivers
v0x7f8c9f516970_0 .net "mem_write", 0 0, L_0x7f8c9f70f5b0;  1 drivers
v0x7f8c9f516a20_0 .var "next_instr_addr", 31 0;
v0x7f8c9f516ae0_0 .net "offset", 31 0, L_0x7f8c9f7102f0;  1 drivers
v0x7f8c9f516b90_0 .net "reg_a_read_data", 31 0, L_0x7f8ca0a048b0;  1 drivers
v0x7f8c9f516c50_0 .net "reg_a_read_index", 4 0, L_0x7f8c9f70fb40;  1 drivers
v0x7f8c9f516d10_0 .net "reg_b_read_data", 31 0, L_0x7f8ca0a0d260;  1 drivers
v0x7f8c9f516dd0_0 .net "reg_b_read_index", 4 0, L_0x7f8c9f70fc20;  1 drivers
v0x7f8c9f516e90_0 .net "reg_dst", 0 0, L_0x7f8c9f70f110;  1 drivers
v0x7f8c9f516f40_0 .net "reg_write", 0 0, L_0x7f8c9f70f3e0;  1 drivers
v0x7f8c9f516ff0_0 .net "reg_write_data", 31 0, L_0x7f8ca0a0c380;  1 drivers
v0x7f8c9f5170b0_0 .net "reg_write_enable", 0 0, L_0x7f8ca0a092e0;  1 drivers
v0x7f8c9f517160_0 .net "reg_write_index", 4 0, L_0x7f8ca0a0c170;  1 drivers
v0x7f8c9f517210_0 .net "register_v0", 31 0, L_0x7f8ca0a0d350;  alias, 1 drivers
v0x7f8c9f5172c0_0 .net "reset", 0 0, v0x7f8ca0920940_0;  1 drivers
E_0x7f8ca091cb80/0 .event edge, v0x7f8c9f70e2e0_0, v0x7f8ca091d290_0, v0x7f8ca091edd0_0, v0x7f8c9f516ae0_0;
E_0x7f8ca091cb80/1 .event edge, v0x7f8c9f5166f0_0, v0x7f8ca091ffb0_0, v0x7f8c9f516790_0, v0x7f8c9f70ea10_0;
E_0x7f8ca091cb80 .event/or E_0x7f8ca091cb80/0, E_0x7f8ca091cb80/1;
L_0x7f8ca0921720 .part v0x7f8ca09207e0_0, 26, 6;
L_0x7f8c9f70fb40 .part v0x7f8ca09207e0_0, 21, 5;
L_0x7f8c9f70fc20 .part v0x7f8ca09207e0_0, 16, 5;
L_0x7f8c9f70fd80 .part v0x7f8ca09207e0_0, 11, 5;
L_0x7f8c9f70fe20 .part v0x7f8ca09207e0_0, 16, 5;
L_0x7f8ca0a0c170 .functor MUXZ 5, L_0x7f8c9f70fe20, L_0x7f8c9f70fd80, L_0x7f8c9f70f110, C4<>;
L_0x7f8ca0a0c380 .functor MUXZ 32, v0x7f8ca091d1a0_0, v0x7f8ca09204a0_0, L_0x7f8c9f70f330, C4<>;
L_0x7f8c9f70ff70 .part v0x7f8ca09207e0_0, 0, 6;
L_0x7f8c9f710100 .part v0x7f8ca09207e0_0, 0, 16;
L_0x7f8c9f7102f0 .concat [ 16 16 0 0], L_0x7f8c9f710100, L_0x7f8ca0863200;
L_0x7f8c9f7103f0 .functor MUXZ 32, L_0x7f8ca0a0d260, L_0x7f8c9f7102f0, L_0x7f8c9f70f200, C4<>;
L_0x7f8c9f710800 .arith/sum 32, v0x7f8c9f709840_0, L_0x7f8ca0863290;
L_0x7f8c9f710980 .concat [ 6 26 0 0], L_0x7f8ca0921720, L_0x7f8ca08632d8;
L_0x7f8c9f710a90 .cmp/eq 32, L_0x7f8c9f710980, L_0x7f8ca0863320;
L_0x7f8c9f710b70 .concat [ 6 26 0 0], L_0x7f8ca0921720, L_0x7f8ca0863368;
L_0x7f8c9f710d70 .cmp/eq 32, L_0x7f8c9f710b70, L_0x7f8ca08633b0;
L_0x7f8c9f710f80 .concat [ 6 26 0 0], L_0x7f8ca0921720, L_0x7f8ca08633f8;
L_0x7f8ca0a0d450 .cmp/eq 32, L_0x7f8c9f710f80, L_0x7f8ca0863440;
L_0x7f8ca0a0d4f0 .part v0x7f8ca09207e0_0, 0, 6;
L_0x7f8ca0a0d730 .cmp/ne 6, L_0x7f8ca0a0d4f0, L_0x7f8ca0863488;
S_0x7f8ca091cbf0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x7f8ca091c840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7f8ca0863248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091cec0_0 .net/2u *"_ivl_0", 31 0, L_0x7f8ca0863248;  1 drivers
v0x7f8ca091cf80_0 .net "control", 3 0, v0x7f8ca091d5f0_0;  alias, 1 drivers
v0x7f8ca091d030_0 .net "op1", 31 0, L_0x7f8c9f710050;  alias, 1 drivers
v0x7f8ca091d0f0_0 .net "op2", 31 0, L_0x7f8c9f7103f0;  alias, 1 drivers
v0x7f8ca091d1a0_0 .var "result", 31 0;
v0x7f8ca091d290_0 .net "z_flag", 0 0, L_0x7f8c9f7106a0;  alias, 1 drivers
E_0x7f8ca091ce60 .event edge, v0x7f8ca091d0f0_0, v0x7f8ca091d030_0, v0x7f8ca091cf80_0;
L_0x7f8c9f7106a0 .cmp/eq 32, v0x7f8ca091d1a0_0, L_0x7f8ca0863248;
S_0x7f8ca091d3b0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x7f8ca091c840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7f8ca091d5f0_0 .var "alu_control_out", 3 0;
v0x7f8ca091d6b0_0 .net "alu_fcode", 5 0, L_0x7f8c9f70ff70;  alias, 1 drivers
v0x7f8ca091d750_0 .net "alu_opcode", 1 0, L_0x7f8c9f70f880;  alias, 1 drivers
E_0x7f8ca091d5c0 .event edge, v0x7f8ca091d750_0, v0x7f8ca091d6b0_0;
S_0x7f8ca091d860 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x7f8ca091c840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7f8c9f70f110 .functor BUFZ 1, L_0x7f8c9f70ece0, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70f200 .functor OR 1, L_0x7f8c9f70ed80, L_0x7f8c9f70eee0, C4<0>, C4<0>;
L_0x7f8c9f70f330 .functor BUFZ 1, L_0x7f8c9f70ed80, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70f3e0 .functor OR 1, L_0x7f8c9f70ece0, L_0x7f8c9f70ed80, C4<0>, C4<0>;
L_0x7f8c9f70f510 .functor BUFZ 1, L_0x7f8c9f70ed80, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70f5b0 .functor BUFZ 1, L_0x7f8c9f70eee0, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70f660 .functor BUFZ 1, L_0x7f8c9f70f000, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70f790 .functor BUFZ 1, L_0x7f8c9f70ece0, C4<0>, C4<0>, C4<0>;
L_0x7f8c9f70f920 .functor BUFZ 1, L_0x7f8c9f70f000, C4<0>, C4<0>, C4<0>;
v0x7f8ca091db60_0 .net *"_ivl_0", 31 0, L_0x7f8c9f517410;  1 drivers
L_0x7f8ca08630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091dc10_0 .net/2u *"_ivl_12", 5 0, L_0x7f8ca08630e0;  1 drivers
L_0x7f8ca0863128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091dcc0_0 .net/2u *"_ivl_16", 5 0, L_0x7f8ca0863128;  1 drivers
L_0x7f8ca0863008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091dd80_0 .net *"_ivl_3", 25 0, L_0x7f8ca0863008;  1 drivers
v0x7f8ca091de30_0 .net *"_ivl_37", 0 0, L_0x7f8c9f70f790;  1 drivers
L_0x7f8ca0863050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091df20_0 .net/2u *"_ivl_4", 31 0, L_0x7f8ca0863050;  1 drivers
v0x7f8ca091dfd0_0 .net *"_ivl_42", 0 0, L_0x7f8c9f70f920;  1 drivers
L_0x7f8ca0863098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f8ca091e080_0 .net/2u *"_ivl_8", 5 0, L_0x7f8ca0863098;  1 drivers
v0x7f8ca091e130_0 .net "alu_op", 1 0, L_0x7f8c9f70f880;  alias, 1 drivers
v0x7f8c9f70d500_0 .net "alu_src", 0 0, L_0x7f8c9f70f200;  alias, 1 drivers
v0x7f8c9f70e040_0 .net "beq", 0 0, L_0x7f8c9f70f000;  1 drivers
v0x7f8c9f70e2e0_0 .net "branch", 0 0, L_0x7f8c9f70f660;  alias, 1 drivers
v0x7f8c9f70df00_0 .net "instr_opcode", 5 0, L_0x7f8ca0921720;  alias, 1 drivers
v0x7f8c9f70dce0_0 .var "jump", 0 0;
v0x7f8c9f70dac0_0 .net "lw", 0 0, L_0x7f8c9f70ed80;  1 drivers
v0x7f8c9f70d8a0_0 .net "mem_read", 0 0, L_0x7f8c9f70f510;  alias, 1 drivers
v0x7f8c9f70d680_0 .net "mem_to_reg", 0 0, L_0x7f8c9f70f330;  alias, 1 drivers
v0x7f8c9f70d090_0 .net "mem_write", 0 0, L_0x7f8c9f70f5b0;  alias, 1 drivers
v0x7f8c9f70d120_0 .net "r_format", 0 0, L_0x7f8c9f70ece0;  1 drivers
v0x7f8c9f70c540_0 .net "reg_dst", 0 0, L_0x7f8c9f70f110;  alias, 1 drivers
v0x7f8c9f70c5d0_0 .net "reg_write", 0 0, L_0x7f8c9f70f3e0;  alias, 1 drivers
v0x7f8c9f70c110_0 .net "sw", 0 0, L_0x7f8c9f70eee0;  1 drivers
L_0x7f8c9f517410 .concat [ 6 26 0 0], L_0x7f8ca0921720, L_0x7f8ca0863008;
L_0x7f8c9f70ece0 .cmp/eq 32, L_0x7f8c9f517410, L_0x7f8ca0863050;
L_0x7f8c9f70ed80 .cmp/eq 6, L_0x7f8ca0921720, L_0x7f8ca0863098;
L_0x7f8c9f70eee0 .cmp/eq 6, L_0x7f8ca0921720, L_0x7f8ca08630e0;
L_0x7f8c9f70f000 .cmp/eq 6, L_0x7f8ca0921720, L_0x7f8ca0863128;
L_0x7f8c9f70f880 .concat8 [ 1 1 0 0], L_0x7f8c9f70f920, L_0x7f8c9f70f790;
S_0x7f8c9f70b7a0 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x7f8ca091c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7f8c9f70c1a0_0 .net "clk", 0 0, v0x7f8ca0920220_0;  alias, 1 drivers
v0x7f8c9f709840_0 .var "curr_addr", 31 0;
v0x7f8c9f7098d0_0 .net "next_addr", 31 0, v0x7f8c9f516a20_0;  1 drivers
v0x7f8c9f709960_0 .net "reset", 0 0, v0x7f8ca0920940_0;  alias, 1 drivers
S_0x7f8c9f70e3a0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x7f8ca091c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7f8ca0a048b0 .functor BUFZ 32, L_0x7f8ca0a0ba90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8ca0a0d260 .functor BUFZ 32, L_0x7f8ca0a049a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ca091e2d0_2 .array/port v0x7f8ca091e2d0, 2;
L_0x7f8ca0a0d350 .functor BUFZ 32, v0x7f8ca091e2d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8c9f709a50_0 .net *"_ivl_0", 31 0, L_0x7f8ca0a0ba90;  1 drivers
v0x7f8c9f70e620_0 .net *"_ivl_10", 6 0, L_0x7f8ca0a04a40;  1 drivers
L_0x7f8ca08631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8c9f70e6b0_0 .net *"_ivl_13", 1 0, L_0x7f8ca08631b8;  1 drivers
v0x7f8c9f70e740_0 .net *"_ivl_2", 6 0, L_0x7f8ca0a0bb30;  1 drivers
L_0x7f8ca0863170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8c9f70e7d0_0 .net *"_ivl_5", 1 0, L_0x7f8ca0863170;  1 drivers
v0x7f8c9f70e860_0 .net *"_ivl_8", 31 0, L_0x7f8ca0a049a0;  1 drivers
v0x7f8c9f70e8f0_0 .net "r_clk", 0 0, v0x7f8ca0920220_0;  alias, 1 drivers
v0x7f8c9f70e980_0 .net "r_clk_enable", 0 0, v0x7f8ca09202b0_0;  alias, 1 drivers
v0x7f8c9f70ea10_0 .net "read_data1", 31 0, L_0x7f8ca0a048b0;  alias, 1 drivers
v0x7f8c9f70eb20_0 .net "read_data2", 31 0, L_0x7f8ca0a0d260;  alias, 1 drivers
v0x7f8c9f70ebb0_0 .net "read_reg1", 4 0, L_0x7f8c9f70fb40;  alias, 1 drivers
v0x7f8c9f70ec40_0 .net "read_reg2", 4 0, L_0x7f8c9f70fc20;  alias, 1 drivers
v0x7f8ca091e240_0 .net "register_v0", 31 0, L_0x7f8ca0a0d350;  alias, 1 drivers
v0x7f8ca091e2d0 .array "registers", 0 31, 31 0;
v0x7f8c9f515f70_0 .net "reset", 0 0, v0x7f8ca0920940_0;  alias, 1 drivers
v0x7f8c9f516020_0 .net "write_control", 0 0, L_0x7f8ca0a092e0;  alias, 1 drivers
v0x7f8c9f5160c0_0 .net "write_data", 31 0, L_0x7f8ca0a0c380;  alias, 1 drivers
v0x7f8c9f516270_0 .net "write_reg", 4 0, L_0x7f8ca0a0c170;  alias, 1 drivers
L_0x7f8ca0a0ba90 .array/port v0x7f8ca091e2d0, L_0x7f8ca0a0bb30;
L_0x7f8ca0a0bb30 .concat [ 5 2 0 0], L_0x7f8c9f70fb40, L_0x7f8ca0863170;
L_0x7f8ca0a049a0 .array/port v0x7f8ca091e2d0, L_0x7f8ca0a04a40;
L_0x7f8ca0a04a40 .concat [ 5 2 0 0], L_0x7f8c9f70fc20, L_0x7f8ca08631b8;
S_0x7f8ca090b4f0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7f8c9f710620 .functor BUFZ 32, L_0x7f8ca0a0d9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ca0920a00_0 .net *"_ivl_0", 31 0, L_0x7f8ca0a0d9c0;  1 drivers
o0x7f8ca0833e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8ca0920a90_0 .net "clk", 0 0, o0x7f8ca0833e98;  0 drivers
o0x7f8ca0833ec8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8ca0920b30_0 .net "data_address", 31 0, o0x7f8ca0833ec8;  0 drivers
o0x7f8ca0833ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8ca0920bf0_0 .net "data_read", 0 0, o0x7f8ca0833ef8;  0 drivers
v0x7f8ca0920c90_0 .net "data_readdata", 31 0, L_0x7f8c9f710620;  1 drivers
o0x7f8ca0833f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8ca0920d80_0 .net "data_write", 0 0, o0x7f8ca0833f58;  0 drivers
o0x7f8ca0833f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8ca0920e20_0 .net "data_writedata", 31 0, o0x7f8ca0833f88;  0 drivers
v0x7f8ca0920ed0_0 .var/i "i", 31 0;
v0x7f8ca0920f80 .array "ram", 0 65535, 31 0;
E_0x7f8ca09209d0 .event posedge, v0x7f8ca0920a90_0;
L_0x7f8ca0a0d9c0 .array/port v0x7f8ca0920f80, o0x7f8ca0833ec8;
S_0x7f8ca090ffe0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7f8ca090b7c0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7f8c9f711180 .functor BUFZ 32, L_0x7f8c9f711040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8ca0921360_0 .net *"_ivl_0", 31 0, L_0x7f8c9f711040;  1 drivers
v0x7f8ca0921420_0 .net *"_ivl_3", 29 0, L_0x7f8c9f7110e0;  1 drivers
o0x7f8ca0834198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8ca09214c0_0 .net "instr_address", 31 0, o0x7f8ca0834198;  0 drivers
v0x7f8ca0921560_0 .net "instr_readdata", 31 0, L_0x7f8c9f711180;  1 drivers
v0x7f8ca0921610 .array "memory1", 0 65535, 31 0;
L_0x7f8c9f711040 .array/port v0x7f8ca0921610, L_0x7f8c9f7110e0;
L_0x7f8c9f7110e0 .part o0x7f8ca0834198, 0, 30;
S_0x7f8ca0921110 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7f8ca090ffe0;
 .timescale 0 0;
v0x7f8ca09212d0_0 .var/i "i", 31 0;
    .scope S_0x7f8c9f70e3a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca091e2d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7f8c9f70e3a0;
T_1 ;
    %wait E_0x7f8c9f50f410;
    %load/vec4 v0x7f8c9f515f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8c9f70e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f8c9f516020_0;
    %load/vec4 v0x7f8c9f516270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7f8c9f5160c0_0;
    %load/vec4 v0x7f8c9f516270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca091e2d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8ca091d3b0;
T_2 ;
    %wait E_0x7f8ca091d5c0;
    %load/vec4 v0x7f8ca091d750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8ca091d750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f8ca091d750_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f8ca091d6b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f8ca091d5f0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8ca091cbf0;
T_3 ;
    %wait E_0x7f8ca091ce60;
    %load/vec4 v0x7f8ca091cf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7f8ca091d030_0;
    %load/vec4 v0x7f8ca091d0f0_0;
    %and;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7f8ca091d030_0;
    %load/vec4 v0x7f8ca091d0f0_0;
    %or;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7f8ca091d030_0;
    %load/vec4 v0x7f8ca091d0f0_0;
    %add;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7f8ca091d030_0;
    %load/vec4 v0x7f8ca091d0f0_0;
    %sub;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7f8ca091d030_0;
    %load/vec4 v0x7f8ca091d0f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7f8ca091d030_0;
    %load/vec4 v0x7f8ca091d0f0_0;
    %or;
    %inv;
    %assign/vec4 v0x7f8ca091d1a0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f8c9f70b7a0;
T_4 ;
    %wait E_0x7f8c9f50f410;
    %load/vec4 v0x7f8c9f709960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7f8c9f709840_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8c9f7098d0_0;
    %assign/vec4 v0x7f8c9f709840_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8ca091c840;
T_5 ;
    %wait E_0x7f8ca091cb80;
    %load/vec4 v0x7f8ca091f670_0;
    %load/vec4 v0x7f8ca091f5c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f8ca091edd0_0;
    %load/vec4 v0x7f8c9f516ae0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f8c9f516a20_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8c9f5166f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f8ca091edd0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f8ca091ffb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f8c9f516a20_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f8c9f516790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7f8c9f516b90_0;
    %store/vec4 v0x7f8c9f516a20_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f8ca091edd0_0;
    %store/vec4 v0x7f8c9f516a20_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8ca090bb50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ca0920220_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7f8ca0920220_0;
    %inv;
    %store/vec4 v0x7f8ca0920220_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7f8ca090bb50;
T_7 ;
    %fork t_1, S_0x7f8c9f512780;
    %jmp t_0;
    .scope S_0x7f8c9f512780;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ca0920940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ca09202b0_0, 0, 1;
    %wait E_0x7f8c9f50f410;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ca0920940_0, 0, 1;
    %wait E_0x7f8c9f50f410;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f8c9f515c10_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f8c9f515cd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f8c9f515d80_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8ca090b930_0, 0, 16;
    %load/vec4 v0x7f8c9f515c10_0;
    %load/vec4 v0x7f8c9f515cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8c9f515d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8ca090b930_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8c9f515b50_0, 0, 32;
    %load/vec4 v0x7f8c9f515b50_0;
    %store/vec4 v0x7f8ca09207e0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x7f8ca09204a0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x7f8c9f50f410;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x7f8ca09207e0_0, 0, 32;
    %wait E_0x7f8c9f50f410;
    %delay 2, 0;
    %load/vec4 v0x7f8ca09206b0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x7f8ca090bb50;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x7f8ca090b4f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ca0920ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f8ca0920ed0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8ca0920ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca0920f80, 0, 4;
    %load/vec4 v0x7f8ca0920ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8ca0920ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7f8ca090b4f0;
T_9 ;
    %wait E_0x7f8ca09209d0;
    %load/vec4 v0x7f8ca0920d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f8ca0920e20_0;
    %ix/getv 3, v0x7f8ca0920b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ca0920f80, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8ca090ffe0;
T_10 ;
    %fork t_3, S_0x7f8ca0921110;
    %jmp t_2;
    .scope S_0x7f8ca0921110;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8ca09212d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7f8ca09212d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8ca09212d0_0;
    %store/vec4a v0x7f8ca0921610, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f8ca09212d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f8ca09212d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca0921610, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca0921610, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8ca0921610, 4, 0;
    %end;
    .scope S_0x7f8ca090ffe0;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
