
Pong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e00  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000081c  08004f90  08004f90  00005f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057ac  080057ac  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080057ac  080057ac  000067ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057b4  080057b4  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057b4  080057b4  000067b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057b8  080057b8  000067b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080057bc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  20000064  08005820  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006c0  08005820  000076c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eee7  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002349  00000000  00000000  00015f7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  000182c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a18  00000000  00000000  00018fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026dab  00000000  00000000  00019a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001123f  00000000  00000000  000407ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eba99  00000000  00000000  000519ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ab4  00000000  00000000  0013d4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00140f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004f78 	.word	0x08004f78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08004f78 	.word	0x08004f78

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f000 fff2 	bl	8001588 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f80d 	bl	80005c2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f8cc 	bl	8000744 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ac:	f000 f89a 	bl	80006e4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80005b0:	f000 f858 	bl	8000664 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 80005b4:	f000 fd46 	bl	8001044 <ssd1306_Init>
//  ssd1306_UpdateScreen();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  pong_setup();
 80005b8:	f000 fb5e 	bl	8000c78 <pong_setup>
  while (1)
  {
    /* USER CODE END WHILE */
	  pong_loop();
 80005bc:	f000 f9ee 	bl	800099c <pong_loop>
 80005c0:	e7fc      	b.n	80005bc <main+0x20>

080005c2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	b096      	sub	sp, #88	@ 0x58
 80005c6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c8:	f107 0314 	add.w	r3, r7, #20
 80005cc:	2244      	movs	r2, #68	@ 0x44
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f004 f853 	bl	800467c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d6:	463b      	mov	r3, r7
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
 80005e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005e4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005e8:	f001 fff2 	bl	80025d0 <HAL_PWREx_ControlVoltageScaling>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005f2:	f000 f90d 	bl	8000810 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f6:	2302      	movs	r3, #2
 80005f8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000600:	2310      	movs	r3, #16
 8000602:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000604:	2302      	movs	r3, #2
 8000606:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000608:	2302      	movs	r3, #2
 800060a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800060c:	2301      	movs	r3, #1
 800060e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000610:	230a      	movs	r3, #10
 8000612:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000614:	2307      	movs	r3, #7
 8000616:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000618:	2302      	movs	r3, #2
 800061a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800061c:	2302      	movs	r3, #2
 800061e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	4618      	mov	r0, r3
 8000626:	f002 f829 	bl	800267c <HAL_RCC_OscConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000630:	f000 f8ee 	bl	8000810 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000634:	230f      	movs	r3, #15
 8000636:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000638:	2303      	movs	r3, #3
 800063a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000648:	463b      	mov	r3, r7
 800064a:	2104      	movs	r1, #4
 800064c:	4618      	mov	r0, r3
 800064e:	f002 fbf1 	bl	8002e34 <HAL_RCC_ClockConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000658:	f000 f8da 	bl	8000810 <Error_Handler>
  }
}
 800065c:	bf00      	nop
 800065e:	3758      	adds	r7, #88	@ 0x58
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}

08000664 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000668:	4b1b      	ldr	r3, [pc, #108]	@ (80006d8 <MX_I2C1_Init+0x74>)
 800066a:	4a1c      	ldr	r2, [pc, #112]	@ (80006dc <MX_I2C1_Init+0x78>)
 800066c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800066e:	4b1a      	ldr	r3, [pc, #104]	@ (80006d8 <MX_I2C1_Init+0x74>)
 8000670:	4a1b      	ldr	r2, [pc, #108]	@ (80006e0 <MX_I2C1_Init+0x7c>)
 8000672:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000674:	4b18      	ldr	r3, [pc, #96]	@ (80006d8 <MX_I2C1_Init+0x74>)
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800067a:	4b17      	ldr	r3, [pc, #92]	@ (80006d8 <MX_I2C1_Init+0x74>)
 800067c:	2201      	movs	r2, #1
 800067e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000680:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <MX_I2C1_Init+0x74>)
 8000682:	2200      	movs	r2, #0
 8000684:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000686:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <MX_I2C1_Init+0x74>)
 8000688:	2200      	movs	r2, #0
 800068a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800068c:	4b12      	ldr	r3, [pc, #72]	@ (80006d8 <MX_I2C1_Init+0x74>)
 800068e:	2200      	movs	r2, #0
 8000690:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000692:	4b11      	ldr	r3, [pc, #68]	@ (80006d8 <MX_I2C1_Init+0x74>)
 8000694:	2200      	movs	r2, #0
 8000696:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000698:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <MX_I2C1_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800069e:	480e      	ldr	r0, [pc, #56]	@ (80006d8 <MX_I2C1_Init+0x74>)
 80006a0:	f001 fad2 	bl	8001c48 <HAL_I2C_Init>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006aa:	f000 f8b1 	bl	8000810 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006ae:	2100      	movs	r1, #0
 80006b0:	4809      	ldr	r0, [pc, #36]	@ (80006d8 <MX_I2C1_Init+0x74>)
 80006b2:	f001 fee7 	bl	8002484 <HAL_I2CEx_ConfigAnalogFilter>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006bc:	f000 f8a8 	bl	8000810 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006c0:	2100      	movs	r1, #0
 80006c2:	4805      	ldr	r0, [pc, #20]	@ (80006d8 <MX_I2C1_Init+0x74>)
 80006c4:	f001 ff29 	bl	800251a <HAL_I2CEx_ConfigDigitalFilter>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006ce:	f000 f89f 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000080 	.word	0x20000080
 80006dc:	40005400 	.word	0x40005400
 80006e0:	10d19ce4 	.word	0x10d19ce4

080006e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e8:	4b14      	ldr	r3, [pc, #80]	@ (800073c <MX_USART2_UART_Init+0x58>)
 80006ea:	4a15      	ldr	r2, [pc, #84]	@ (8000740 <MX_USART2_UART_Init+0x5c>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ee:	4b13      	ldr	r3, [pc, #76]	@ (800073c <MX_USART2_UART_Init+0x58>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b11      	ldr	r3, [pc, #68]	@ (800073c <MX_USART2_UART_Init+0x58>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <MX_USART2_UART_Init+0x58>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <MX_USART2_UART_Init+0x58>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <MX_USART2_UART_Init+0x58>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <MX_USART2_UART_Init+0x58>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b09      	ldr	r3, [pc, #36]	@ (800073c <MX_USART2_UART_Init+0x58>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800071a:	4b08      	ldr	r3, [pc, #32]	@ (800073c <MX_USART2_UART_Init+0x58>)
 800071c:	2200      	movs	r2, #0
 800071e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000720:	4b06      	ldr	r3, [pc, #24]	@ (800073c <MX_USART2_UART_Init+0x58>)
 8000722:	2200      	movs	r2, #0
 8000724:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000726:	4805      	ldr	r0, [pc, #20]	@ (800073c <MX_USART2_UART_Init+0x58>)
 8000728:	f003 fa64 	bl	8003bf4 <HAL_UART_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000732:	f000 f86d 	bl	8000810 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	200000d4 	.word	0x200000d4
 8000740:	40004400 	.word	0x40004400

08000744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08a      	sub	sp, #40	@ 0x28
 8000748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	f107 0314 	add.w	r3, r7, #20
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
 8000758:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075a:	4b2b      	ldr	r3, [pc, #172]	@ (8000808 <MX_GPIO_Init+0xc4>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075e:	4a2a      	ldr	r2, [pc, #168]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000766:	4b28      	ldr	r3, [pc, #160]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076a:	f003 0304 	and.w	r3, r3, #4
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	4b25      	ldr	r3, [pc, #148]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000776:	4a24      	ldr	r2, [pc, #144]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800077c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800077e:	4b22      	ldr	r3, [pc, #136]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	4b1f      	ldr	r3, [pc, #124]	@ (8000808 <MX_GPIO_Init+0xc4>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	4a1e      	ldr	r2, [pc, #120]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000796:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <MX_GPIO_Init+0xc4>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	60bb      	str	r3, [r7, #8]
 80007a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <MX_GPIO_Init+0xc4>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a6:	4a18      	ldr	r2, [pc, #96]	@ (8000808 <MX_GPIO_Init+0xc4>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <MX_GPIO_Init+0xc4>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2120      	movs	r1, #32
 80007be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007c2:	f001 fa29 	bl	8001c18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	4619      	mov	r1, r3
 80007dc:	480b      	ldr	r0, [pc, #44]	@ (800080c <MX_GPIO_Init+0xc8>)
 80007de:	f001 f859 	bl	8001894 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007e2:	2320      	movs	r3, #32
 80007e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e6:	2301      	movs	r3, #1
 80007e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	2300      	movs	r3, #0
 80007f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	4619      	mov	r1, r3
 80007f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007fc:	f001 f84a 	bl	8001894 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000800:	bf00      	nop
 8000802:	3728      	adds	r7, #40	@ 0x28
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40021000 	.word	0x40021000
 800080c:	48000800 	.word	0x48000800

08000810 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000814:	b672      	cpsid	i
}
 8000816:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <Error_Handler+0x8>

0800081c <read_button>:
void delay_ms(uint32_t ms) {
    HAL_Delay(ms);
}

/* Button read helper */
bool read_button(GPIO_TypeDef* port, uint16_t pin) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	807b      	strh	r3, [r7, #2]
    return HAL_GPIO_ReadPin(port, pin) == GPIO_PIN_RESET;
 8000828:	887b      	ldrh	r3, [r7, #2]
 800082a:	4619      	mov	r1, r3
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f001 f9db 	bl	8001be8 <HAL_GPIO_ReadPin>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	bf0c      	ite	eq
 8000838:	2301      	moveq	r3, #1
 800083a:	2300      	movne	r3, #0
 800083c:	b2db      	uxtb	r3, r3
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <drawCourt>:

/* Draw game border */
void drawCourt(void) {
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af02      	add	r7, sp, #8
    ssd1306_DrawRectangle(0, 0, 127, 54, White);
 800084c:	2301      	movs	r3, #1
 800084e:	9300      	str	r3, [sp, #0]
 8000850:	2336      	movs	r3, #54	@ 0x36
 8000852:	227f      	movs	r2, #127	@ 0x7f
 8000854:	2100      	movs	r1, #0
 8000856:	2000      	movs	r0, #0
 8000858:	f000 fe2e 	bl	80014b8 <ssd1306_DrawRectangle>
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <drawGame>:

/* Draw everything */
void drawGame(void) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af02      	add	r7, sp, #8
    ssd1306_Clear();
 800086a:	f000 fbdf 	bl	800102c <ssd1306_Clear>

    // Draw border
    drawCourt();
 800086e:	f7ff ffea 	bl	8000846 <drawCourt>

    // Draw ball
    ssd1306_DrawPixel(ball_x, ball_y, White);
 8000872:	4b28      	ldr	r3, [pc, #160]	@ (8000914 <drawGame+0xb0>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	4a28      	ldr	r2, [pc, #160]	@ (8000918 <drawGame+0xb4>)
 8000878:	7811      	ldrb	r1, [r2, #0]
 800087a:	2201      	movs	r2, #1
 800087c:	4618      	mov	r0, r3
 800087e:	f000 fc8b 	bl	8001198 <ssd1306_DrawPixel>

    // Draw paddles
    for (uint8_t i = 0; i < PADDLE_HEIGHT; i++) {
 8000882:	2300      	movs	r3, #0
 8000884:	71fb      	strb	r3, [r7, #7]
 8000886:	e016      	b.n	80008b6 <drawGame+0x52>
        ssd1306_DrawPixel(MCU_X, mcu_y + i, White);
 8000888:	200c      	movs	r0, #12
 800088a:	4b24      	ldr	r3, [pc, #144]	@ (800091c <drawGame+0xb8>)
 800088c:	781a      	ldrb	r2, [r3, #0]
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	4413      	add	r3, r2
 8000892:	b2db      	uxtb	r3, r3
 8000894:	2201      	movs	r2, #1
 8000896:	4619      	mov	r1, r3
 8000898:	f000 fc7e 	bl	8001198 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(PLAYER_X, player_y + i, White);
 800089c:	2073      	movs	r0, #115	@ 0x73
 800089e:	4b20      	ldr	r3, [pc, #128]	@ (8000920 <drawGame+0xbc>)
 80008a0:	781a      	ldrb	r2, [r3, #0]
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	4413      	add	r3, r2
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	2201      	movs	r2, #1
 80008aa:	4619      	mov	r1, r3
 80008ac:	f000 fc74 	bl	8001198 <ssd1306_DrawPixel>
    for (uint8_t i = 0; i < PADDLE_HEIGHT; i++) {
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	3301      	adds	r3, #1
 80008b4:	71fb      	strb	r3, [r7, #7]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2b0b      	cmp	r3, #11
 80008ba:	d9e5      	bls.n	8000888 <drawGame+0x24>
    }

    // Draw scores
    ssd1306_SetCursor(0, 56);
 80008bc:	2138      	movs	r1, #56	@ 0x38
 80008be:	2000      	movs	r0, #0
 80008c0:	f000 fd76 	bl	80013b0 <ssd1306_SetCursor>
    char buf[4];
    sprintf(buf, "%d", mcu_score);
 80008c4:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <drawGame+0xc0>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	461a      	mov	r2, r3
 80008ca:	463b      	mov	r3, r7
 80008cc:	4916      	ldr	r1, [pc, #88]	@ (8000928 <drawGame+0xc4>)
 80008ce:	4618      	mov	r0, r3
 80008d0:	f003 feb2 	bl	8004638 <siprintf>
    ssd1306_WriteString(buf, Font_7x10, White);
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <drawGame+0xc8>)
 80008d6:	4638      	mov	r0, r7
 80008d8:	2201      	movs	r2, #1
 80008da:	9200      	str	r2, [sp, #0]
 80008dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80008de:	f000 fd41 	bl	8001364 <ssd1306_WriteString>

    ssd1306_SetCursor(122, 56);
 80008e2:	2138      	movs	r1, #56	@ 0x38
 80008e4:	207a      	movs	r0, #122	@ 0x7a
 80008e6:	f000 fd63 	bl	80013b0 <ssd1306_SetCursor>
    sprintf(buf, "%d", player_score);
 80008ea:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <drawGame+0xcc>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	461a      	mov	r2, r3
 80008f0:	463b      	mov	r3, r7
 80008f2:	490d      	ldr	r1, [pc, #52]	@ (8000928 <drawGame+0xc4>)
 80008f4:	4618      	mov	r0, r3
 80008f6:	f003 fe9f 	bl	8004638 <siprintf>
    ssd1306_WriteString(buf, Font_7x10, White);
 80008fa:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <drawGame+0xc8>)
 80008fc:	4638      	mov	r0, r7
 80008fe:	2201      	movs	r2, #1
 8000900:	9200      	str	r2, [sp, #0]
 8000902:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000904:	f000 fd2e 	bl	8001364 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000908:	f000 fc1e 	bl	8001148 <ssd1306_UpdateScreen>
}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000000 	.word	0x20000000
 8000918:	20000001 	.word	0x20000001
 800091c:	20000004 	.word	0x20000004
 8000920:	20000005 	.word	0x20000005
 8000924:	2000015f 	.word	0x2000015f
 8000928:	08004f90 	.word	0x08004f90
 800092c:	0800576c 	.word	0x0800576c
 8000930:	2000015e 	.word	0x2000015e

08000934 <resetGame>:

/* Reset game state */
void resetGame(void) {
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
    ball_x = 53;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <resetGame+0x44>)
 800093a:	2235      	movs	r2, #53	@ 0x35
 800093c:	701a      	strb	r2, [r3, #0]
    ball_y = 26;
 800093e:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <resetGame+0x48>)
 8000940:	221a      	movs	r2, #26
 8000942:	701a      	strb	r2, [r3, #0]
    ball_dir_x = 1;
 8000944:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <resetGame+0x4c>)
 8000946:	2201      	movs	r2, #1
 8000948:	701a      	strb	r2, [r3, #0]
    ball_dir_y = 1;
 800094a:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <resetGame+0x50>)
 800094c:	2201      	movs	r2, #1
 800094e:	701a      	strb	r2, [r3, #0]
    mcu_y = 16;
 8000950:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <resetGame+0x54>)
 8000952:	2210      	movs	r2, #16
 8000954:	701a      	strb	r2, [r3, #0]
    player_y = 16;
 8000956:	4b0d      	ldr	r3, [pc, #52]	@ (800098c <resetGame+0x58>)
 8000958:	2210      	movs	r2, #16
 800095a:	701a      	strb	r2, [r3, #0]
    mcu_score = 0;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <resetGame+0x5c>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]
    player_score = 0;
 8000962:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <resetGame+0x60>)
 8000964:	2200      	movs	r2, #0
 8000966:	701a      	strb	r2, [r3, #0]
    game_over = false;
 8000968:	4b0b      	ldr	r3, [pc, #44]	@ (8000998 <resetGame+0x64>)
 800096a:	2200      	movs	r2, #0
 800096c:	701a      	strb	r2, [r3, #0]
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	20000000 	.word	0x20000000
 800097c:	20000001 	.word	0x20000001
 8000980:	20000002 	.word	0x20000002
 8000984:	20000003 	.word	0x20000003
 8000988:	20000004 	.word	0x20000004
 800098c:	20000005 	.word	0x20000005
 8000990:	2000015f 	.word	0x2000015f
 8000994:	2000015e 	.word	0x2000015e
 8000998:	2000015c 	.word	0x2000015c

0800099c <pong_loop>:

/* One step of the game loop */
void pong_loop(void) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80009a2:	f000 fe61 	bl	8001668 <HAL_GetTick>
 80009a6:	60b8      	str	r0, [r7, #8]
    bool update_needed = false;
 80009a8:	2300      	movs	r3, #0
 80009aa:	73fb      	strb	r3, [r7, #15]

    // ---- Ball logic ----
    if (now - last_ball_update > BALL_RATE) {
 80009ac:	4b98      	ldr	r3, [pc, #608]	@ (8000c10 <pong_loop+0x274>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	68ba      	ldr	r2, [r7, #8]
 80009b2:	1ad3      	subs	r3, r2, r3
 80009b4:	2b10      	cmp	r3, #16
 80009b6:	f240 80b3 	bls.w	8000b20 <pong_loop+0x184>
        uint8_t new_x = ball_x + ball_dir_x;
 80009ba:	4b96      	ldr	r3, [pc, #600]	@ (8000c14 <pong_loop+0x278>)
 80009bc:	781a      	ldrb	r2, [r3, #0]
 80009be:	4b96      	ldr	r3, [pc, #600]	@ (8000c18 <pong_loop+0x27c>)
 80009c0:	f993 3000 	ldrsb.w	r3, [r3]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	4413      	add	r3, r2
 80009c8:	73bb      	strb	r3, [r7, #14]
        uint8_t new_y = ball_y + ball_dir_y;
 80009ca:	4b94      	ldr	r3, [pc, #592]	@ (8000c1c <pong_loop+0x280>)
 80009cc:	781a      	ldrb	r2, [r3, #0]
 80009ce:	4b94      	ldr	r3, [pc, #592]	@ (8000c20 <pong_loop+0x284>)
 80009d0:	f993 3000 	ldrsb.w	r3, [r3]
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	4413      	add	r3, r2
 80009d8:	737b      	strb	r3, [r7, #13]

        // Vertical walls
        if (new_x == 0 || new_x == 127) {
 80009da:	7bbb      	ldrb	r3, [r7, #14]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d002      	beq.n	80009e6 <pong_loop+0x4a>
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80009e4:	d137      	bne.n	8000a56 <pong_loop+0xba>
            ball_dir_x = -ball_dir_x;
 80009e6:	4b8c      	ldr	r3, [pc, #560]	@ (8000c18 <pong_loop+0x27c>)
 80009e8:	f993 3000 	ldrsb.w	r3, [r3]
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	425b      	negs	r3, r3
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	b25a      	sxtb	r2, r3
 80009f4:	4b88      	ldr	r3, [pc, #544]	@ (8000c18 <pong_loop+0x27c>)
 80009f6:	701a      	strb	r2, [r3, #0]
            new_x += ball_dir_x + ball_dir_x;
 80009f8:	4b87      	ldr	r3, [pc, #540]	@ (8000c18 <pong_loop+0x27c>)
 80009fa:	f993 3000 	ldrsb.w	r3, [r3]
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	7bbb      	ldrb	r3, [r7, #14]
 8000a06:	4413      	add	r3, r2
 8000a08:	73bb      	strb	r3, [r7, #14]

            if (new_x < 64)
 8000a0a:	7bbb      	ldrb	r3, [r7, #14]
 8000a0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a0e:	d806      	bhi.n	8000a1e <pong_loop+0x82>
                player_score++;
 8000a10:	4b84      	ldr	r3, [pc, #528]	@ (8000c24 <pong_loop+0x288>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	3301      	adds	r3, #1
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	4b82      	ldr	r3, [pc, #520]	@ (8000c24 <pong_loop+0x288>)
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	e005      	b.n	8000a2a <pong_loop+0x8e>
            else
                mcu_score++;
 8000a1e:	4b82      	ldr	r3, [pc, #520]	@ (8000c28 <pong_loop+0x28c>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	3301      	adds	r3, #1
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b80      	ldr	r3, [pc, #512]	@ (8000c28 <pong_loop+0x28c>)
 8000a28:	701a      	strb	r2, [r3, #0]

            if (player_score == SCORE_LIMIT || mcu_score == SCORE_LIMIT) {
 8000a2a:	4b7e      	ldr	r3, [pc, #504]	@ (8000c24 <pong_loop+0x288>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b09      	cmp	r3, #9
 8000a30:	d003      	beq.n	8000a3a <pong_loop+0x9e>
 8000a32:	4b7d      	ldr	r3, [pc, #500]	@ (8000c28 <pong_loop+0x28c>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b09      	cmp	r3, #9
 8000a38:	d10d      	bne.n	8000a56 <pong_loop+0xba>
                win = (player_score > mcu_score);
 8000a3a:	4b7a      	ldr	r3, [pc, #488]	@ (8000c24 <pong_loop+0x288>)
 8000a3c:	781a      	ldrb	r2, [r3, #0]
 8000a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8000c28 <pong_loop+0x28c>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	429a      	cmp	r2, r3
 8000a44:	bf8c      	ite	hi
 8000a46:	2301      	movhi	r3, #1
 8000a48:	2300      	movls	r3, #0
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	4b77      	ldr	r3, [pc, #476]	@ (8000c2c <pong_loop+0x290>)
 8000a4e:	701a      	strb	r2, [r3, #0]
                game_over = true;
 8000a50:	4b77      	ldr	r3, [pc, #476]	@ (8000c30 <pong_loop+0x294>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
            }
        }

        // Horizontal walls
        if (new_y == 0 || new_y == 53) {
 8000a56:	7b7b      	ldrb	r3, [r7, #13]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d002      	beq.n	8000a62 <pong_loop+0xc6>
 8000a5c:	7b7b      	ldrb	r3, [r7, #13]
 8000a5e:	2b35      	cmp	r3, #53	@ 0x35
 8000a60:	d111      	bne.n	8000a86 <pong_loop+0xea>
            ball_dir_y = -ball_dir_y;
 8000a62:	4b6f      	ldr	r3, [pc, #444]	@ (8000c20 <pong_loop+0x284>)
 8000a64:	f993 3000 	ldrsb.w	r3, [r3]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	425b      	negs	r3, r3
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	b25a      	sxtb	r2, r3
 8000a70:	4b6b      	ldr	r3, [pc, #428]	@ (8000c20 <pong_loop+0x284>)
 8000a72:	701a      	strb	r2, [r3, #0]
            new_y += ball_dir_y + ball_dir_y;
 8000a74:	4b6a      	ldr	r3, [pc, #424]	@ (8000c20 <pong_loop+0x284>)
 8000a76:	f993 3000 	ldrsb.w	r3, [r3]
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	7b7b      	ldrb	r3, [r7, #13]
 8000a82:	4413      	add	r3, r2
 8000a84:	737b      	strb	r3, [r7, #13]
        }

        // CPU paddle collision
        if (new_x == MCU_X && new_y >= mcu_y && new_y <= mcu_y + PADDLE_HEIGHT) {
 8000a86:	220c      	movs	r2, #12
 8000a88:	7bbb      	ldrb	r3, [r7, #14]
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d11c      	bne.n	8000ac8 <pong_loop+0x12c>
 8000a8e:	4b69      	ldr	r3, [pc, #420]	@ (8000c34 <pong_loop+0x298>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	7b7a      	ldrb	r2, [r7, #13]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d317      	bcc.n	8000ac8 <pong_loop+0x12c>
 8000a98:	7b7a      	ldrb	r2, [r7, #13]
 8000a9a:	4b66      	ldr	r3, [pc, #408]	@ (8000c34 <pong_loop+0x298>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	330c      	adds	r3, #12
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	dc11      	bgt.n	8000ac8 <pong_loop+0x12c>
            ball_dir_x = -ball_dir_x;
 8000aa4:	4b5c      	ldr	r3, [pc, #368]	@ (8000c18 <pong_loop+0x27c>)
 8000aa6:	f993 3000 	ldrsb.w	r3, [r3]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	425b      	negs	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	b25a      	sxtb	r2, r3
 8000ab2:	4b59      	ldr	r3, [pc, #356]	@ (8000c18 <pong_loop+0x27c>)
 8000ab4:	701a      	strb	r2, [r3, #0]
            new_x += ball_dir_x + ball_dir_x;
 8000ab6:	4b58      	ldr	r3, [pc, #352]	@ (8000c18 <pong_loop+0x27c>)
 8000ab8:	f993 3000 	ldrsb.w	r3, [r3]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	7bbb      	ldrb	r3, [r7, #14]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	73bb      	strb	r3, [r7, #14]
        }

        // Player paddle collision
        if (new_x == PLAYER_X && new_y >= player_y && new_y <= player_y + PADDLE_HEIGHT) {
 8000ac8:	2273      	movs	r2, #115	@ 0x73
 8000aca:	7bbb      	ldrb	r3, [r7, #14]
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d11c      	bne.n	8000b0a <pong_loop+0x16e>
 8000ad0:	4b59      	ldr	r3, [pc, #356]	@ (8000c38 <pong_loop+0x29c>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	7b7a      	ldrb	r2, [r7, #13]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d317      	bcc.n	8000b0a <pong_loop+0x16e>
 8000ada:	7b7a      	ldrb	r2, [r7, #13]
 8000adc:	4b56      	ldr	r3, [pc, #344]	@ (8000c38 <pong_loop+0x29c>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	330c      	adds	r3, #12
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	dc11      	bgt.n	8000b0a <pong_loop+0x16e>
            ball_dir_x = -ball_dir_x;
 8000ae6:	4b4c      	ldr	r3, [pc, #304]	@ (8000c18 <pong_loop+0x27c>)
 8000ae8:	f993 3000 	ldrsb.w	r3, [r3]
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	425b      	negs	r3, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	4b48      	ldr	r3, [pc, #288]	@ (8000c18 <pong_loop+0x27c>)
 8000af6:	701a      	strb	r2, [r3, #0]
            new_x += ball_dir_x + ball_dir_x;
 8000af8:	4b47      	ldr	r3, [pc, #284]	@ (8000c18 <pong_loop+0x27c>)
 8000afa:	f993 3000 	ldrsb.w	r3, [r3]
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	7bbb      	ldrb	r3, [r7, #14]
 8000b06:	4413      	add	r3, r2
 8000b08:	73bb      	strb	r3, [r7, #14]
        }

        ball_x = new_x;
 8000b0a:	4a42      	ldr	r2, [pc, #264]	@ (8000c14 <pong_loop+0x278>)
 8000b0c:	7bbb      	ldrb	r3, [r7, #14]
 8000b0e:	7013      	strb	r3, [r2, #0]
        ball_y = new_y;
 8000b10:	4a42      	ldr	r2, [pc, #264]	@ (8000c1c <pong_loop+0x280>)
 8000b12:	7b7b      	ldrb	r3, [r7, #13]
 8000b14:	7013      	strb	r3, [r2, #0]

        last_ball_update = now;
 8000b16:	4a3e      	ldr	r2, [pc, #248]	@ (8000c10 <pong_loop+0x274>)
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	6013      	str	r3, [r2, #0]
        update_needed = true;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	73fb      	strb	r3, [r7, #15]
    }

    // ---- Paddle logic ----
    if (now - last_paddle_update > PADDLE_RATE) {
 8000b20:	4b46      	ldr	r3, [pc, #280]	@ (8000c3c <pong_loop+0x2a0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	68ba      	ldr	r2, [r7, #8]
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	2b40      	cmp	r3, #64	@ 0x40
 8000b2a:	d95d      	bls.n	8000be8 <pong_loop+0x24c>
        last_paddle_update = now;
 8000b2c:	4a43      	ldr	r2, [pc, #268]	@ (8000c3c <pong_loop+0x2a0>)
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	6013      	str	r3, [r2, #0]

        // Simple AI for MCU paddle
        uint8_t half = PADDLE_HEIGHT / 2;
 8000b32:	2306      	movs	r3, #6
 8000b34:	71fb      	strb	r3, [r7, #7]
        if (mcu_y + half > ball_y) mcu_y--;
 8000b36:	4b3f      	ldr	r3, [pc, #252]	@ (8000c34 <pong_loop+0x298>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	4413      	add	r3, r2
 8000b40:	4a36      	ldr	r2, [pc, #216]	@ (8000c1c <pong_loop+0x280>)
 8000b42:	7812      	ldrb	r2, [r2, #0]
 8000b44:	4293      	cmp	r3, r2
 8000b46:	dd06      	ble.n	8000b56 <pong_loop+0x1ba>
 8000b48:	4b3a      	ldr	r3, [pc, #232]	@ (8000c34 <pong_loop+0x298>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	4b38      	ldr	r3, [pc, #224]	@ (8000c34 <pong_loop+0x298>)
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	e00e      	b.n	8000b74 <pong_loop+0x1d8>
        else if (mcu_y + half < ball_y) mcu_y++;
 8000b56:	4b37      	ldr	r3, [pc, #220]	@ (8000c34 <pong_loop+0x298>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	461a      	mov	r2, r3
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	4413      	add	r3, r2
 8000b60:	4a2e      	ldr	r2, [pc, #184]	@ (8000c1c <pong_loop+0x280>)
 8000b62:	7812      	ldrb	r2, [r2, #0]
 8000b64:	4293      	cmp	r3, r2
 8000b66:	da05      	bge.n	8000b74 <pong_loop+0x1d8>
 8000b68:	4b32      	ldr	r3, [pc, #200]	@ (8000c34 <pong_loop+0x298>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	4b30      	ldr	r3, [pc, #192]	@ (8000c34 <pong_loop+0x298>)
 8000b72:	701a      	strb	r2, [r3, #0]

        if (mcu_y < 1) mcu_y = 1;
 8000b74:	4b2f      	ldr	r3, [pc, #188]	@ (8000c34 <pong_loop+0x298>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d102      	bne.n	8000b82 <pong_loop+0x1e6>
 8000b7c:	4b2d      	ldr	r3, [pc, #180]	@ (8000c34 <pong_loop+0x298>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
        if (mcu_y + PADDLE_HEIGHT > 53) mcu_y = 53 - PADDLE_HEIGHT;
 8000b82:	4b2c      	ldr	r3, [pc, #176]	@ (8000c34 <pong_loop+0x298>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b29      	cmp	r3, #41	@ 0x29
 8000b88:	d902      	bls.n	8000b90 <pong_loop+0x1f4>
 8000b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c34 <pong_loop+0x298>)
 8000b8c:	2229      	movs	r2, #41	@ 0x29
 8000b8e:	701a      	strb	r2, [r3, #0]

        // Player control
        if (read_button(UP_BUTTON_PORT, UP_BUTTON_PIN)) player_y--;
 8000b90:	2101      	movs	r1, #1
 8000b92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b96:	f7ff fe41 	bl	800081c <read_button>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d005      	beq.n	8000bac <pong_loop+0x210>
 8000ba0:	4b25      	ldr	r3, [pc, #148]	@ (8000c38 <pong_loop+0x29c>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	3b01      	subs	r3, #1
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	4b23      	ldr	r3, [pc, #140]	@ (8000c38 <pong_loop+0x29c>)
 8000baa:	701a      	strb	r2, [r3, #0]
        if (read_button(DOWN_BUTTON_PORT, DOWN_BUTTON_PIN)) player_y++;
 8000bac:	2102      	movs	r1, #2
 8000bae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb2:	f7ff fe33 	bl	800081c <read_button>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d005      	beq.n	8000bc8 <pong_loop+0x22c>
 8000bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c38 <pong_loop+0x29c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c38 <pong_loop+0x29c>)
 8000bc6:	701a      	strb	r2, [r3, #0]

        if (player_y < 1) player_y = 1;
 8000bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c38 <pong_loop+0x29c>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d102      	bne.n	8000bd6 <pong_loop+0x23a>
 8000bd0:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <pong_loop+0x29c>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
        if (player_y + PADDLE_HEIGHT > 53) player_y = 53 - PADDLE_HEIGHT;
 8000bd6:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <pong_loop+0x29c>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b29      	cmp	r3, #41	@ 0x29
 8000bdc:	d902      	bls.n	8000be4 <pong_loop+0x248>
 8000bde:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <pong_loop+0x29c>)
 8000be0:	2229      	movs	r2, #41	@ 0x29
 8000be2:	701a      	strb	r2, [r3, #0]

        update_needed = true;
 8000be4:	2301      	movs	r3, #1
 8000be6:	73fb      	strb	r3, [r7, #15]
    }

    // ---- Game over screen ----
    if (update_needed) {
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d03b      	beq.n	8000c66 <pong_loop+0x2ca>
        if (game_over) {
 8000bee:	4b10      	ldr	r3, [pc, #64]	@ (8000c30 <pong_loop+0x294>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d035      	beq.n	8000c62 <pong_loop+0x2c6>
            ssd1306_Clear();
 8000bf6:	f000 fa19 	bl	800102c <ssd1306_Clear>
            ssd1306_SetCursor(30, 28);
 8000bfa:	211c      	movs	r1, #28
 8000bfc:	201e      	movs	r0, #30
 8000bfe:	f000 fbd7 	bl	80013b0 <ssd1306_SetCursor>
            ssd1306_WriteString(win ? "YOU WIN!" : "YOU LOSE!", Font_7x10, White);
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <pong_loop+0x290>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d01c      	beq.n	8000c44 <pong_loop+0x2a8>
 8000c0a:	480d      	ldr	r0, [pc, #52]	@ (8000c40 <pong_loop+0x2a4>)
 8000c0c:	e01b      	b.n	8000c46 <pong_loop+0x2aa>
 8000c0e:	bf00      	nop
 8000c10:	20000160 	.word	0x20000160
 8000c14:	20000000 	.word	0x20000000
 8000c18:	20000002 	.word	0x20000002
 8000c1c:	20000001 	.word	0x20000001
 8000c20:	20000003 	.word	0x20000003
 8000c24:	2000015e 	.word	0x2000015e
 8000c28:	2000015f 	.word	0x2000015f
 8000c2c:	2000015d 	.word	0x2000015d
 8000c30:	2000015c 	.word	0x2000015c
 8000c34:	20000004 	.word	0x20000004
 8000c38:	20000005 	.word	0x20000005
 8000c3c:	20000164 	.word	0x20000164
 8000c40:	08004f94 	.word	0x08004f94
 8000c44:	480a      	ldr	r0, [pc, #40]	@ (8000c70 <pong_loop+0x2d4>)
 8000c46:	4b0b      	ldr	r3, [pc, #44]	@ (8000c74 <pong_loop+0x2d8>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	9200      	str	r2, [sp, #0]
 8000c4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c4e:	f000 fb89 	bl	8001364 <ssd1306_WriteString>
            ssd1306_UpdateScreen();
 8000c52:	f000 fa79 	bl	8001148 <ssd1306_UpdateScreen>
            HAL_Delay(3000);
 8000c56:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000c5a:	f000 fd11 	bl	8001680 <HAL_Delay>
            resetGame();
 8000c5e:	f7ff fe69 	bl	8000934 <resetGame>
        }
        drawGame();
 8000c62:	f7ff fdff 	bl	8000864 <drawGame>
    }
}
 8000c66:	bf00      	nop
 8000c68:	3710      	adds	r7, #16
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	08004fa0 	.word	0x08004fa0
 8000c74:	0800576c 	.word	0x0800576c

08000c78 <pong_setup>:

/* Call this once at startup */
void pong_setup(void) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af02      	add	r7, sp, #8
    ssd1306_Clear();
 8000c7e:	f000 f9d5 	bl	800102c <ssd1306_Clear>
    drawCourt();
 8000c82:	f7ff fde0 	bl	8000846 <drawCourt>
    ssd1306_SetCursor(10, 24);
 8000c86:	2118      	movs	r1, #24
 8000c88:	200a      	movs	r0, #10
 8000c8a:	f000 fb91 	bl	80013b0 <ssd1306_SetCursor>
    ssd1306_WriteString("PONG START", Font_7x10, White);
 8000c8e:	4b09      	ldr	r3, [pc, #36]	@ (8000cb4 <pong_setup+0x3c>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	9200      	str	r2, [sp, #0]
 8000c94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c96:	4808      	ldr	r0, [pc, #32]	@ (8000cb8 <pong_setup+0x40>)
 8000c98:	f000 fb64 	bl	8001364 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000c9c:	f000 fa54 	bl	8001148 <ssd1306_UpdateScreen>
    HAL_Delay(1500);
 8000ca0:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000ca4:	f000 fcec 	bl	8001680 <HAL_Delay>
    resetGame();
 8000ca8:	f7ff fe44 	bl	8000934 <resetGame>
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	0800576c 	.word	0x0800576c
 8000cb8:	08004fac 	.word	0x08004fac

08000cbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cc6:	4a0e      	ldr	r2, [pc, #56]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cce:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cda:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <HAL_MspInit+0x44>)
 8000cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cde:	4a08      	ldr	r2, [pc, #32]	@ (8000d00 <HAL_MspInit+0x44>)
 8000ce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ce6:	4b06      	ldr	r3, [pc, #24]	@ (8000d00 <HAL_MspInit+0x44>)
 8000ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cee:	603b      	str	r3, [r7, #0]
 8000cf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	40021000 	.word	0x40021000

08000d04 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b0ac      	sub	sp, #176	@ 0xb0
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d1c:	f107 0314 	add.w	r3, r7, #20
 8000d20:	2288      	movs	r2, #136	@ 0x88
 8000d22:	2100      	movs	r1, #0
 8000d24:	4618      	mov	r0, r3
 8000d26:	f003 fca9 	bl	800467c <memset>
  if(hi2c->Instance==I2C1)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a21      	ldr	r2, [pc, #132]	@ (8000db4 <HAL_I2C_MspInit+0xb0>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d13b      	bne.n	8000dac <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d34:	2340      	movs	r3, #64	@ 0x40
 8000d36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d3c:	f107 0314 	add.w	r3, r7, #20
 8000d40:	4618      	mov	r0, r3
 8000d42:	f002 fa9b 	bl	800327c <HAL_RCCEx_PeriphCLKConfig>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000d4c:	f7ff fd60 	bl	8000810 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d50:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <HAL_I2C_MspInit+0xb4>)
 8000d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d54:	4a18      	ldr	r2, [pc, #96]	@ (8000db8 <HAL_I2C_MspInit+0xb4>)
 8000d56:	f043 0302 	orr.w	r3, r3, #2
 8000d5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d5c:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <HAL_I2C_MspInit+0xb4>)
 8000d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d60:	f003 0302 	and.w	r3, r3, #2
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d70:	2312      	movs	r3, #18
 8000d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d82:	2304      	movs	r3, #4
 8000d84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	480b      	ldr	r0, [pc, #44]	@ (8000dbc <HAL_I2C_MspInit+0xb8>)
 8000d90:	f000 fd80 	bl	8001894 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d94:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <HAL_I2C_MspInit+0xb4>)
 8000d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d98:	4a07      	ldr	r2, [pc, #28]	@ (8000db8 <HAL_I2C_MspInit+0xb4>)
 8000d9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000da0:	4b05      	ldr	r3, [pc, #20]	@ (8000db8 <HAL_I2C_MspInit+0xb4>)
 8000da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000dac:	bf00      	nop
 8000dae:	37b0      	adds	r7, #176	@ 0xb0
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40005400 	.word	0x40005400
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	48000400 	.word	0x48000400

08000dc0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ac      	sub	sp, #176	@ 0xb0
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	2288      	movs	r2, #136	@ 0x88
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f003 fc4b 	bl	800467c <memset>
  if(huart->Instance==USART2)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a21      	ldr	r2, [pc, #132]	@ (8000e70 <HAL_UART_MspInit+0xb0>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d13b      	bne.n	8000e68 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000df0:	2302      	movs	r3, #2
 8000df2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000df4:	2300      	movs	r3, #0
 8000df6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f002 fa3d 	bl	800327c <HAL_RCCEx_PeriphCLKConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e08:	f7ff fd02 	bl	8000810 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e0c:	4b19      	ldr	r3, [pc, #100]	@ (8000e74 <HAL_UART_MspInit+0xb4>)
 8000e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e10:	4a18      	ldr	r2, [pc, #96]	@ (8000e74 <HAL_UART_MspInit+0xb4>)
 8000e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e18:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <HAL_UART_MspInit+0xb4>)
 8000e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <HAL_UART_MspInit+0xb4>)
 8000e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e28:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <HAL_UART_MspInit+0xb4>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e30:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <HAL_UART_MspInit+0xb4>)
 8000e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e3c:	230c      	movs	r3, #12
 8000e3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e42:	2302      	movs	r3, #2
 8000e44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e54:	2307      	movs	r3, #7
 8000e56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e5e:	4619      	mov	r1, r3
 8000e60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e64:	f000 fd16 	bl	8001894 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e68:	bf00      	nop
 8000e6a:	37b0      	adds	r7, #176	@ 0xb0
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40004400 	.word	0x40004400
 8000e74:	40021000 	.word	0x40021000

08000e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <NMI_Handler+0x4>

08000e80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <HardFault_Handler+0x4>

08000e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <MemManage_Handler+0x4>

08000e90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <BusFault_Handler+0x4>

08000e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <UsageFault_Handler+0x4>

08000ea0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ece:	f000 fbb7 	bl	8001640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee0:	4a14      	ldr	r2, [pc, #80]	@ (8000f34 <_sbrk+0x5c>)
 8000ee2:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <_sbrk+0x60>)
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d102      	bne.n	8000efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <_sbrk+0x64>)
 8000ef6:	4a12      	ldr	r2, [pc, #72]	@ (8000f40 <_sbrk+0x68>)
 8000ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000efa:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d207      	bcs.n	8000f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f08:	f003 fbc0 	bl	800468c <__errno>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	220c      	movs	r2, #12
 8000f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	e009      	b.n	8000f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f18:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1e:	4b07      	ldr	r3, [pc, #28]	@ (8000f3c <_sbrk+0x64>)
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	4a05      	ldr	r2, [pc, #20]	@ (8000f3c <_sbrk+0x64>)
 8000f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f2a:	68fb      	ldr	r3, [r7, #12]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20018000 	.word	0x20018000
 8000f38:	00000400 	.word	0x00000400
 8000f3c:	20000168 	.word	0x20000168
 8000f40:	200006c0 	.word	0x200006c0

08000f44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <SystemInit+0x20>)
 8000f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f4e:	4a05      	ldr	r2, [pc, #20]	@ (8000f64 <SystemInit+0x20>)
 8000f50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fa0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f6c:	f7ff ffea 	bl	8000f44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f70:	480c      	ldr	r0, [pc, #48]	@ (8000fa4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f72:	490d      	ldr	r1, [pc, #52]	@ (8000fa8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f74:	4a0d      	ldr	r2, [pc, #52]	@ (8000fac <LoopForever+0xe>)
  movs r3, #0
 8000f76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f78:	e002      	b.n	8000f80 <LoopCopyDataInit>

08000f7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f7e:	3304      	adds	r3, #4

08000f80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f84:	d3f9      	bcc.n	8000f7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f88:	4c0a      	ldr	r4, [pc, #40]	@ (8000fb4 <LoopForever+0x16>)
  movs r3, #0
 8000f8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f8c:	e001      	b.n	8000f92 <LoopFillZerobss>

08000f8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f90:	3204      	adds	r2, #4

08000f92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f94:	d3fb      	bcc.n	8000f8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f96:	f003 fb7f 	bl	8004698 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f9a:	f7ff faff 	bl	800059c <main>

08000f9e <LoopForever>:

LoopForever:
    b LoopForever
 8000f9e:	e7fe      	b.n	8000f9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fa0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa8:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000fac:	080057bc 	.word	0x080057bc
  ldr r2, =_sbss
 8000fb0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000fb4:	200006c0 	.word	0x200006c0

08000fb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb8:	e7fe      	b.n	8000fb8 <ADC1_2_IRQHandler>

08000fba <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af04      	add	r7, sp, #16
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd6:	9302      	str	r3, [sp, #8]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	1dfb      	adds	r3, r7, #7
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2178      	movs	r1, #120	@ 0x78
 8000fe6:	4803      	ldr	r0, [pc, #12]	@ (8000ff4 <ssd1306_WriteCommand+0x2c>)
 8000fe8:	f000 feca 	bl	8001d80 <HAL_I2C_Mem_Write>
}
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000080 	.word	0x20000080

08000ff8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	b29b      	uxth	r3, r3
 8001006:	f04f 32ff 	mov.w	r2, #4294967295
 800100a:	9202      	str	r2, [sp, #8]
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	2240      	movs	r2, #64	@ 0x40
 8001016:	2178      	movs	r1, #120	@ 0x78
 8001018:	4803      	ldr	r0, [pc, #12]	@ (8001028 <ssd1306_WriteData+0x30>)
 800101a:	f000 feb1 	bl	8001d80 <HAL_I2C_Mem_Write>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000080 	.word	0x20000080

0800102c <ssd1306_Clear>:
        ret = SSD1306_OK;
    }
    return ret;
}

void ssd1306_Clear(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8001030:	2000      	movs	r0, #0
 8001032:	f000 f871 	bl	8001118 <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 8001036:	2100      	movs	r1, #0
 8001038:	2000      	movs	r0, #0
 800103a:	f000 f9b9 	bl	80013b0 <ssd1306_SetCursor>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <ssd1306_Init>:

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001048:	f7ff ffb7 	bl	8000fba <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800104c:	2064      	movs	r0, #100	@ 0x64
 800104e:	f000 fb17 	bl	8001680 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001052:	2000      	movs	r0, #0
 8001054:	f000 fa7a 	bl	800154c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001058:	2020      	movs	r0, #32
 800105a:	f7ff ffb5 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800105e:	2000      	movs	r0, #0
 8001060:	f7ff ffb2 	bl	8000fc8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001064:	20b0      	movs	r0, #176	@ 0xb0
 8001066:	f7ff ffaf 	bl	8000fc8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800106a:	20c8      	movs	r0, #200	@ 0xc8
 800106c:	f7ff ffac 	bl	8000fc8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001070:	2000      	movs	r0, #0
 8001072:	f7ff ffa9 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001076:	2010      	movs	r0, #16
 8001078:	f7ff ffa6 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800107c:	2040      	movs	r0, #64	@ 0x40
 800107e:	f7ff ffa3 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001082:	20ff      	movs	r0, #255	@ 0xff
 8001084:	f000 fa4f 	bl	8001526 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001088:	20a1      	movs	r0, #161	@ 0xa1
 800108a:	f7ff ff9d 	bl	8000fc8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800108e:	20a6      	movs	r0, #166	@ 0xa6
 8001090:	f7ff ff9a 	bl	8000fc8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001094:	20a8      	movs	r0, #168	@ 0xa8
 8001096:	f7ff ff97 	bl	8000fc8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800109a:	203f      	movs	r0, #63	@ 0x3f
 800109c:	f7ff ff94 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80010a0:	20a4      	movs	r0, #164	@ 0xa4
 80010a2:	f7ff ff91 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80010a6:	20d3      	movs	r0, #211	@ 0xd3
 80010a8:	f7ff ff8e 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff ff8b 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80010b2:	20d5      	movs	r0, #213	@ 0xd5
 80010b4:	f7ff ff88 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80010b8:	20f0      	movs	r0, #240	@ 0xf0
 80010ba:	f7ff ff85 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80010be:	20d9      	movs	r0, #217	@ 0xd9
 80010c0:	f7ff ff82 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80010c4:	2022      	movs	r0, #34	@ 0x22
 80010c6:	f7ff ff7f 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80010ca:	20da      	movs	r0, #218	@ 0xda
 80010cc:	f7ff ff7c 	bl	8000fc8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80010d0:	2012      	movs	r0, #18
 80010d2:	f7ff ff79 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80010d6:	20db      	movs	r0, #219	@ 0xdb
 80010d8:	f7ff ff76 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80010dc:	2020      	movs	r0, #32
 80010de:	f7ff ff73 	bl	8000fc8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80010e2:	208d      	movs	r0, #141	@ 0x8d
 80010e4:	f7ff ff70 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80010e8:	2014      	movs	r0, #20
 80010ea:	f7ff ff6d 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80010ee:	2001      	movs	r0, #1
 80010f0:	f000 fa2c 	bl	800154c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80010f4:	2000      	movs	r0, #0
 80010f6:	f000 f80f 	bl	8001118 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80010fa:	f000 f825 	bl	8001148 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80010fe:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <ssd1306_Init+0xd0>)
 8001100:	2200      	movs	r2, #0
 8001102:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001104:	4b03      	ldr	r3, [pc, #12]	@ (8001114 <ssd1306_Init+0xd0>)
 8001106:	2200      	movs	r2, #0
 8001108:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800110a:	4b02      	ldr	r3, [pc, #8]	@ (8001114 <ssd1306_Init+0xd0>)
 800110c:	2201      	movs	r2, #1
 800110e:	711a      	strb	r2, [r3, #4]
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000056c 	.word	0x2000056c

08001118 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <ssd1306_Fill+0x14>
 8001128:	2300      	movs	r3, #0
 800112a:	e000      	b.n	800112e <ssd1306_Fill+0x16>
 800112c:	23ff      	movs	r3, #255	@ 0xff
 800112e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001132:	4619      	mov	r1, r3
 8001134:	4803      	ldr	r0, [pc, #12]	@ (8001144 <ssd1306_Fill+0x2c>)
 8001136:	f003 faa1 	bl	800467c <memset>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	2000016c 	.word	0x2000016c

08001148 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800114e:	2300      	movs	r3, #0
 8001150:	71fb      	strb	r3, [r7, #7]
 8001152:	e016      	b.n	8001182 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	3b50      	subs	r3, #80	@ 0x50
 8001158:	b2db      	uxtb	r3, r3
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff34 	bl	8000fc8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001160:	2000      	movs	r0, #0
 8001162:	f7ff ff31 	bl	8000fc8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001166:	2010      	movs	r0, #16
 8001168:	f7ff ff2e 	bl	8000fc8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	01db      	lsls	r3, r3, #7
 8001170:	4a08      	ldr	r2, [pc, #32]	@ (8001194 <ssd1306_UpdateScreen+0x4c>)
 8001172:	4413      	add	r3, r2
 8001174:	2180      	movs	r1, #128	@ 0x80
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff3e 	bl	8000ff8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	3301      	adds	r3, #1
 8001180:	71fb      	strb	r3, [r7, #7]
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2b07      	cmp	r3, #7
 8001186:	d9e5      	bls.n	8001154 <ssd1306_UpdateScreen+0xc>
    }
}
 8001188:	bf00      	nop
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	2000016c 	.word	0x2000016c

08001198 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
 80011a2:	460b      	mov	r3, r1
 80011a4:	71bb      	strb	r3, [r7, #6]
 80011a6:	4613      	mov	r3, r2
 80011a8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db3d      	blt.n	800122e <ssd1306_DrawPixel+0x96>
 80011b2:	79bb      	ldrb	r3, [r7, #6]
 80011b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80011b6:	d83a      	bhi.n	800122e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80011b8:	797b      	ldrb	r3, [r7, #5]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d11a      	bne.n	80011f4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	79bb      	ldrb	r3, [r7, #6]
 80011c2:	08db      	lsrs	r3, r3, #3
 80011c4:	b2d8      	uxtb	r0, r3
 80011c6:	4603      	mov	r3, r0
 80011c8:	01db      	lsls	r3, r3, #7
 80011ca:	4413      	add	r3, r2
 80011cc:	4a1b      	ldr	r2, [pc, #108]	@ (800123c <ssd1306_DrawPixel+0xa4>)
 80011ce:	5cd3      	ldrb	r3, [r2, r3]
 80011d0:	b25a      	sxtb	r2, r3
 80011d2:	79bb      	ldrb	r3, [r7, #6]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2101      	movs	r1, #1
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b259      	sxtb	r1, r3
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	4603      	mov	r3, r0
 80011e8:	01db      	lsls	r3, r3, #7
 80011ea:	4413      	add	r3, r2
 80011ec:	b2c9      	uxtb	r1, r1
 80011ee:	4a13      	ldr	r2, [pc, #76]	@ (800123c <ssd1306_DrawPixel+0xa4>)
 80011f0:	54d1      	strb	r1, [r2, r3]
 80011f2:	e01d      	b.n	8001230 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80011f4:	79fa      	ldrb	r2, [r7, #7]
 80011f6:	79bb      	ldrb	r3, [r7, #6]
 80011f8:	08db      	lsrs	r3, r3, #3
 80011fa:	b2d8      	uxtb	r0, r3
 80011fc:	4603      	mov	r3, r0
 80011fe:	01db      	lsls	r3, r3, #7
 8001200:	4413      	add	r3, r2
 8001202:	4a0e      	ldr	r2, [pc, #56]	@ (800123c <ssd1306_DrawPixel+0xa4>)
 8001204:	5cd3      	ldrb	r3, [r2, r3]
 8001206:	b25a      	sxtb	r2, r3
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	2101      	movs	r1, #1
 8001210:	fa01 f303 	lsl.w	r3, r1, r3
 8001214:	b25b      	sxtb	r3, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	b25b      	sxtb	r3, r3
 800121a:	4013      	ands	r3, r2
 800121c:	b259      	sxtb	r1, r3
 800121e:	79fa      	ldrb	r2, [r7, #7]
 8001220:	4603      	mov	r3, r0
 8001222:	01db      	lsls	r3, r3, #7
 8001224:	4413      	add	r3, r2
 8001226:	b2c9      	uxtb	r1, r1
 8001228:	4a04      	ldr	r2, [pc, #16]	@ (800123c <ssd1306_DrawPixel+0xa4>)
 800122a:	54d1      	strb	r1, [r2, r3]
 800122c:	e000      	b.n	8001230 <ssd1306_DrawPixel+0x98>
        return;
 800122e:	bf00      	nop
    }
}
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	2000016c 	.word	0x2000016c

08001240 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b089      	sub	sp, #36	@ 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	4604      	mov	r4, r0
 8001248:	4638      	mov	r0, r7
 800124a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800124e:	4623      	mov	r3, r4
 8001250:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b1f      	cmp	r3, #31
 8001256:	d902      	bls.n	800125e <ssd1306_WriteChar+0x1e>
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	2b7e      	cmp	r3, #126	@ 0x7e
 800125c:	d901      	bls.n	8001262 <ssd1306_WriteChar+0x22>
        return 0;
 800125e:	2300      	movs	r3, #0
 8001260:	e079      	b.n	8001356 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <ssd1306_WriteChar+0x34>
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	3b20      	subs	r3, #32
 800126e:	4413      	add	r3, r2
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	e000      	b.n	8001276 <ssd1306_WriteChar+0x36>
 8001274:	783b      	ldrb	r3, [r7, #0]
 8001276:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001278:	4b39      	ldr	r3, [pc, #228]	@ (8001360 <ssd1306_WriteChar+0x120>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	7dfb      	ldrb	r3, [r7, #23]
 8001280:	4413      	add	r3, r2
 8001282:	2b80      	cmp	r3, #128	@ 0x80
 8001284:	dc06      	bgt.n	8001294 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001286:	4b36      	ldr	r3, [pc, #216]	@ (8001360 <ssd1306_WriteChar+0x120>)
 8001288:	885b      	ldrh	r3, [r3, #2]
 800128a:	461a      	mov	r2, r3
 800128c:	787b      	ldrb	r3, [r7, #1]
 800128e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001290:	2b40      	cmp	r3, #64	@ 0x40
 8001292:	dd01      	ble.n	8001298 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001294:	2300      	movs	r3, #0
 8001296:	e05e      	b.n	8001356 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
 800129c:	e04d      	b.n	800133a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	3b20      	subs	r3, #32
 80012a4:	7879      	ldrb	r1, [r7, #1]
 80012a6:	fb01 f303 	mul.w	r3, r1, r3
 80012aa:	4619      	mov	r1, r3
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	440b      	add	r3, r1
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	4413      	add	r3, r2
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80012b8:	2300      	movs	r3, #0
 80012ba:	61bb      	str	r3, [r7, #24]
 80012bc:	e036      	b.n	800132c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d013      	beq.n	80012f6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80012ce:	4b24      	ldr	r3, [pc, #144]	@ (8001360 <ssd1306_WriteChar+0x120>)
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	4413      	add	r3, r2
 80012da:	b2d8      	uxtb	r0, r3
 80012dc:	4b20      	ldr	r3, [pc, #128]	@ (8001360 <ssd1306_WriteChar+0x120>)
 80012de:	885b      	ldrh	r3, [r3, #2]
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	4413      	add	r3, r2
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80012ee:	4619      	mov	r1, r3
 80012f0:	f7ff ff52 	bl	8001198 <ssd1306_DrawPixel>
 80012f4:	e017      	b.n	8001326 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80012f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001360 <ssd1306_WriteChar+0x120>)
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	4413      	add	r3, r2
 8001302:	b2d8      	uxtb	r0, r3
 8001304:	4b16      	ldr	r3, [pc, #88]	@ (8001360 <ssd1306_WriteChar+0x120>)
 8001306:	885b      	ldrh	r3, [r3, #2]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	b2db      	uxtb	r3, r3
 800130e:	4413      	add	r3, r2
 8001310:	b2d9      	uxtb	r1, r3
 8001312:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001316:	2b00      	cmp	r3, #0
 8001318:	bf0c      	ite	eq
 800131a:	2301      	moveq	r3, #1
 800131c:	2300      	movne	r3, #0
 800131e:	b2db      	uxtb	r3, r3
 8001320:	461a      	mov	r2, r3
 8001322:	f7ff ff39 	bl	8001198 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	3301      	adds	r3, #1
 800132a:	61bb      	str	r3, [r7, #24]
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	429a      	cmp	r2, r3
 8001332:	d3c4      	bcc.n	80012be <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	3301      	adds	r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
 800133a:	787b      	ldrb	r3, [r7, #1]
 800133c:	461a      	mov	r2, r3
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	4293      	cmp	r3, r2
 8001342:	d3ac      	bcc.n	800129e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001344:	4b06      	ldr	r3, [pc, #24]	@ (8001360 <ssd1306_WriteChar+0x120>)
 8001346:	881a      	ldrh	r2, [r3, #0]
 8001348:	7dfb      	ldrb	r3, [r7, #23]
 800134a:	b29b      	uxth	r3, r3
 800134c:	4413      	add	r3, r2
 800134e:	b29a      	uxth	r2, r3
 8001350:	4b03      	ldr	r3, [pc, #12]	@ (8001360 <ssd1306_WriteChar+0x120>)
 8001352:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001354:	7bfb      	ldrb	r3, [r7, #15]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3724      	adds	r7, #36	@ 0x24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd90      	pop	{r4, r7, pc}
 800135e:	bf00      	nop
 8001360:	2000056c 	.word	0x2000056c

08001364 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af02      	add	r7, sp, #8
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	4638      	mov	r0, r7
 800136e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001372:	e013      	b.n	800139c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	7818      	ldrb	r0, [r3, #0]
 8001378:	7e3b      	ldrb	r3, [r7, #24]
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	463b      	mov	r3, r7
 800137e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001380:	f7ff ff5e 	bl	8001240 <ssd1306_WriteChar>
 8001384:	4603      	mov	r3, r0
 8001386:	461a      	mov	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	429a      	cmp	r2, r3
 800138e:	d002      	beq.n	8001396 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	e008      	b.n	80013a8 <ssd1306_WriteString+0x44>
        }
        str++;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	3301      	adds	r3, #1
 800139a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1e7      	bne.n	8001374 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	781b      	ldrb	r3, [r3, #0]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	460a      	mov	r2, r1
 80013ba:	71fb      	strb	r3, [r7, #7]
 80013bc:	4613      	mov	r3, r2
 80013be:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <ssd1306_SetCursor+0x2c>)
 80013c6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	4b03      	ldr	r3, [pc, #12]	@ (80013dc <ssd1306_SetCursor+0x2c>)
 80013ce:	805a      	strh	r2, [r3, #2]
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	2000056c 	.word	0x2000056c

080013e0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80013e0:	b590      	push	{r4, r7, lr}
 80013e2:	b089      	sub	sp, #36	@ 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4604      	mov	r4, r0
 80013e8:	4608      	mov	r0, r1
 80013ea:	4611      	mov	r1, r2
 80013ec:	461a      	mov	r2, r3
 80013ee:	4623      	mov	r3, r4
 80013f0:	71fb      	strb	r3, [r7, #7]
 80013f2:	4603      	mov	r3, r0
 80013f4:	71bb      	strb	r3, [r7, #6]
 80013f6:	460b      	mov	r3, r1
 80013f8:	717b      	strb	r3, [r7, #5]
 80013fa:	4613      	mov	r3, r2
 80013fc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80013fe:	797a      	ldrb	r2, [r7, #5]
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	bfb8      	it	lt
 8001408:	425b      	neglt	r3, r3
 800140a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 800140c:	793a      	ldrb	r2, [r7, #4]
 800140e:	79bb      	ldrb	r3, [r7, #6]
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	bfb8      	it	lt
 8001416:	425b      	neglt	r3, r3
 8001418:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 800141a:	79fa      	ldrb	r2, [r7, #7]
 800141c:	797b      	ldrb	r3, [r7, #5]
 800141e:	429a      	cmp	r2, r3
 8001420:	d201      	bcs.n	8001426 <ssd1306_Line+0x46>
 8001422:	2301      	movs	r3, #1
 8001424:	e001      	b.n	800142a <ssd1306_Line+0x4a>
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
 800142a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 800142c:	79ba      	ldrb	r2, [r7, #6]
 800142e:	793b      	ldrb	r3, [r7, #4]
 8001430:	429a      	cmp	r2, r3
 8001432:	d201      	bcs.n	8001438 <ssd1306_Line+0x58>
 8001434:	2301      	movs	r3, #1
 8001436:	e001      	b.n	800143c <ssd1306_Line+0x5c>
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001446:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800144a:	7939      	ldrb	r1, [r7, #4]
 800144c:	797b      	ldrb	r3, [r7, #5]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff fea2 	bl	8001198 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001454:	e024      	b.n	80014a0 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001456:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800145a:	79b9      	ldrb	r1, [r7, #6]
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff fe9a 	bl	8001198 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	425b      	negs	r3, r3
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	429a      	cmp	r2, r3
 8001472:	dd08      	ble.n	8001486 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001474:	69fa      	ldr	r2, [r7, #28]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	b2da      	uxtb	r2, r3
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	4413      	add	r3, r2
 8001484:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	429a      	cmp	r2, r3
 800148c:	da08      	bge.n	80014a0 <ssd1306_Line+0xc0>
            error += deltaX;
 800148e:	69fa      	ldr	r2, [r7, #28]
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	4413      	add	r3, r2
 8001494:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	b2da      	uxtb	r2, r3
 800149a:	79bb      	ldrb	r3, [r7, #6]
 800149c:	4413      	add	r3, r2
 800149e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 80014a0:	79fa      	ldrb	r2, [r7, #7]
 80014a2:	797b      	ldrb	r3, [r7, #5]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d1d6      	bne.n	8001456 <ssd1306_Line+0x76>
 80014a8:	79ba      	ldrb	r2, [r7, #6]
 80014aa:	793b      	ldrb	r3, [r7, #4]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d1d2      	bne.n	8001456 <ssd1306_Line+0x76>
        }
    }
    return;
 80014b0:	bf00      	nop
}
 80014b2:	3724      	adds	r7, #36	@ 0x24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd90      	pop	{r4, r7, pc}

080014b8 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af02      	add	r7, sp, #8
 80014be:	4604      	mov	r4, r0
 80014c0:	4608      	mov	r0, r1
 80014c2:	4611      	mov	r1, r2
 80014c4:	461a      	mov	r2, r3
 80014c6:	4623      	mov	r3, r4
 80014c8:	71fb      	strb	r3, [r7, #7]
 80014ca:	4603      	mov	r3, r0
 80014cc:	71bb      	strb	r3, [r7, #6]
 80014ce:	460b      	mov	r3, r1
 80014d0:	717b      	strb	r3, [r7, #5]
 80014d2:	4613      	mov	r3, r2
 80014d4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 80014d6:	79bc      	ldrb	r4, [r7, #6]
 80014d8:	797a      	ldrb	r2, [r7, #5]
 80014da:	79b9      	ldrb	r1, [r7, #6]
 80014dc:	79f8      	ldrb	r0, [r7, #7]
 80014de:	7e3b      	ldrb	r3, [r7, #24]
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	4623      	mov	r3, r4
 80014e4:	f7ff ff7c 	bl	80013e0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80014e8:	793c      	ldrb	r4, [r7, #4]
 80014ea:	797a      	ldrb	r2, [r7, #5]
 80014ec:	79b9      	ldrb	r1, [r7, #6]
 80014ee:	7978      	ldrb	r0, [r7, #5]
 80014f0:	7e3b      	ldrb	r3, [r7, #24]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	4623      	mov	r3, r4
 80014f6:	f7ff ff73 	bl	80013e0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80014fa:	793c      	ldrb	r4, [r7, #4]
 80014fc:	79fa      	ldrb	r2, [r7, #7]
 80014fe:	7939      	ldrb	r1, [r7, #4]
 8001500:	7978      	ldrb	r0, [r7, #5]
 8001502:	7e3b      	ldrb	r3, [r7, #24]
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	4623      	mov	r3, r4
 8001508:	f7ff ff6a 	bl	80013e0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 800150c:	79bc      	ldrb	r4, [r7, #6]
 800150e:	79fa      	ldrb	r2, [r7, #7]
 8001510:	7939      	ldrb	r1, [r7, #4]
 8001512:	79f8      	ldrb	r0, [r7, #7]
 8001514:	7e3b      	ldrb	r3, [r7, #24]
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	4623      	mov	r3, r4
 800151a:	f7ff ff61 	bl	80013e0 <ssd1306_Line>

    return;
 800151e:	bf00      	nop
}
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}

08001526 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001526:	b580      	push	{r7, lr}
 8001528:	b084      	sub	sp, #16
 800152a:	af00      	add	r7, sp, #0
 800152c:	4603      	mov	r3, r0
 800152e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001530:	2381      	movs	r3, #129	@ 0x81
 8001532:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fd46 	bl	8000fc8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fd42 	bl	8000fc8 <ssd1306_WriteCommand>
}
 8001544:	bf00      	nop
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800155c:	23af      	movs	r3, #175	@ 0xaf
 800155e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001560:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <ssd1306_SetDisplayOn+0x38>)
 8001562:	2201      	movs	r2, #1
 8001564:	715a      	strb	r2, [r3, #5]
 8001566:	e004      	b.n	8001572 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001568:	23ae      	movs	r3, #174	@ 0xae
 800156a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800156c:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <ssd1306_SetDisplayOn+0x38>)
 800156e:	2200      	movs	r2, #0
 8001570:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fd27 	bl	8000fc8 <ssd1306_WriteCommand>
}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000056c 	.word	0x2000056c

08001588 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800158e:	2300      	movs	r3, #0
 8001590:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001592:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <HAL_Init+0x3c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a0b      	ldr	r2, [pc, #44]	@ (80015c4 <HAL_Init+0x3c>)
 8001598:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800159c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159e:	2003      	movs	r0, #3
 80015a0:	f000 f944 	bl	800182c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015a4:	2000      	movs	r0, #0
 80015a6:	f000 f80f 	bl	80015c8 <HAL_InitTick>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	71fb      	strb	r3, [r7, #7]
 80015b4:	e001      	b.n	80015ba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015b6:	f7ff fb81 	bl	8000cbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015ba:	79fb      	ldrb	r3, [r7, #7]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40022000 	.word	0x40022000

080015c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015d0:	2300      	movs	r3, #0
 80015d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015d4:	4b17      	ldr	r3, [pc, #92]	@ (8001634 <HAL_InitTick+0x6c>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d023      	beq.n	8001624 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015dc:	4b16      	ldr	r3, [pc, #88]	@ (8001638 <HAL_InitTick+0x70>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b14      	ldr	r3, [pc, #80]	@ (8001634 <HAL_InitTick+0x6c>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	4619      	mov	r1, r3
 80015e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 f941 	bl	800187a <HAL_SYSTICK_Config>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d10f      	bne.n	800161e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b0f      	cmp	r3, #15
 8001602:	d809      	bhi.n	8001618 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001604:	2200      	movs	r2, #0
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f000 f919 	bl	8001842 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001610:	4a0a      	ldr	r2, [pc, #40]	@ (800163c <HAL_InitTick+0x74>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	e007      	b.n	8001628 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	e004      	b.n	8001628 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	73fb      	strb	r3, [r7, #15]
 8001622:	e001      	b.n	8001628 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001628:	7bfb      	ldrb	r3, [r7, #15]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000010 	.word	0x20000010
 8001638:	20000008 	.word	0x20000008
 800163c:	2000000c 	.word	0x2000000c

08001640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <HAL_IncTick+0x20>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <HAL_IncTick+0x24>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4413      	add	r3, r2
 8001650:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <HAL_IncTick+0x24>)
 8001652:	6013      	str	r3, [r2, #0]
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	20000010 	.word	0x20000010
 8001664:	20000574 	.word	0x20000574

08001668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return uwTick;
 800166c:	4b03      	ldr	r3, [pc, #12]	@ (800167c <HAL_GetTick+0x14>)
 800166e:	681b      	ldr	r3, [r3, #0]
}
 8001670:	4618      	mov	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000574 	.word	0x20000574

08001680 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001688:	f7ff ffee 	bl	8001668 <HAL_GetTick>
 800168c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001698:	d005      	beq.n	80016a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800169a:	4b0a      	ldr	r3, [pc, #40]	@ (80016c4 <HAL_Delay+0x44>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	461a      	mov	r2, r3
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016a6:	bf00      	nop
 80016a8:	f7ff ffde 	bl	8001668 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d8f7      	bhi.n	80016a8 <HAL_Delay+0x28>
  {
  }
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000010 	.word	0x20000010

080016c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f003 0307 	and.w	r3, r3, #7
 80016d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d8:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <__NVIC_SetPriorityGrouping+0x44>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016e4:	4013      	ands	r3, r2
 80016e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016fa:	4a04      	ldr	r2, [pc, #16]	@ (800170c <__NVIC_SetPriorityGrouping+0x44>)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	60d3      	str	r3, [r2, #12]
}
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001714:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <__NVIC_GetPriorityGrouping+0x18>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	0a1b      	lsrs	r3, r3, #8
 800171a:	f003 0307 	and.w	r3, r3, #7
}
 800171e:	4618      	mov	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	6039      	str	r1, [r7, #0]
 8001736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173c:	2b00      	cmp	r3, #0
 800173e:	db0a      	blt.n	8001756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	b2da      	uxtb	r2, r3
 8001744:	490c      	ldr	r1, [pc, #48]	@ (8001778 <__NVIC_SetPriority+0x4c>)
 8001746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174a:	0112      	lsls	r2, r2, #4
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	440b      	add	r3, r1
 8001750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001754:	e00a      	b.n	800176c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4908      	ldr	r1, [pc, #32]	@ (800177c <__NVIC_SetPriority+0x50>)
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	f003 030f 	and.w	r3, r3, #15
 8001762:	3b04      	subs	r3, #4
 8001764:	0112      	lsls	r2, r2, #4
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	440b      	add	r3, r1
 800176a:	761a      	strb	r2, [r3, #24]
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000e100 	.word	0xe000e100
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001780:	b480      	push	{r7}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	f1c3 0307 	rsb	r3, r3, #7
 800179a:	2b04      	cmp	r3, #4
 800179c:	bf28      	it	cs
 800179e:	2304      	movcs	r3, #4
 80017a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3304      	adds	r3, #4
 80017a6:	2b06      	cmp	r3, #6
 80017a8:	d902      	bls.n	80017b0 <NVIC_EncodePriority+0x30>
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	3b03      	subs	r3, #3
 80017ae:	e000      	b.n	80017b2 <NVIC_EncodePriority+0x32>
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	f04f 32ff 	mov.w	r2, #4294967295
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43da      	mvns	r2, r3
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	401a      	ands	r2, r3
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c8:	f04f 31ff 	mov.w	r1, #4294967295
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	fa01 f303 	lsl.w	r3, r1, r3
 80017d2:	43d9      	mvns	r1, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d8:	4313      	orrs	r3, r2
         );
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3724      	adds	r7, #36	@ 0x24
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017f8:	d301      	bcc.n	80017fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fa:	2301      	movs	r3, #1
 80017fc:	e00f      	b.n	800181e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <SysTick_Config+0x40>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3b01      	subs	r3, #1
 8001804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001806:	210f      	movs	r1, #15
 8001808:	f04f 30ff 	mov.w	r0, #4294967295
 800180c:	f7ff ff8e 	bl	800172c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001810:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <SysTick_Config+0x40>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001816:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <SysTick_Config+0x40>)
 8001818:	2207      	movs	r2, #7
 800181a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	e000e010 	.word	0xe000e010

0800182c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff ff47 	bl	80016c8 <__NVIC_SetPriorityGrouping>
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b086      	sub	sp, #24
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	60b9      	str	r1, [r7, #8]
 800184c:	607a      	str	r2, [r7, #4]
 800184e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001854:	f7ff ff5c 	bl	8001710 <__NVIC_GetPriorityGrouping>
 8001858:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	68b9      	ldr	r1, [r7, #8]
 800185e:	6978      	ldr	r0, [r7, #20]
 8001860:	f7ff ff8e 	bl	8001780 <NVIC_EncodePriority>
 8001864:	4602      	mov	r2, r0
 8001866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff5d 	bl	800172c <__NVIC_SetPriority>
}
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f7ff ffb0 	bl	80017e8 <SysTick_Config>
 8001888:	4603      	mov	r3, r0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
	...

08001894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001894:	b480      	push	{r7}
 8001896:	b087      	sub	sp, #28
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a2:	e17f      	b.n	8001ba4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	2101      	movs	r1, #1
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	4013      	ands	r3, r2
 80018b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	f000 8171 	beq.w	8001b9e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f003 0303 	and.w	r3, r3, #3
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d005      	beq.n	80018d4 <HAL_GPIO_Init+0x40>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d130      	bne.n	8001936 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	2203      	movs	r2, #3
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	43db      	mvns	r3, r3
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4013      	ands	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	68da      	ldr	r2, [r3, #12]
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800190a:	2201      	movs	r2, #1
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4013      	ands	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	091b      	lsrs	r3, r3, #4
 8001920:	f003 0201 	and.w	r2, r3, #1
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	2b03      	cmp	r3, #3
 8001940:	d118      	bne.n	8001974 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001946:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001948:	2201      	movs	r2, #1
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	08db      	lsrs	r3, r3, #3
 800195e:	f003 0201 	and.w	r2, r3, #1
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	2b03      	cmp	r3, #3
 800197e:	d017      	beq.n	80019b0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	2203      	movs	r2, #3
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	43db      	mvns	r3, r3
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	4013      	ands	r3, r2
 8001996:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	689a      	ldr	r2, [r3, #8]
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	693a      	ldr	r2, [r7, #16]
 80019ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d123      	bne.n	8001a04 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	08da      	lsrs	r2, r3, #3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3208      	adds	r2, #8
 80019c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	220f      	movs	r2, #15
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4013      	ands	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	691a      	ldr	r2, [r3, #16]
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	f003 0307 	and.w	r3, r3, #7
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	08da      	lsrs	r2, r3, #3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3208      	adds	r2, #8
 80019fe:	6939      	ldr	r1, [r7, #16]
 8001a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	2203      	movs	r2, #3
 8001a10:	fa02 f303 	lsl.w	r3, r2, r3
 8001a14:	43db      	mvns	r3, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 0203 	and.w	r2, r3, #3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 80ac 	beq.w	8001b9e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a46:	4b5f      	ldr	r3, [pc, #380]	@ (8001bc4 <HAL_GPIO_Init+0x330>)
 8001a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a4a:	4a5e      	ldr	r2, [pc, #376]	@ (8001bc4 <HAL_GPIO_Init+0x330>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a52:	4b5c      	ldr	r3, [pc, #368]	@ (8001bc4 <HAL_GPIO_Init+0x330>)
 8001a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a5e:	4a5a      	ldr	r2, [pc, #360]	@ (8001bc8 <HAL_GPIO_Init+0x334>)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	3302      	adds	r3, #2
 8001a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	220f      	movs	r2, #15
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a88:	d025      	beq.n	8001ad6 <HAL_GPIO_Init+0x242>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a4f      	ldr	r2, [pc, #316]	@ (8001bcc <HAL_GPIO_Init+0x338>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d01f      	beq.n	8001ad2 <HAL_GPIO_Init+0x23e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a4e      	ldr	r2, [pc, #312]	@ (8001bd0 <HAL_GPIO_Init+0x33c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d019      	beq.n	8001ace <HAL_GPIO_Init+0x23a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a4d      	ldr	r2, [pc, #308]	@ (8001bd4 <HAL_GPIO_Init+0x340>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d013      	beq.n	8001aca <HAL_GPIO_Init+0x236>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd8 <HAL_GPIO_Init+0x344>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d00d      	beq.n	8001ac6 <HAL_GPIO_Init+0x232>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a4b      	ldr	r2, [pc, #300]	@ (8001bdc <HAL_GPIO_Init+0x348>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d007      	beq.n	8001ac2 <HAL_GPIO_Init+0x22e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a4a      	ldr	r2, [pc, #296]	@ (8001be0 <HAL_GPIO_Init+0x34c>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d101      	bne.n	8001abe <HAL_GPIO_Init+0x22a>
 8001aba:	2306      	movs	r3, #6
 8001abc:	e00c      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001abe:	2307      	movs	r3, #7
 8001ac0:	e00a      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001ac2:	2305      	movs	r3, #5
 8001ac4:	e008      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	e006      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001aca:	2303      	movs	r3, #3
 8001acc:	e004      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001ace:	2302      	movs	r3, #2
 8001ad0:	e002      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <HAL_GPIO_Init+0x244>
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	f002 0203 	and.w	r2, r2, #3
 8001ade:	0092      	lsls	r2, r2, #2
 8001ae0:	4093      	lsls	r3, r2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ae8:	4937      	ldr	r1, [pc, #220]	@ (8001bc8 <HAL_GPIO_Init+0x334>)
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	3302      	adds	r3, #2
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001af6:	4b3b      	ldr	r3, [pc, #236]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	43db      	mvns	r3, r3
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	4013      	ands	r3, r2
 8001b04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b1a:	4a32      	ldr	r2, [pc, #200]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b20:	4b30      	ldr	r3, [pc, #192]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b44:	4a27      	ldr	r2, [pc, #156]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b4a:	4b26      	ldr	r3, [pc, #152]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b74:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	4013      	ands	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b98:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <HAL_GPIO_Init+0x350>)
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	fa22 f303 	lsr.w	r3, r2, r3
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f47f ae78 	bne.w	80018a4 <HAL_GPIO_Init+0x10>
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	bf00      	nop
 8001bb8:	371c      	adds	r7, #28
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010000 	.word	0x40010000
 8001bcc:	48000400 	.word	0x48000400
 8001bd0:	48000800 	.word	0x48000800
 8001bd4:	48000c00 	.word	0x48000c00
 8001bd8:	48001000 	.word	0x48001000
 8001bdc:	48001400 	.word	0x48001400
 8001be0:	48001800 	.word	0x48001800
 8001be4:	40010400 	.word	0x40010400

08001be8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691a      	ldr	r2, [r3, #16]
 8001bf8:	887b      	ldrh	r3, [r7, #2]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c00:	2301      	movs	r3, #1
 8001c02:	73fb      	strb	r3, [r7, #15]
 8001c04:	e001      	b.n	8001c0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	807b      	strh	r3, [r7, #2]
 8001c24:	4613      	mov	r3, r2
 8001c26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c28:	787b      	ldrb	r3, [r7, #1]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c2e:	887a      	ldrh	r2, [r7, #2]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c34:	e002      	b.n	8001c3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e08d      	b.n	8001d76 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d106      	bne.n	8001c74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff f848 	bl	8000d04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2224      	movs	r2, #36	@ 0x24
 8001c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0201 	bic.w	r2, r2, #1
 8001c8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c98:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689a      	ldr	r2, [r3, #8]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ca8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d107      	bne.n	8001cc2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	e006      	b.n	8001cd0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001cce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d108      	bne.n	8001cea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	e007      	b.n	8001cfa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cf8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6812      	ldr	r2, [r2, #0]
 8001d04:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	430a      	orrs	r2, r1
 8001d36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	69d9      	ldr	r1, [r3, #28]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a1a      	ldr	r2, [r3, #32]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	430a      	orrs	r2, r1
 8001d46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0201 	orr.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2220      	movs	r2, #32
 8001d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b088      	sub	sp, #32
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4608      	mov	r0, r1
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4603      	mov	r3, r0
 8001d90:	817b      	strh	r3, [r7, #10]
 8001d92:	460b      	mov	r3, r1
 8001d94:	813b      	strh	r3, [r7, #8]
 8001d96:	4613      	mov	r3, r2
 8001d98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b20      	cmp	r3, #32
 8001da4:	f040 80f9 	bne.w	8001f9a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001da8:	6a3b      	ldr	r3, [r7, #32]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d002      	beq.n	8001db4 <HAL_I2C_Mem_Write+0x34>
 8001dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d105      	bne.n	8001dc0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e0ed      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <HAL_I2C_Mem_Write+0x4e>
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e0e6      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001dd6:	f7ff fc47 	bl	8001668 <HAL_GetTick>
 8001dda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	2319      	movs	r3, #25
 8001de2:	2201      	movs	r2, #1
 8001de4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 f955 	bl	8002098 <I2C_WaitOnFlagUntilTimeout>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e0d1      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2221      	movs	r2, #33	@ 0x21
 8001dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2240      	movs	r2, #64	@ 0x40
 8001e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6a3a      	ldr	r2, [r7, #32]
 8001e12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e20:	88f8      	ldrh	r0, [r7, #6]
 8001e22:	893a      	ldrh	r2, [r7, #8]
 8001e24:	8979      	ldrh	r1, [r7, #10]
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	9301      	str	r3, [sp, #4]
 8001e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	4603      	mov	r3, r0
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 f8b9 	bl	8001fa8 <I2C_RequestMemoryWrite>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0a9      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	2bff      	cmp	r3, #255	@ 0xff
 8001e50:	d90e      	bls.n	8001e70 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	22ff      	movs	r2, #255	@ 0xff
 8001e56:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	8979      	ldrh	r1, [r7, #10]
 8001e60:	2300      	movs	r3, #0
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e68:	68f8      	ldr	r0, [r7, #12]
 8001e6a:	f000 fad9 	bl	8002420 <I2C_TransferConfig>
 8001e6e:	e00f      	b.n	8001e90 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	8979      	ldrh	r1, [r7, #10]
 8001e82:	2300      	movs	r3, #0
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 fac8 	bl	8002420 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e90:	697a      	ldr	r2, [r7, #20]
 8001e92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	f000 f958 	bl	800214a <I2C_WaitOnTXISFlagUntilTimeout>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e07b      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ea8:	781a      	ldrb	r2, [r3, #0]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d034      	beq.n	8001f48 <HAL_I2C_Mem_Write+0x1c8>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d130      	bne.n	8001f48 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001eec:	2200      	movs	r2, #0
 8001eee:	2180      	movs	r1, #128	@ 0x80
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f000 f8d1 	bl	8002098 <I2C_WaitOnFlagUntilTimeout>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e04d      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	2bff      	cmp	r3, #255	@ 0xff
 8001f08:	d90e      	bls.n	8001f28 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	22ff      	movs	r2, #255	@ 0xff
 8001f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	8979      	ldrh	r1, [r7, #10]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 fa7d 	bl	8002420 <I2C_TransferConfig>
 8001f26:	e00f      	b.n	8001f48 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	8979      	ldrh	r1, [r7, #10]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 fa6c 	bl	8002420 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d19e      	bne.n	8001e90 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f000 f93e 	bl	80021d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e01a      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6859      	ldr	r1, [r3, #4]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa4 <HAL_I2C_Mem_Write+0x224>)
 8001f7a:	400b      	ands	r3, r1
 8001f7c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2220      	movs	r2, #32
 8001f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2200      	movs	r2, #0
 8001f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001f96:	2300      	movs	r3, #0
 8001f98:	e000      	b.n	8001f9c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001f9a:	2302      	movs	r3, #2
  }
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	fe00e800 	.word	0xfe00e800

08001fa8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af02      	add	r7, sp, #8
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	4608      	mov	r0, r1
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	817b      	strh	r3, [r7, #10]
 8001fba:	460b      	mov	r3, r1
 8001fbc:	813b      	strh	r3, [r7, #8]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001fc2:	88fb      	ldrh	r3, [r7, #6]
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	8979      	ldrh	r1, [r7, #10]
 8001fc8:	4b20      	ldr	r3, [pc, #128]	@ (800204c <I2C_RequestMemoryWrite+0xa4>)
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 fa25 	bl	8002420 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fd6:	69fa      	ldr	r2, [r7, #28]
 8001fd8:	69b9      	ldr	r1, [r7, #24]
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f000 f8b5 	bl	800214a <I2C_WaitOnTXISFlagUntilTimeout>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e02c      	b.n	8002044 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001fea:	88fb      	ldrh	r3, [r7, #6]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d105      	bne.n	8001ffc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ff0:	893b      	ldrh	r3, [r7, #8]
 8001ff2:	b2da      	uxtb	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	629a      	str	r2, [r3, #40]	@ 0x28
 8001ffa:	e015      	b.n	8002028 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ffc:	893b      	ldrh	r3, [r7, #8]
 8001ffe:	0a1b      	lsrs	r3, r3, #8
 8002000:	b29b      	uxth	r3, r3
 8002002:	b2da      	uxtb	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800200a:	69fa      	ldr	r2, [r7, #28]
 800200c:	69b9      	ldr	r1, [r7, #24]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f89b 	bl	800214a <I2C_WaitOnTXISFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e012      	b.n	8002044 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800201e:	893b      	ldrh	r3, [r7, #8]
 8002020:	b2da      	uxtb	r2, r3
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2200      	movs	r2, #0
 8002030:	2180      	movs	r1, #128	@ 0x80
 8002032:	68f8      	ldr	r0, [r7, #12]
 8002034:	f000 f830 	bl	8002098 <I2C_WaitOnFlagUntilTimeout>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	80002000 	.word	0x80002000

08002050 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b02      	cmp	r3, #2
 8002064:	d103      	bne.n	800206e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2200      	movs	r2, #0
 800206c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	2b01      	cmp	r3, #1
 800207a:	d007      	beq.n	800208c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	699a      	ldr	r2, [r3, #24]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0201 	orr.w	r2, r2, #1
 800208a:	619a      	str	r2, [r3, #24]
  }
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	603b      	str	r3, [r7, #0]
 80020a4:	4613      	mov	r3, r2
 80020a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020a8:	e03b      	b.n	8002122 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	6839      	ldr	r1, [r7, #0]
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	f000 f8d6 	bl	8002260 <I2C_IsErrorOccurred>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e041      	b.n	8002142 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c4:	d02d      	beq.n	8002122 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020c6:	f7ff facf 	bl	8001668 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d302      	bcc.n	80020dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d122      	bne.n	8002122 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	699a      	ldr	r2, [r3, #24]
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4013      	ands	r3, r2
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	bf0c      	ite	eq
 80020ec:	2301      	moveq	r3, #1
 80020ee:	2300      	movne	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	461a      	mov	r2, r3
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d113      	bne.n	8002122 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fe:	f043 0220 	orr.w	r2, r3, #32
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2220      	movs	r2, #32
 800210a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e00f      	b.n	8002142 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	699a      	ldr	r2, [r3, #24]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	4013      	ands	r3, r2
 800212c:	68ba      	ldr	r2, [r7, #8]
 800212e:	429a      	cmp	r2, r3
 8002130:	bf0c      	ite	eq
 8002132:	2301      	moveq	r3, #1
 8002134:	2300      	movne	r3, #0
 8002136:	b2db      	uxtb	r3, r3
 8002138:	461a      	mov	r2, r3
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	429a      	cmp	r2, r3
 800213e:	d0b4      	beq.n	80020aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b084      	sub	sp, #16
 800214e:	af00      	add	r7, sp, #0
 8002150:	60f8      	str	r0, [r7, #12]
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002156:	e033      	b.n	80021c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	68b9      	ldr	r1, [r7, #8]
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 f87f 	bl	8002260 <I2C_IsErrorOccurred>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e031      	b.n	80021d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002172:	d025      	beq.n	80021c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002174:	f7ff fa78 	bl	8001668 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	68ba      	ldr	r2, [r7, #8]
 8002180:	429a      	cmp	r2, r3
 8002182:	d302      	bcc.n	800218a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d11a      	bne.n	80021c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b02      	cmp	r3, #2
 8002196:	d013      	beq.n	80021c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219c:	f043 0220 	orr.w	r2, r3, #32
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2220      	movs	r2, #32
 80021a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e007      	b.n	80021d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d1c4      	bne.n	8002158 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021e4:	e02f      	b.n	8002246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68b9      	ldr	r1, [r7, #8]
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 f838 	bl	8002260 <I2C_IsErrorOccurred>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e02d      	b.n	8002256 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021fa:	f7ff fa35 	bl	8001668 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	429a      	cmp	r2, r3
 8002208:	d302      	bcc.n	8002210 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d11a      	bne.n	8002246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	f003 0320 	and.w	r3, r3, #32
 800221a:	2b20      	cmp	r3, #32
 800221c:	d013      	beq.n	8002246 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002222:	f043 0220 	orr.w	r2, r3, #32
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2220      	movs	r2, #32
 800222e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e007      	b.n	8002256 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0320 	and.w	r3, r3, #32
 8002250:	2b20      	cmp	r3, #32
 8002252:	d1c8      	bne.n	80021e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
	...

08002260 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08a      	sub	sp, #40	@ 0x28
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	f003 0310 	and.w	r3, r3, #16
 8002288:	2b00      	cmp	r3, #0
 800228a:	d068      	beq.n	800235e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2210      	movs	r2, #16
 8002292:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002294:	e049      	b.n	800232a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800229c:	d045      	beq.n	800232a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800229e:	f7ff f9e3 	bl	8001668 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d302      	bcc.n	80022b4 <I2C_IsErrorOccurred+0x54>
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d13a      	bne.n	800232a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80022c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022d6:	d121      	bne.n	800231c <I2C_IsErrorOccurred+0xbc>
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022de:	d01d      	beq.n	800231c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
 80022e2:	2b20      	cmp	r3, #32
 80022e4:	d01a      	beq.n	800231c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80022f6:	f7ff f9b7 	bl	8001668 <HAL_GetTick>
 80022fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022fc:	e00e      	b.n	800231c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80022fe:	f7ff f9b3 	bl	8001668 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b19      	cmp	r3, #25
 800230a:	d907      	bls.n	800231c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	f043 0320 	orr.w	r3, r3, #32
 8002312:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800231a:	e006      	b.n	800232a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	f003 0320 	and.w	r3, r3, #32
 8002326:	2b20      	cmp	r3, #32
 8002328:	d1e9      	bne.n	80022fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f003 0320 	and.w	r3, r3, #32
 8002334:	2b20      	cmp	r3, #32
 8002336:	d003      	beq.n	8002340 <I2C_IsErrorOccurred+0xe0>
 8002338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0aa      	beq.n	8002296 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002340:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002344:	2b00      	cmp	r3, #0
 8002346:	d103      	bne.n	8002350 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2220      	movs	r2, #32
 800234e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002350:	6a3b      	ldr	r3, [r7, #32]
 8002352:	f043 0304 	orr.w	r3, r3, #4
 8002356:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00b      	beq.n	8002388 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002370:	6a3b      	ldr	r3, [r7, #32]
 8002372:	f043 0301 	orr.w	r3, r3, #1
 8002376:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002380:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00b      	beq.n	80023aa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002392:	6a3b      	ldr	r3, [r7, #32]
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023a2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00b      	beq.n	80023cc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80023b4:	6a3b      	ldr	r3, [r7, #32]
 80023b6:	f043 0302 	orr.w	r3, r3, #2
 80023ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80023cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01c      	beq.n	800240e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f7ff fe3b 	bl	8002050 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6859      	ldr	r1, [r3, #4]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b0d      	ldr	r3, [pc, #52]	@ (800241c <I2C_IsErrorOccurred+0x1bc>)
 80023e6:	400b      	ands	r3, r1
 80023e8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	431a      	orrs	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2220      	movs	r2, #32
 80023fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800240e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002412:	4618      	mov	r0, r3
 8002414:	3728      	adds	r7, #40	@ 0x28
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	fe00e800 	.word	0xfe00e800

08002420 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002420:	b480      	push	{r7}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	460b      	mov	r3, r1
 800242c:	817b      	strh	r3, [r7, #10]
 800242e:	4613      	mov	r3, r2
 8002430:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002432:	897b      	ldrh	r3, [r7, #10]
 8002434:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002438:	7a7b      	ldrb	r3, [r7, #9]
 800243a:	041b      	lsls	r3, r3, #16
 800243c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002440:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	4313      	orrs	r3, r2
 800244a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800244e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	6a3b      	ldr	r3, [r7, #32]
 8002458:	0d5b      	lsrs	r3, r3, #21
 800245a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800245e:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <I2C_TransferConfig+0x60>)
 8002460:	430b      	orrs	r3, r1
 8002462:	43db      	mvns	r3, r3
 8002464:	ea02 0103 	and.w	r1, r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	430a      	orrs	r2, r1
 8002470:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002472:	bf00      	nop
 8002474:	371c      	adds	r7, #28
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	03ff63ff 	.word	0x03ff63ff

08002484 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b20      	cmp	r3, #32
 8002498:	d138      	bne.n	800250c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80024a4:	2302      	movs	r3, #2
 80024a6:	e032      	b.n	800250e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2224      	movs	r2, #36	@ 0x24
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 0201 	bic.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	683a      	ldr	r2, [r7, #0]
 80024e4:	430a      	orrs	r2, r1
 80024e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0201 	orr.w	r2, r2, #1
 80024f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	e000      	b.n	800250e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800250c:	2302      	movs	r3, #2
  }
}
 800250e:	4618      	mov	r0, r3
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800251a:	b480      	push	{r7}
 800251c:	b085      	sub	sp, #20
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b20      	cmp	r3, #32
 800252e:	d139      	bne.n	80025a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002536:	2b01      	cmp	r3, #1
 8002538:	d101      	bne.n	800253e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800253a:	2302      	movs	r3, #2
 800253c:	e033      	b.n	80025a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2224      	movs	r2, #36	@ 0x24
 800254a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 0201 	bic.w	r2, r2, #1
 800255c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800256c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	021b      	lsls	r3, r3, #8
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	4313      	orrs	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2220      	movs	r2, #32
 8002594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025a0:	2300      	movs	r3, #0
 80025a2:	e000      	b.n	80025a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80025a4:	2302      	movs	r3, #2
  }
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80025b8:	4b04      	ldr	r3, [pc, #16]	@ (80025cc <HAL_PWREx_GetVoltageRange+0x18>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	40007000 	.word	0x40007000

080025d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025de:	d130      	bne.n	8002642 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80025e0:	4b23      	ldr	r3, [pc, #140]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025ec:	d038      	beq.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025ee:	4b20      	ldr	r3, [pc, #128]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80025fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002674 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2232      	movs	r2, #50	@ 0x32
 8002604:	fb02 f303 	mul.w	r3, r2, r3
 8002608:	4a1b      	ldr	r2, [pc, #108]	@ (8002678 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0c9b      	lsrs	r3, r3, #18
 8002610:	3301      	adds	r3, #1
 8002612:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002614:	e002      	b.n	800261c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	3b01      	subs	r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800261c:	4b14      	ldr	r3, [pc, #80]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002628:	d102      	bne.n	8002630 <HAL_PWREx_ControlVoltageScaling+0x60>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1f2      	bne.n	8002616 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002630:	4b0f      	ldr	r3, [pc, #60]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800263c:	d110      	bne.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e00f      	b.n	8002662 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002642:	4b0b      	ldr	r3, [pc, #44]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800264a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800264e:	d007      	beq.n	8002660 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002650:	4b07      	ldr	r3, [pc, #28]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002658:	4a05      	ldr	r2, [pc, #20]	@ (8002670 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800265a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800265e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40007000 	.word	0x40007000
 8002674:	20000008 	.word	0x20000008
 8002678:	431bde83 	.word	0x431bde83

0800267c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b088      	sub	sp, #32
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e3ca      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800268e:	4b97      	ldr	r3, [pc, #604]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 030c 	and.w	r3, r3, #12
 8002696:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002698:	4b94      	ldr	r3, [pc, #592]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 80e4 	beq.w	8002878 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d007      	beq.n	80026c6 <HAL_RCC_OscConfig+0x4a>
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	2b0c      	cmp	r3, #12
 80026ba:	f040 808b 	bne.w	80027d4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	f040 8087 	bne.w	80027d4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026c6:	4b89      	ldr	r3, [pc, #548]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d005      	beq.n	80026de <HAL_RCC_OscConfig+0x62>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e3a2      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1a      	ldr	r2, [r3, #32]
 80026e2:	4b82      	ldr	r3, [pc, #520]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0308 	and.w	r3, r3, #8
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d004      	beq.n	80026f8 <HAL_RCC_OscConfig+0x7c>
 80026ee:	4b7f      	ldr	r3, [pc, #508]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026f6:	e005      	b.n	8002704 <HAL_RCC_OscConfig+0x88>
 80026f8:	4b7c      	ldr	r3, [pc, #496]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80026fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026fe:	091b      	lsrs	r3, r3, #4
 8002700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002704:	4293      	cmp	r3, r2
 8002706:	d223      	bcs.n	8002750 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	4618      	mov	r0, r3
 800270e:	f000 fd55 	bl	80031bc <RCC_SetFlashLatencyFromMSIRange>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d001      	beq.n	800271c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e383      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800271c:	4b73      	ldr	r3, [pc, #460]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a72      	ldr	r2, [pc, #456]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002722:	f043 0308 	orr.w	r3, r3, #8
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	4b70      	ldr	r3, [pc, #448]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	496d      	ldr	r1, [pc, #436]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800273a:	4b6c      	ldr	r3, [pc, #432]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	4968      	ldr	r1, [pc, #416]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800274a:	4313      	orrs	r3, r2
 800274c:	604b      	str	r3, [r1, #4]
 800274e:	e025      	b.n	800279c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002750:	4b66      	ldr	r3, [pc, #408]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a65      	ldr	r2, [pc, #404]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002756:	f043 0308 	orr.w	r3, r3, #8
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	4b63      	ldr	r3, [pc, #396]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	4960      	ldr	r1, [pc, #384]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800276a:	4313      	orrs	r3, r2
 800276c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800276e:	4b5f      	ldr	r3, [pc, #380]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	021b      	lsls	r3, r3, #8
 800277c:	495b      	ldr	r1, [pc, #364]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d109      	bne.n	800279c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	4618      	mov	r0, r3
 800278e:	f000 fd15 	bl	80031bc <RCC_SetFlashLatencyFromMSIRange>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e343      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800279c:	f000 fc4a 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 80027a0:	4602      	mov	r2, r0
 80027a2:	4b52      	ldr	r3, [pc, #328]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	091b      	lsrs	r3, r3, #4
 80027a8:	f003 030f 	and.w	r3, r3, #15
 80027ac:	4950      	ldr	r1, [pc, #320]	@ (80028f0 <HAL_RCC_OscConfig+0x274>)
 80027ae:	5ccb      	ldrb	r3, [r1, r3]
 80027b0:	f003 031f 	and.w	r3, r3, #31
 80027b4:	fa22 f303 	lsr.w	r3, r2, r3
 80027b8:	4a4e      	ldr	r2, [pc, #312]	@ (80028f4 <HAL_RCC_OscConfig+0x278>)
 80027ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027bc:	4b4e      	ldr	r3, [pc, #312]	@ (80028f8 <HAL_RCC_OscConfig+0x27c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe ff01 	bl	80015c8 <HAL_InitTick>
 80027c6:	4603      	mov	r3, r0
 80027c8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027ca:	7bfb      	ldrb	r3, [r7, #15]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d052      	beq.n	8002876 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	e327      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d032      	beq.n	8002842 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027dc:	4b43      	ldr	r3, [pc, #268]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a42      	ldr	r2, [pc, #264]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80027e2:	f043 0301 	orr.w	r3, r3, #1
 80027e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027e8:	f7fe ff3e 	bl	8001668 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027f0:	f7fe ff3a 	bl	8001668 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e310      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002802:	4b3a      	ldr	r3, [pc, #232]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f0      	beq.n	80027f0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800280e:	4b37      	ldr	r3, [pc, #220]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a36      	ldr	r2, [pc, #216]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002814:	f043 0308 	orr.w	r3, r3, #8
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	4b34      	ldr	r3, [pc, #208]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	4931      	ldr	r1, [pc, #196]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002828:	4313      	orrs	r3, r2
 800282a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800282c:	4b2f      	ldr	r3, [pc, #188]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69db      	ldr	r3, [r3, #28]
 8002838:	021b      	lsls	r3, r3, #8
 800283a:	492c      	ldr	r1, [pc, #176]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800283c:	4313      	orrs	r3, r2
 800283e:	604b      	str	r3, [r1, #4]
 8002840:	e01a      	b.n	8002878 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002842:	4b2a      	ldr	r3, [pc, #168]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a29      	ldr	r2, [pc, #164]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002848:	f023 0301 	bic.w	r3, r3, #1
 800284c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800284e:	f7fe ff0b 	bl	8001668 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002856:	f7fe ff07 	bl	8001668 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e2dd      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002868:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1f0      	bne.n	8002856 <HAL_RCC_OscConfig+0x1da>
 8002874:	e000      	b.n	8002878 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002876:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b00      	cmp	r3, #0
 8002882:	d074      	beq.n	800296e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	2b08      	cmp	r3, #8
 8002888:	d005      	beq.n	8002896 <HAL_RCC_OscConfig+0x21a>
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	2b0c      	cmp	r3, #12
 800288e:	d10e      	bne.n	80028ae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	2b03      	cmp	r3, #3
 8002894:	d10b      	bne.n	80028ae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002896:	4b15      	ldr	r3, [pc, #84]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d064      	beq.n	800296c <HAL_RCC_OscConfig+0x2f0>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d160      	bne.n	800296c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e2ba      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028b6:	d106      	bne.n	80028c6 <HAL_RCC_OscConfig+0x24a>
 80028b8:	4b0c      	ldr	r3, [pc, #48]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a0b      	ldr	r2, [pc, #44]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80028be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	e026      	b.n	8002914 <HAL_RCC_OscConfig+0x298>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028ce:	d115      	bne.n	80028fc <HAL_RCC_OscConfig+0x280>
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a05      	ldr	r2, [pc, #20]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80028d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b03      	ldr	r3, [pc, #12]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a02      	ldr	r2, [pc, #8]	@ (80028ec <HAL_RCC_OscConfig+0x270>)
 80028e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e6:	6013      	str	r3, [r2, #0]
 80028e8:	e014      	b.n	8002914 <HAL_RCC_OscConfig+0x298>
 80028ea:	bf00      	nop
 80028ec:	40021000 	.word	0x40021000
 80028f0:	08004fb8 	.word	0x08004fb8
 80028f4:	20000008 	.word	0x20000008
 80028f8:	2000000c 	.word	0x2000000c
 80028fc:	4ba0      	ldr	r3, [pc, #640]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a9f      	ldr	r2, [pc, #636]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	4b9d      	ldr	r3, [pc, #628]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a9c      	ldr	r2, [pc, #624]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 800290e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d013      	beq.n	8002944 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7fe fea4 	bl	8001668 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002924:	f7fe fea0 	bl	8001668 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	@ 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e276      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002936:	4b92      	ldr	r3, [pc, #584]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0x2a8>
 8002942:	e014      	b.n	800296e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fe90 	bl	8001668 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800294c:	f7fe fe8c 	bl	8001668 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b64      	cmp	r3, #100	@ 0x64
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e262      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800295e:	4b88      	ldr	r3, [pc, #544]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x2d0>
 800296a:	e000      	b.n	800296e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d060      	beq.n	8002a3c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	2b04      	cmp	r3, #4
 800297e:	d005      	beq.n	800298c <HAL_RCC_OscConfig+0x310>
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2b0c      	cmp	r3, #12
 8002984:	d119      	bne.n	80029ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	2b02      	cmp	r3, #2
 800298a:	d116      	bne.n	80029ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800298c:	4b7c      	ldr	r3, [pc, #496]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <HAL_RCC_OscConfig+0x328>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e23f      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a4:	4b76      	ldr	r3, [pc, #472]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	061b      	lsls	r3, r3, #24
 80029b2:	4973      	ldr	r1, [pc, #460]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029b8:	e040      	b.n	8002a3c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d023      	beq.n	8002a0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029c2:	4b6f      	ldr	r3, [pc, #444]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a6e      	ldr	r2, [pc, #440]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80029c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ce:	f7fe fe4b 	bl	8001668 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029d6:	f7fe fe47 	bl	8001668 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e21d      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029e8:	4b65      	ldr	r3, [pc, #404]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0f0      	beq.n	80029d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f4:	4b62      	ldr	r3, [pc, #392]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	061b      	lsls	r3, r3, #24
 8002a02:	495f      	ldr	r1, [pc, #380]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]
 8002a08:	e018      	b.n	8002a3c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a5c      	ldr	r2, [pc, #368]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a16:	f7fe fe27 	bl	8001668 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a1e:	f7fe fe23 	bl	8001668 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e1f9      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a30:	4b53      	ldr	r3, [pc, #332]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1f0      	bne.n	8002a1e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0308 	and.w	r3, r3, #8
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d03c      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	695b      	ldr	r3, [r3, #20]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d01c      	beq.n	8002a8a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a50:	4b4b      	ldr	r3, [pc, #300]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a56:	4a4a      	ldr	r2, [pc, #296]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a58:	f043 0301 	orr.w	r3, r3, #1
 8002a5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a60:	f7fe fe02 	bl	8001668 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a68:	f7fe fdfe 	bl	8001668 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e1d4      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a7a:	4b41      	ldr	r3, [pc, #260]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0ef      	beq.n	8002a68 <HAL_RCC_OscConfig+0x3ec>
 8002a88:	e01b      	b.n	8002ac2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a90:	4a3b      	ldr	r2, [pc, #236]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a9a:	f7fe fde5 	bl	8001668 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aa2:	f7fe fde1 	bl	8001668 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e1b7      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ab4:	4b32      	ldr	r3, [pc, #200]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1ef      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0304 	and.w	r3, r3, #4
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 80a6 	beq.w	8002c1c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10d      	bne.n	8002afc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ae0:	4b27      	ldr	r3, [pc, #156]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae4:	4a26      	ldr	r2, [pc, #152]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aea:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aec:	4b24      	ldr	r3, [pc, #144]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002af8:	2301      	movs	r3, #1
 8002afa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002afc:	4b21      	ldr	r3, [pc, #132]	@ (8002b84 <HAL_RCC_OscConfig+0x508>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d118      	bne.n	8002b3a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b08:	4b1e      	ldr	r3, [pc, #120]	@ (8002b84 <HAL_RCC_OscConfig+0x508>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002b84 <HAL_RCC_OscConfig+0x508>)
 8002b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b14:	f7fe fda8 	bl	8001668 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b1c:	f7fe fda4 	bl	8001668 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e17a      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b2e:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <HAL_RCC_OscConfig+0x508>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0f0      	beq.n	8002b1c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d108      	bne.n	8002b54 <HAL_RCC_OscConfig+0x4d8>
 8002b42:	4b0f      	ldr	r3, [pc, #60]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b48:	4a0d      	ldr	r2, [pc, #52]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b52:	e029      	b.n	8002ba8 <HAL_RCC_OscConfig+0x52c>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	2b05      	cmp	r3, #5
 8002b5a:	d115      	bne.n	8002b88 <HAL_RCC_OscConfig+0x50c>
 8002b5c:	4b08      	ldr	r3, [pc, #32]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b62:	4a07      	ldr	r2, [pc, #28]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002b64:	f043 0304 	orr.w	r3, r3, #4
 8002b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b6c:	4b04      	ldr	r3, [pc, #16]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b72:	4a03      	ldr	r2, [pc, #12]	@ (8002b80 <HAL_RCC_OscConfig+0x504>)
 8002b74:	f043 0301 	orr.w	r3, r3, #1
 8002b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b7c:	e014      	b.n	8002ba8 <HAL_RCC_OscConfig+0x52c>
 8002b7e:	bf00      	nop
 8002b80:	40021000 	.word	0x40021000
 8002b84:	40007000 	.word	0x40007000
 8002b88:	4b9c      	ldr	r3, [pc, #624]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b8e:	4a9b      	ldr	r2, [pc, #620]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002b90:	f023 0301 	bic.w	r3, r3, #1
 8002b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b98:	4b98      	ldr	r3, [pc, #608]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b9e:	4a97      	ldr	r2, [pc, #604]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002ba0:	f023 0304 	bic.w	r3, r3, #4
 8002ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d016      	beq.n	8002bde <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb0:	f7fe fd5a 	bl	8001668 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bb6:	e00a      	b.n	8002bce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb8:	f7fe fd56 	bl	8001668 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e12a      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bce:	4b8b      	ldr	r3, [pc, #556]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0ed      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x53c>
 8002bdc:	e015      	b.n	8002c0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bde:	f7fe fd43 	bl	8001668 <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002be4:	e00a      	b.n	8002bfc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002be6:	f7fe fd3f 	bl	8001668 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e113      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bfc:	4b7f      	ldr	r3, [pc, #508]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1ed      	bne.n	8002be6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c0a:	7ffb      	ldrb	r3, [r7, #31]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d105      	bne.n	8002c1c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c10:	4b7a      	ldr	r3, [pc, #488]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c14:	4a79      	ldr	r2, [pc, #484]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c1a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 80fe 	beq.w	8002e22 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	f040 80d0 	bne.w	8002dd0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c30:	4b72      	ldr	r3, [pc, #456]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	f003 0203 	and.w	r2, r3, #3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d130      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d127      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c60:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d11f      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c70:	2a07      	cmp	r2, #7
 8002c72:	bf14      	ite	ne
 8002c74:	2201      	movne	r2, #1
 8002c76:	2200      	moveq	r2, #0
 8002c78:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d113      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c88:	085b      	lsrs	r3, r3, #1
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d109      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d06e      	beq.n	8002d84 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	2b0c      	cmp	r3, #12
 8002caa:	d069      	beq.n	8002d80 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cac:	4b53      	ldr	r3, [pc, #332]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d105      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002cb8:	4b50      	ldr	r3, [pc, #320]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e0ad      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002cc8:	4b4c      	ldr	r3, [pc, #304]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a4b      	ldr	r2, [pc, #300]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002cce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cd2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cd4:	f7fe fcc8 	bl	8001668 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cdc:	f7fe fcc4 	bl	8001668 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e09a      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cee:	4b43      	ldr	r3, [pc, #268]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1f0      	bne.n	8002cdc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cfa:	4b40      	ldr	r3, [pc, #256]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002cfc:	68da      	ldr	r2, [r3, #12]
 8002cfe:	4b40      	ldr	r3, [pc, #256]	@ (8002e00 <HAL_RCC_OscConfig+0x784>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d0a:	3a01      	subs	r2, #1
 8002d0c:	0112      	lsls	r2, r2, #4
 8002d0e:	4311      	orrs	r1, r2
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d14:	0212      	lsls	r2, r2, #8
 8002d16:	4311      	orrs	r1, r2
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d1c:	0852      	lsrs	r2, r2, #1
 8002d1e:	3a01      	subs	r2, #1
 8002d20:	0552      	lsls	r2, r2, #21
 8002d22:	4311      	orrs	r1, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d28:	0852      	lsrs	r2, r2, #1
 8002d2a:	3a01      	subs	r2, #1
 8002d2c:	0652      	lsls	r2, r2, #25
 8002d2e:	4311      	orrs	r1, r2
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d34:	0912      	lsrs	r2, r2, #4
 8002d36:	0452      	lsls	r2, r2, #17
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	4930      	ldr	r1, [pc, #192]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d40:	4b2e      	ldr	r3, [pc, #184]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a2d      	ldr	r2, [pc, #180]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	4a2a      	ldr	r2, [pc, #168]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d58:	f7fe fc86 	bl	8001668 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d60:	f7fe fc82 	bl	8001668 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e058      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d72:	4b22      	ldr	r3, [pc, #136]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d7e:	e050      	b.n	8002e22 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e04f      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d84:	4b1d      	ldr	r3, [pc, #116]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d148      	bne.n	8002e22 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d90:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a19      	ldr	r2, [pc, #100]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d9c:	4b17      	ldr	r3, [pc, #92]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	4a16      	ldr	r2, [pc, #88]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002da2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002da6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002da8:	f7fe fc5e 	bl	8001668 <HAL_GetTick>
 8002dac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dae:	e008      	b.n	8002dc2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db0:	f7fe fc5a 	bl	8001668 <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d901      	bls.n	8002dc2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e030      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d0f0      	beq.n	8002db0 <HAL_RCC_OscConfig+0x734>
 8002dce:	e028      	b.n	8002e22 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	2b0c      	cmp	r3, #12
 8002dd4:	d023      	beq.n	8002e1e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dd6:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a08      	ldr	r2, [pc, #32]	@ (8002dfc <HAL_RCC_OscConfig+0x780>)
 8002ddc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de2:	f7fe fc41 	bl	8001668 <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de8:	e00c      	b.n	8002e04 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dea:	f7fe fc3d 	bl	8001668 <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d905      	bls.n	8002e04 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e013      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e04:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <HAL_RCC_OscConfig+0x7b0>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1ec      	bne.n	8002dea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e10:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <HAL_RCC_OscConfig+0x7b0>)
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	4905      	ldr	r1, [pc, #20]	@ (8002e2c <HAL_RCC_OscConfig+0x7b0>)
 8002e16:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <HAL_RCC_OscConfig+0x7b4>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60cb      	str	r3, [r1, #12]
 8002e1c:	e001      	b.n	8002e22 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	feeefffc 	.word	0xfeeefffc

08002e34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e0e7      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e48:	4b75      	ldr	r3, [pc, #468]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d910      	bls.n	8002e78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e56:	4b72      	ldr	r3, [pc, #456]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f023 0207 	bic.w	r2, r3, #7
 8002e5e:	4970      	ldr	r1, [pc, #448]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e66:	4b6e      	ldr	r3, [pc, #440]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d001      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e0cf      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d010      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	4b66      	ldr	r3, [pc, #408]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d908      	bls.n	8002ea6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e94:	4b63      	ldr	r3, [pc, #396]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	4960      	ldr	r1, [pc, #384]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d04c      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	2b03      	cmp	r3, #3
 8002eb8:	d107      	bne.n	8002eca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eba:	4b5a      	ldr	r3, [pc, #360]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d121      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e0a6      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d107      	bne.n	8002ee2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ed2:	4b54      	ldr	r3, [pc, #336]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d115      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e09a      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d107      	bne.n	8002efa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002eea:	4b4e      	ldr	r3, [pc, #312]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e08e      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002efa:	4b4a      	ldr	r3, [pc, #296]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e086      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f0a:	4b46      	ldr	r3, [pc, #280]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f023 0203 	bic.w	r2, r3, #3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	4943      	ldr	r1, [pc, #268]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f1c:	f7fe fba4 	bl	8001668 <HAL_GetTick>
 8002f20:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f22:	e00a      	b.n	8002f3a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f24:	f7fe fba0 	bl	8001668 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e06e      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 020c 	and.w	r2, r3, #12
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d1eb      	bne.n	8002f24 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d010      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	4b31      	ldr	r3, [pc, #196]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d208      	bcs.n	8002f7a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f68:	4b2e      	ldr	r3, [pc, #184]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	492b      	ldr	r1, [pc, #172]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f7a:	4b29      	ldr	r3, [pc, #164]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d210      	bcs.n	8002faa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f88:	4b25      	ldr	r3, [pc, #148]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f023 0207 	bic.w	r2, r3, #7
 8002f90:	4923      	ldr	r1, [pc, #140]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f98:	4b21      	ldr	r3, [pc, #132]	@ (8003020 <HAL_RCC_ClockConfig+0x1ec>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d001      	beq.n	8002faa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e036      	b.n	8003018 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0304 	and.w	r3, r3, #4
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d008      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	4918      	ldr	r1, [pc, #96]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d009      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fd4:	4b13      	ldr	r3, [pc, #76]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	4910      	ldr	r1, [pc, #64]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fe8:	f000 f824 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 8002fec:	4602      	mov	r2, r0
 8002fee:	4b0d      	ldr	r3, [pc, #52]	@ (8003024 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	091b      	lsrs	r3, r3, #4
 8002ff4:	f003 030f 	and.w	r3, r3, #15
 8002ff8:	490b      	ldr	r1, [pc, #44]	@ (8003028 <HAL_RCC_ClockConfig+0x1f4>)
 8002ffa:	5ccb      	ldrb	r3, [r1, r3]
 8002ffc:	f003 031f 	and.w	r3, r3, #31
 8003000:	fa22 f303 	lsr.w	r3, r2, r3
 8003004:	4a09      	ldr	r2, [pc, #36]	@ (800302c <HAL_RCC_ClockConfig+0x1f8>)
 8003006:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003008:	4b09      	ldr	r3, [pc, #36]	@ (8003030 <HAL_RCC_ClockConfig+0x1fc>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4618      	mov	r0, r3
 800300e:	f7fe fadb 	bl	80015c8 <HAL_InitTick>
 8003012:	4603      	mov	r3, r0
 8003014:	72fb      	strb	r3, [r7, #11]

  return status;
 8003016:	7afb      	ldrb	r3, [r7, #11]
}
 8003018:	4618      	mov	r0, r3
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40022000 	.word	0x40022000
 8003024:	40021000 	.word	0x40021000
 8003028:	08004fb8 	.word	0x08004fb8
 800302c:	20000008 	.word	0x20000008
 8003030:	2000000c 	.word	0x2000000c

08003034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003034:	b480      	push	{r7}
 8003036:	b089      	sub	sp, #36	@ 0x24
 8003038:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800303a:	2300      	movs	r3, #0
 800303c:	61fb      	str	r3, [r7, #28]
 800303e:	2300      	movs	r3, #0
 8003040:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003042:	4b3e      	ldr	r3, [pc, #248]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f003 030c 	and.w	r3, r3, #12
 800304a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800304c:	4b3b      	ldr	r3, [pc, #236]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f003 0303 	and.w	r3, r3, #3
 8003054:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_RCC_GetSysClockFreq+0x34>
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	2b0c      	cmp	r3, #12
 8003060:	d121      	bne.n	80030a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d11e      	bne.n	80030a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003068:	4b34      	ldr	r3, [pc, #208]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0308 	and.w	r3, r3, #8
 8003070:	2b00      	cmp	r3, #0
 8003072:	d107      	bne.n	8003084 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003074:	4b31      	ldr	r3, [pc, #196]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 8003076:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800307a:	0a1b      	lsrs	r3, r3, #8
 800307c:	f003 030f 	and.w	r3, r3, #15
 8003080:	61fb      	str	r3, [r7, #28]
 8003082:	e005      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003084:	4b2d      	ldr	r3, [pc, #180]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003090:	4a2b      	ldr	r2, [pc, #172]	@ (8003140 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003098:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10d      	bne.n	80030bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030a4:	e00a      	b.n	80030bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d102      	bne.n	80030b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030ac:	4b25      	ldr	r3, [pc, #148]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x110>)
 80030ae:	61bb      	str	r3, [r7, #24]
 80030b0:	e004      	b.n	80030bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	2b08      	cmp	r3, #8
 80030b6:	d101      	bne.n	80030bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030b8:	4b23      	ldr	r3, [pc, #140]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x114>)
 80030ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	2b0c      	cmp	r3, #12
 80030c0:	d134      	bne.n	800312c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030c2:	4b1e      	ldr	r3, [pc, #120]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d003      	beq.n	80030da <HAL_RCC_GetSysClockFreq+0xa6>
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	2b03      	cmp	r3, #3
 80030d6:	d003      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0xac>
 80030d8:	e005      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80030da:	4b1a      	ldr	r3, [pc, #104]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x110>)
 80030dc:	617b      	str	r3, [r7, #20]
      break;
 80030de:	e005      	b.n	80030ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80030e0:	4b19      	ldr	r3, [pc, #100]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x114>)
 80030e2:	617b      	str	r3, [r7, #20]
      break;
 80030e4:	e002      	b.n	80030ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	617b      	str	r3, [r7, #20]
      break;
 80030ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030ec:	4b13      	ldr	r3, [pc, #76]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	091b      	lsrs	r3, r3, #4
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	3301      	adds	r3, #1
 80030f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030fa:	4b10      	ldr	r3, [pc, #64]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	0a1b      	lsrs	r3, r3, #8
 8003100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	fb03 f202 	mul.w	r2, r3, r2
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003110:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003112:	4b0a      	ldr	r3, [pc, #40]	@ (800313c <HAL_RCC_GetSysClockFreq+0x108>)
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	0e5b      	lsrs	r3, r3, #25
 8003118:	f003 0303 	and.w	r3, r3, #3
 800311c:	3301      	adds	r3, #1
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	fbb2 f3f3 	udiv	r3, r2, r3
 800312a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800312c:	69bb      	ldr	r3, [r7, #24]
}
 800312e:	4618      	mov	r0, r3
 8003130:	3724      	adds	r7, #36	@ 0x24
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40021000 	.word	0x40021000
 8003140:	08004fd0 	.word	0x08004fd0
 8003144:	00f42400 	.word	0x00f42400
 8003148:	007a1200 	.word	0x007a1200

0800314c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003150:	4b03      	ldr	r3, [pc, #12]	@ (8003160 <HAL_RCC_GetHCLKFreq+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000008 	.word	0x20000008

08003164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003168:	f7ff fff0 	bl	800314c <HAL_RCC_GetHCLKFreq>
 800316c:	4602      	mov	r2, r0
 800316e:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	0a1b      	lsrs	r3, r3, #8
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	4904      	ldr	r1, [pc, #16]	@ (800318c <HAL_RCC_GetPCLK1Freq+0x28>)
 800317a:	5ccb      	ldrb	r3, [r1, r3]
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40021000 	.word	0x40021000
 800318c:	08004fc8 	.word	0x08004fc8

08003190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003194:	f7ff ffda 	bl	800314c <HAL_RCC_GetHCLKFreq>
 8003198:	4602      	mov	r2, r0
 800319a:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	0adb      	lsrs	r3, r3, #11
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	4904      	ldr	r1, [pc, #16]	@ (80031b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80031a6:	5ccb      	ldrb	r3, [r1, r3]
 80031a8:	f003 031f 	and.w	r3, r3, #31
 80031ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40021000 	.word	0x40021000
 80031b8:	08004fc8 	.word	0x08004fc8

080031bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d003      	beq.n	80031dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031d4:	f7ff f9ee 	bl	80025b4 <HAL_PWREx_GetVoltageRange>
 80031d8:	6178      	str	r0, [r7, #20]
 80031da:	e014      	b.n	8003206 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031dc:	4b25      	ldr	r3, [pc, #148]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e0:	4a24      	ldr	r2, [pc, #144]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031e8:	4b22      	ldr	r3, [pc, #136]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031f0:	60fb      	str	r3, [r7, #12]
 80031f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80031f4:	f7ff f9de 	bl	80025b4 <HAL_PWREx_GetVoltageRange>
 80031f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80031fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003274 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003200:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003204:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800320c:	d10b      	bne.n	8003226 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b80      	cmp	r3, #128	@ 0x80
 8003212:	d919      	bls.n	8003248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2ba0      	cmp	r3, #160	@ 0xa0
 8003218:	d902      	bls.n	8003220 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800321a:	2302      	movs	r3, #2
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	e013      	b.n	8003248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003220:	2301      	movs	r3, #1
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	e010      	b.n	8003248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b80      	cmp	r3, #128	@ 0x80
 800322a:	d902      	bls.n	8003232 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800322c:	2303      	movs	r3, #3
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	e00a      	b.n	8003248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b80      	cmp	r3, #128	@ 0x80
 8003236:	d102      	bne.n	800323e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003238:	2302      	movs	r3, #2
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	e004      	b.n	8003248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b70      	cmp	r3, #112	@ 0x70
 8003242:	d101      	bne.n	8003248 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003244:	2301      	movs	r3, #1
 8003246:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f023 0207 	bic.w	r2, r3, #7
 8003250:	4909      	ldr	r1, [pc, #36]	@ (8003278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003258:	4b07      	ldr	r3, [pc, #28]	@ (8003278 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	429a      	cmp	r2, r3
 8003264:	d001      	beq.n	800326a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e000      	b.n	800326c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40021000 	.word	0x40021000
 8003278:	40022000 	.word	0x40022000

0800327c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b086      	sub	sp, #24
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003284:	2300      	movs	r3, #0
 8003286:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003288:	2300      	movs	r3, #0
 800328a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003294:	2b00      	cmp	r3, #0
 8003296:	d041      	beq.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800329c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032a0:	d02a      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032a2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032a6:	d824      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032ac:	d008      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032b2:	d81e      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00a      	beq.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032bc:	d010      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032be:	e018      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032c0:	4b86      	ldr	r3, [pc, #536]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4a85      	ldr	r2, [pc, #532]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032cc:	e015      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	3304      	adds	r3, #4
 80032d2:	2100      	movs	r1, #0
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fabb 	bl	8003850 <RCCEx_PLLSAI1_Config>
 80032da:	4603      	mov	r3, r0
 80032dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032de:	e00c      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3320      	adds	r3, #32
 80032e4:	2100      	movs	r1, #0
 80032e6:	4618      	mov	r0, r3
 80032e8:	f000 fba6 	bl	8003a38 <RCCEx_PLLSAI2_Config>
 80032ec:	4603      	mov	r3, r0
 80032ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032f0:	e003      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	74fb      	strb	r3, [r7, #19]
      break;
 80032f6:	e000      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80032f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032fa:	7cfb      	ldrb	r3, [r7, #19]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10b      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003300:	4b76      	ldr	r3, [pc, #472]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003306:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800330e:	4973      	ldr	r1, [pc, #460]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003310:	4313      	orrs	r3, r2
 8003312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003316:	e001      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003318:	7cfb      	ldrb	r3, [r7, #19]
 800331a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d041      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800332c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003330:	d02a      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003332:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003336:	d824      	bhi.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003338:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800333c:	d008      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800333e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003342:	d81e      	bhi.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00a      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800334c:	d010      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800334e:	e018      	b.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003350:	4b62      	ldr	r3, [pc, #392]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4a61      	ldr	r2, [pc, #388]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800335a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800335c:	e015      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3304      	adds	r3, #4
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f000 fa73 	bl	8003850 <RCCEx_PLLSAI1_Config>
 800336a:	4603      	mov	r3, r0
 800336c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800336e:	e00c      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3320      	adds	r3, #32
 8003374:	2100      	movs	r1, #0
 8003376:	4618      	mov	r0, r3
 8003378:	f000 fb5e 	bl	8003a38 <RCCEx_PLLSAI2_Config>
 800337c:	4603      	mov	r3, r0
 800337e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003380:	e003      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	74fb      	strb	r3, [r7, #19]
      break;
 8003386:	e000      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003388:	bf00      	nop
    }

    if(ret == HAL_OK)
 800338a:	7cfb      	ldrb	r3, [r7, #19]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10b      	bne.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003390:	4b52      	ldr	r3, [pc, #328]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003396:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800339e:	494f      	ldr	r1, [pc, #316]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80033a6:	e001      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a8:	7cfb      	ldrb	r3, [r7, #19]
 80033aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 80a0 	beq.w	80034fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033be:	4b47      	ldr	r3, [pc, #284]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033ca:	2301      	movs	r3, #1
 80033cc:	e000      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033ce:	2300      	movs	r3, #0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00d      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033d4:	4b41      	ldr	r3, [pc, #260]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d8:	4a40      	ldr	r2, [pc, #256]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033de:	6593      	str	r3, [r2, #88]	@ 0x58
 80033e0:	4b3e      	ldr	r3, [pc, #248]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e8:	60bb      	str	r3, [r7, #8]
 80033ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ec:	2301      	movs	r3, #1
 80033ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033f0:	4b3b      	ldr	r3, [pc, #236]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a3a      	ldr	r2, [pc, #232]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033fc:	f7fe f934 	bl	8001668 <HAL_GetTick>
 8003400:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003402:	e009      	b.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003404:	f7fe f930 	bl	8001668 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d902      	bls.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	74fb      	strb	r3, [r7, #19]
        break;
 8003416:	e005      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003418:	4b31      	ldr	r3, [pc, #196]	@ (80034e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0ef      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003424:	7cfb      	ldrb	r3, [r7, #19]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d15c      	bne.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800342a:	4b2c      	ldr	r3, [pc, #176]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800342c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003430:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003434:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d01f      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	429a      	cmp	r2, r3
 8003446:	d019      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003448:	4b24      	ldr	r3, [pc, #144]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003452:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003454:	4b21      	ldr	r3, [pc, #132]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	4a20      	ldr	r2, [pc, #128]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003464:	4b1d      	ldr	r3, [pc, #116]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	4a1c      	ldr	r2, [pc, #112]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003474:	4a19      	ldr	r2, [pc, #100]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d016      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003486:	f7fe f8ef 	bl	8001668 <HAL_GetTick>
 800348a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800348c:	e00b      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800348e:	f7fe f8eb 	bl	8001668 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349c:	4293      	cmp	r3, r2
 800349e:	d902      	bls.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	74fb      	strb	r3, [r7, #19]
            break;
 80034a4:	e006      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034a6:	4b0d      	ldr	r3, [pc, #52]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d0ec      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034ba:	4b08      	ldr	r3, [pc, #32]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034ca:	4904      	ldr	r1, [pc, #16]	@ (80034dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034d2:	e009      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034d4:	7cfb      	ldrb	r3, [r7, #19]
 80034d6:	74bb      	strb	r3, [r7, #18]
 80034d8:	e006      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034da:	bf00      	nop
 80034dc:	40021000 	.word	0x40021000
 80034e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e4:	7cfb      	ldrb	r3, [r7, #19]
 80034e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e8:	7c7b      	ldrb	r3, [r7, #17]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d105      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ee:	4b9e      	ldr	r3, [pc, #632]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f2:	4a9d      	ldr	r2, [pc, #628]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00a      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003506:	4b98      	ldr	r3, [pc, #608]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350c:	f023 0203 	bic.w	r2, r3, #3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003514:	4994      	ldr	r1, [pc, #592]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00a      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003528:	4b8f      	ldr	r3, [pc, #572]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352e:	f023 020c 	bic.w	r2, r3, #12
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003536:	498c      	ldr	r1, [pc, #560]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00a      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800354a:	4b87      	ldr	r3, [pc, #540]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003550:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003558:	4983      	ldr	r1, [pc, #524]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0308 	and.w	r3, r3, #8
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800356c:	4b7e      	ldr	r3, [pc, #504]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003572:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	497b      	ldr	r1, [pc, #492]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0310 	and.w	r3, r3, #16
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800358e:	4b76      	ldr	r3, [pc, #472]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800359c:	4972      	ldr	r1, [pc, #456]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0320 	and.w	r3, r3, #32
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035b0:	4b6d      	ldr	r3, [pc, #436]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035be:	496a      	ldr	r1, [pc, #424]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035d2:	4b65      	ldr	r3, [pc, #404]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e0:	4961      	ldr	r1, [pc, #388]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80035f4:	4b5c      	ldr	r3, [pc, #368]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003602:	4959      	ldr	r1, [pc, #356]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003616:	4b54      	ldr	r3, [pc, #336]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003624:	4950      	ldr	r1, [pc, #320]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00a      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003638:	4b4b      	ldr	r3, [pc, #300]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003646:	4948      	ldr	r1, [pc, #288]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800365a:	4b43      	ldr	r3, [pc, #268]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003660:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003668:	493f      	ldr	r1, [pc, #252]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d028      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800367c:	4b3a      	ldr	r3, [pc, #232]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003682:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800368a:	4937      	ldr	r1, [pc, #220]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003696:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800369a:	d106      	bne.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800369c:	4b32      	ldr	r3, [pc, #200]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	4a31      	ldr	r2, [pc, #196]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036a6:	60d3      	str	r3, [r2, #12]
 80036a8:	e011      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036b2:	d10c      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3304      	adds	r3, #4
 80036b8:	2101      	movs	r1, #1
 80036ba:	4618      	mov	r0, r3
 80036bc:	f000 f8c8 	bl	8003850 <RCCEx_PLLSAI1_Config>
 80036c0:	4603      	mov	r3, r0
 80036c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036c4:	7cfb      	ldrb	r3, [r7, #19]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036ca:	7cfb      	ldrb	r3, [r7, #19]
 80036cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d028      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036da:	4b23      	ldr	r3, [pc, #140]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e8:	491f      	ldr	r1, [pc, #124]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036f8:	d106      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003700:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003704:	60d3      	str	r3, [r2, #12]
 8003706:	e011      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003710:	d10c      	bne.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	3304      	adds	r3, #4
 8003716:	2101      	movs	r1, #1
 8003718:	4618      	mov	r0, r3
 800371a:	f000 f899 	bl	8003850 <RCCEx_PLLSAI1_Config>
 800371e:	4603      	mov	r3, r0
 8003720:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d001      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003728:	7cfb      	ldrb	r3, [r7, #19]
 800372a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d02b      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003738:	4b0b      	ldr	r3, [pc, #44]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003746:	4908      	ldr	r1, [pc, #32]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003748:	4313      	orrs	r3, r2
 800374a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003756:	d109      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003758:	4b03      	ldr	r3, [pc, #12]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	4a02      	ldr	r2, [pc, #8]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003762:	60d3      	str	r3, [r2, #12]
 8003764:	e014      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003766:	bf00      	nop
 8003768:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003770:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003774:	d10c      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	3304      	adds	r3, #4
 800377a:	2101      	movs	r1, #1
 800377c:	4618      	mov	r0, r3
 800377e:	f000 f867 	bl	8003850 <RCCEx_PLLSAI1_Config>
 8003782:	4603      	mov	r3, r0
 8003784:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003786:	7cfb      	ldrb	r3, [r7, #19]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800378c:	7cfb      	ldrb	r3, [r7, #19]
 800378e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d02f      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800379c:	4b2b      	ldr	r3, [pc, #172]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800379e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037aa:	4928      	ldr	r1, [pc, #160]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037ba:	d10d      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3304      	adds	r3, #4
 80037c0:	2102      	movs	r1, #2
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 f844 	bl	8003850 <RCCEx_PLLSAI1_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037cc:	7cfb      	ldrb	r3, [r7, #19]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d014      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037d2:	7cfb      	ldrb	r3, [r7, #19]
 80037d4:	74bb      	strb	r3, [r7, #18]
 80037d6:	e011      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037e0:	d10c      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3320      	adds	r3, #32
 80037e6:	2102      	movs	r1, #2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f000 f925 	bl	8003a38 <RCCEx_PLLSAI2_Config>
 80037ee:	4603      	mov	r3, r0
 80037f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037f2:	7cfb      	ldrb	r3, [r7, #19]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037f8:	7cfb      	ldrb	r3, [r7, #19]
 80037fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003808:	4b10      	ldr	r3, [pc, #64]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800380a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003816:	490d      	ldr	r1, [pc, #52]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00b      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800382a:	4b08      	ldr	r3, [pc, #32]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800382c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003830:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800383a:	4904      	ldr	r1, [pc, #16]	@ (800384c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800383c:	4313      	orrs	r3, r2
 800383e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003842:	7cbb      	ldrb	r3, [r7, #18]
}
 8003844:	4618      	mov	r0, r3
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40021000 	.word	0x40021000

08003850 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800385e:	4b75      	ldr	r3, [pc, #468]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d018      	beq.n	800389c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800386a:	4b72      	ldr	r3, [pc, #456]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0203 	and.w	r2, r3, #3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d10d      	bne.n	8003896 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
       ||
 800387e:	2b00      	cmp	r3, #0
 8003880:	d009      	beq.n	8003896 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003882:	4b6c      	ldr	r3, [pc, #432]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	091b      	lsrs	r3, r3, #4
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	1c5a      	adds	r2, r3, #1
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
       ||
 8003892:	429a      	cmp	r2, r3
 8003894:	d047      	beq.n	8003926 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	73fb      	strb	r3, [r7, #15]
 800389a:	e044      	b.n	8003926 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b03      	cmp	r3, #3
 80038a2:	d018      	beq.n	80038d6 <RCCEx_PLLSAI1_Config+0x86>
 80038a4:	2b03      	cmp	r3, #3
 80038a6:	d825      	bhi.n	80038f4 <RCCEx_PLLSAI1_Config+0xa4>
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d002      	beq.n	80038b2 <RCCEx_PLLSAI1_Config+0x62>
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d009      	beq.n	80038c4 <RCCEx_PLLSAI1_Config+0x74>
 80038b0:	e020      	b.n	80038f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038b2:	4b60      	ldr	r3, [pc, #384]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d11d      	bne.n	80038fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038c2:	e01a      	b.n	80038fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038c4:	4b5b      	ldr	r3, [pc, #364]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d116      	bne.n	80038fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038d4:	e013      	b.n	80038fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038d6:	4b57      	ldr	r3, [pc, #348]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10f      	bne.n	8003902 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038e2:	4b54      	ldr	r3, [pc, #336]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d109      	bne.n	8003902 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038f2:	e006      	b.n	8003902 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      break;
 80038f8:	e004      	b.n	8003904 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038fa:	bf00      	nop
 80038fc:	e002      	b.n	8003904 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038fe:	bf00      	nop
 8003900:	e000      	b.n	8003904 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003902:	bf00      	nop
    }

    if(status == HAL_OK)
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10d      	bne.n	8003926 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800390a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6819      	ldr	r1, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	3b01      	subs	r3, #1
 800391c:	011b      	lsls	r3, r3, #4
 800391e:	430b      	orrs	r3, r1
 8003920:	4944      	ldr	r1, [pc, #272]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003922:	4313      	orrs	r3, r2
 8003924:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003926:	7bfb      	ldrb	r3, [r7, #15]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d17d      	bne.n	8003a28 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800392c:	4b41      	ldr	r3, [pc, #260]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a40      	ldr	r2, [pc, #256]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003932:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003936:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003938:	f7fd fe96 	bl	8001668 <HAL_GetTick>
 800393c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800393e:	e009      	b.n	8003954 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003940:	f7fd fe92 	bl	8001668 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d902      	bls.n	8003954 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	73fb      	strb	r3, [r7, #15]
        break;
 8003952:	e005      	b.n	8003960 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003954:	4b37      	ldr	r3, [pc, #220]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1ef      	bne.n	8003940 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d160      	bne.n	8003a28 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d111      	bne.n	8003990 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800396c:	4b31      	ldr	r3, [pc, #196]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003974:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6892      	ldr	r2, [r2, #8]
 800397c:	0211      	lsls	r1, r2, #8
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	68d2      	ldr	r2, [r2, #12]
 8003982:	0912      	lsrs	r2, r2, #4
 8003984:	0452      	lsls	r2, r2, #17
 8003986:	430a      	orrs	r2, r1
 8003988:	492a      	ldr	r1, [pc, #168]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 800398a:	4313      	orrs	r3, r2
 800398c:	610b      	str	r3, [r1, #16]
 800398e:	e027      	b.n	80039e0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d112      	bne.n	80039bc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003996:	4b27      	ldr	r3, [pc, #156]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800399e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6892      	ldr	r2, [r2, #8]
 80039a6:	0211      	lsls	r1, r2, #8
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6912      	ldr	r2, [r2, #16]
 80039ac:	0852      	lsrs	r2, r2, #1
 80039ae:	3a01      	subs	r2, #1
 80039b0:	0552      	lsls	r2, r2, #21
 80039b2:	430a      	orrs	r2, r1
 80039b4:	491f      	ldr	r1, [pc, #124]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	610b      	str	r3, [r1, #16]
 80039ba:	e011      	b.n	80039e0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6892      	ldr	r2, [r2, #8]
 80039cc:	0211      	lsls	r1, r2, #8
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6952      	ldr	r2, [r2, #20]
 80039d2:	0852      	lsrs	r2, r2, #1
 80039d4:	3a01      	subs	r2, #1
 80039d6:	0652      	lsls	r2, r2, #25
 80039d8:	430a      	orrs	r2, r1
 80039da:	4916      	ldr	r1, [pc, #88]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039e0:	4b14      	ldr	r3, [pc, #80]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a13      	ldr	r2, [pc, #76]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ec:	f7fd fe3c 	bl	8001668 <HAL_GetTick>
 80039f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039f2:	e009      	b.n	8003a08 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039f4:	f7fd fe38 	bl	8001668 <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d902      	bls.n	8003a08 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	73fb      	strb	r3, [r7, #15]
          break;
 8003a06:	e005      	b.n	8003a14 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a08:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0ef      	beq.n	80039f4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d106      	bne.n	8003a28 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a1a:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1c:	691a      	ldr	r2, [r3, #16]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	4904      	ldr	r1, [pc, #16]	@ (8003a34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40021000 	.word	0x40021000

08003a38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2300      	movs	r3, #0
 8003a44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a46:	4b6a      	ldr	r3, [pc, #424]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f003 0303 	and.w	r3, r3, #3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d018      	beq.n	8003a84 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a52:	4b67      	ldr	r3, [pc, #412]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f003 0203 	and.w	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d10d      	bne.n	8003a7e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
       ||
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d009      	beq.n	8003a7e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a6a:	4b61      	ldr	r3, [pc, #388]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	091b      	lsrs	r3, r3, #4
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
       ||
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d047      	beq.n	8003b0e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	73fb      	strb	r3, [r7, #15]
 8003a82:	e044      	b.n	8003b0e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b03      	cmp	r3, #3
 8003a8a:	d018      	beq.n	8003abe <RCCEx_PLLSAI2_Config+0x86>
 8003a8c:	2b03      	cmp	r3, #3
 8003a8e:	d825      	bhi.n	8003adc <RCCEx_PLLSAI2_Config+0xa4>
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d002      	beq.n	8003a9a <RCCEx_PLLSAI2_Config+0x62>
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d009      	beq.n	8003aac <RCCEx_PLLSAI2_Config+0x74>
 8003a98:	e020      	b.n	8003adc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a9a:	4b55      	ldr	r3, [pc, #340]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d11d      	bne.n	8003ae2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aaa:	e01a      	b.n	8003ae2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003aac:	4b50      	ldr	r3, [pc, #320]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d116      	bne.n	8003ae6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003abc:	e013      	b.n	8003ae6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003abe:	4b4c      	ldr	r3, [pc, #304]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10f      	bne.n	8003aea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003aca:	4b49      	ldr	r3, [pc, #292]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d109      	bne.n	8003aea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ada:	e006      	b.n	8003aea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	73fb      	strb	r3, [r7, #15]
      break;
 8003ae0:	e004      	b.n	8003aec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ae2:	bf00      	nop
 8003ae4:	e002      	b.n	8003aec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ae6:	bf00      	nop
 8003ae8:	e000      	b.n	8003aec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003aea:	bf00      	nop
    }

    if(status == HAL_OK)
 8003aec:	7bfb      	ldrb	r3, [r7, #15]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10d      	bne.n	8003b0e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003af2:	4b3f      	ldr	r3, [pc, #252]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6819      	ldr	r1, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	430b      	orrs	r3, r1
 8003b08:	4939      	ldr	r1, [pc, #228]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d167      	bne.n	8003be4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b14:	4b36      	ldr	r3, [pc, #216]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a35      	ldr	r2, [pc, #212]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b20:	f7fd fda2 	bl	8001668 <HAL_GetTick>
 8003b24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b26:	e009      	b.n	8003b3c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b28:	f7fd fd9e 	bl	8001668 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d902      	bls.n	8003b3c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	73fb      	strb	r3, [r7, #15]
        break;
 8003b3a:	e005      	b.n	8003b48 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1ef      	bne.n	8003b28 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d14a      	bne.n	8003be4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d111      	bne.n	8003b78 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b54:	4b26      	ldr	r3, [pc, #152]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6892      	ldr	r2, [r2, #8]
 8003b64:	0211      	lsls	r1, r2, #8
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	68d2      	ldr	r2, [r2, #12]
 8003b6a:	0912      	lsrs	r2, r2, #4
 8003b6c:	0452      	lsls	r2, r2, #17
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	491f      	ldr	r1, [pc, #124]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	614b      	str	r3, [r1, #20]
 8003b76:	e011      	b.n	8003b9c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b78:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6892      	ldr	r2, [r2, #8]
 8003b88:	0211      	lsls	r1, r2, #8
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6912      	ldr	r2, [r2, #16]
 8003b8e:	0852      	lsrs	r2, r2, #1
 8003b90:	3a01      	subs	r2, #1
 8003b92:	0652      	lsls	r2, r2, #25
 8003b94:	430a      	orrs	r2, r1
 8003b96:	4916      	ldr	r1, [pc, #88]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b9c:	4b14      	ldr	r3, [pc, #80]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a13      	ldr	r2, [pc, #76]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ba6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fd fd5e 	bl	8001668 <HAL_GetTick>
 8003bac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bae:	e009      	b.n	8003bc4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bb0:	f7fd fd5a 	bl	8001668 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d902      	bls.n	8003bc4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	73fb      	strb	r3, [r7, #15]
          break;
 8003bc2:	e005      	b.n	8003bd0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0ef      	beq.n	8003bb0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd8:	695a      	ldr	r2, [r3, #20]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	4904      	ldr	r1, [pc, #16]	@ (8003bf0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40021000 	.word	0x40021000

08003bf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e040      	b.n	8003c88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d106      	bne.n	8003c1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f7fd f8d2 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2224      	movs	r2, #36	@ 0x24
 8003c20:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 0201 	bic.w	r2, r2, #1
 8003c30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fae0 	bl	8004200 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 f825 	bl	8003c90 <UART_SetConfig>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e01b      	b.n	8003c88 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689a      	ldr	r2, [r3, #8]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 fb5f 	bl	8004344 <UART_CheckIdleState>
 8003c86:	4603      	mov	r3, r0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c94:	b08a      	sub	sp, #40	@ 0x28
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	689a      	ldr	r2, [r3, #8]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	431a      	orrs	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	4ba4      	ldr	r3, [pc, #656]	@ (8003f50 <UART_SetConfig+0x2c0>)
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	6812      	ldr	r2, [r2, #0]
 8003cc6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cc8:	430b      	orrs	r3, r1
 8003cca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	68da      	ldr	r2, [r3, #12]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a99      	ldr	r2, [pc, #612]	@ (8003f54 <UART_SetConfig+0x2c4>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d004      	beq.n	8003cfc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a90      	ldr	r2, [pc, #576]	@ (8003f58 <UART_SetConfig+0x2c8>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d126      	bne.n	8003d68 <UART_SetConfig+0xd8>
 8003d1a:	4b90      	ldr	r3, [pc, #576]	@ (8003f5c <UART_SetConfig+0x2cc>)
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	2b03      	cmp	r3, #3
 8003d26:	d81b      	bhi.n	8003d60 <UART_SetConfig+0xd0>
 8003d28:	a201      	add	r2, pc, #4	@ (adr r2, 8003d30 <UART_SetConfig+0xa0>)
 8003d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d2e:	bf00      	nop
 8003d30:	08003d41 	.word	0x08003d41
 8003d34:	08003d51 	.word	0x08003d51
 8003d38:	08003d49 	.word	0x08003d49
 8003d3c:	08003d59 	.word	0x08003d59
 8003d40:	2301      	movs	r3, #1
 8003d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d46:	e116      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d4e:	e112      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003d50:	2304      	movs	r3, #4
 8003d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d56:	e10e      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003d58:	2308      	movs	r3, #8
 8003d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d5e:	e10a      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003d60:	2310      	movs	r3, #16
 8003d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d66:	e106      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a7c      	ldr	r2, [pc, #496]	@ (8003f60 <UART_SetConfig+0x2d0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d138      	bne.n	8003de4 <UART_SetConfig+0x154>
 8003d72:	4b7a      	ldr	r3, [pc, #488]	@ (8003f5c <UART_SetConfig+0x2cc>)
 8003d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d78:	f003 030c 	and.w	r3, r3, #12
 8003d7c:	2b0c      	cmp	r3, #12
 8003d7e:	d82d      	bhi.n	8003ddc <UART_SetConfig+0x14c>
 8003d80:	a201      	add	r2, pc, #4	@ (adr r2, 8003d88 <UART_SetConfig+0xf8>)
 8003d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d86:	bf00      	nop
 8003d88:	08003dbd 	.word	0x08003dbd
 8003d8c:	08003ddd 	.word	0x08003ddd
 8003d90:	08003ddd 	.word	0x08003ddd
 8003d94:	08003ddd 	.word	0x08003ddd
 8003d98:	08003dcd 	.word	0x08003dcd
 8003d9c:	08003ddd 	.word	0x08003ddd
 8003da0:	08003ddd 	.word	0x08003ddd
 8003da4:	08003ddd 	.word	0x08003ddd
 8003da8:	08003dc5 	.word	0x08003dc5
 8003dac:	08003ddd 	.word	0x08003ddd
 8003db0:	08003ddd 	.word	0x08003ddd
 8003db4:	08003ddd 	.word	0x08003ddd
 8003db8:	08003dd5 	.word	0x08003dd5
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dc2:	e0d8      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dca:	e0d4      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003dcc:	2304      	movs	r3, #4
 8003dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dd2:	e0d0      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003dd4:	2308      	movs	r3, #8
 8003dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dda:	e0cc      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003ddc:	2310      	movs	r3, #16
 8003dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003de2:	e0c8      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a5e      	ldr	r2, [pc, #376]	@ (8003f64 <UART_SetConfig+0x2d4>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d125      	bne.n	8003e3a <UART_SetConfig+0x1aa>
 8003dee:	4b5b      	ldr	r3, [pc, #364]	@ (8003f5c <UART_SetConfig+0x2cc>)
 8003df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003df8:	2b30      	cmp	r3, #48	@ 0x30
 8003dfa:	d016      	beq.n	8003e2a <UART_SetConfig+0x19a>
 8003dfc:	2b30      	cmp	r3, #48	@ 0x30
 8003dfe:	d818      	bhi.n	8003e32 <UART_SetConfig+0x1a2>
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d00a      	beq.n	8003e1a <UART_SetConfig+0x18a>
 8003e04:	2b20      	cmp	r3, #32
 8003e06:	d814      	bhi.n	8003e32 <UART_SetConfig+0x1a2>
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <UART_SetConfig+0x182>
 8003e0c:	2b10      	cmp	r3, #16
 8003e0e:	d008      	beq.n	8003e22 <UART_SetConfig+0x192>
 8003e10:	e00f      	b.n	8003e32 <UART_SetConfig+0x1a2>
 8003e12:	2300      	movs	r3, #0
 8003e14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e18:	e0ad      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e20:	e0a9      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e22:	2304      	movs	r3, #4
 8003e24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e28:	e0a5      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e2a:	2308      	movs	r3, #8
 8003e2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e30:	e0a1      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e32:	2310      	movs	r3, #16
 8003e34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e38:	e09d      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a4a      	ldr	r2, [pc, #296]	@ (8003f68 <UART_SetConfig+0x2d8>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d125      	bne.n	8003e90 <UART_SetConfig+0x200>
 8003e44:	4b45      	ldr	r3, [pc, #276]	@ (8003f5c <UART_SetConfig+0x2cc>)
 8003e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e50:	d016      	beq.n	8003e80 <UART_SetConfig+0x1f0>
 8003e52:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e54:	d818      	bhi.n	8003e88 <UART_SetConfig+0x1f8>
 8003e56:	2b80      	cmp	r3, #128	@ 0x80
 8003e58:	d00a      	beq.n	8003e70 <UART_SetConfig+0x1e0>
 8003e5a:	2b80      	cmp	r3, #128	@ 0x80
 8003e5c:	d814      	bhi.n	8003e88 <UART_SetConfig+0x1f8>
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d002      	beq.n	8003e68 <UART_SetConfig+0x1d8>
 8003e62:	2b40      	cmp	r3, #64	@ 0x40
 8003e64:	d008      	beq.n	8003e78 <UART_SetConfig+0x1e8>
 8003e66:	e00f      	b.n	8003e88 <UART_SetConfig+0x1f8>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e6e:	e082      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e70:	2302      	movs	r3, #2
 8003e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e76:	e07e      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e78:	2304      	movs	r3, #4
 8003e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e7e:	e07a      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e80:	2308      	movs	r3, #8
 8003e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e86:	e076      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e88:	2310      	movs	r3, #16
 8003e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e8e:	e072      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a35      	ldr	r2, [pc, #212]	@ (8003f6c <UART_SetConfig+0x2dc>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d12a      	bne.n	8003ef0 <UART_SetConfig+0x260>
 8003e9a:	4b30      	ldr	r3, [pc, #192]	@ (8003f5c <UART_SetConfig+0x2cc>)
 8003e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ea4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ea8:	d01a      	beq.n	8003ee0 <UART_SetConfig+0x250>
 8003eaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003eae:	d81b      	bhi.n	8003ee8 <UART_SetConfig+0x258>
 8003eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eb4:	d00c      	beq.n	8003ed0 <UART_SetConfig+0x240>
 8003eb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eba:	d815      	bhi.n	8003ee8 <UART_SetConfig+0x258>
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <UART_SetConfig+0x238>
 8003ec0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ec4:	d008      	beq.n	8003ed8 <UART_SetConfig+0x248>
 8003ec6:	e00f      	b.n	8003ee8 <UART_SetConfig+0x258>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ece:	e052      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ed6:	e04e      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003ed8:	2304      	movs	r3, #4
 8003eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ede:	e04a      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003ee0:	2308      	movs	r3, #8
 8003ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ee6:	e046      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eee:	e042      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a17      	ldr	r2, [pc, #92]	@ (8003f54 <UART_SetConfig+0x2c4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d13a      	bne.n	8003f70 <UART_SetConfig+0x2e0>
 8003efa:	4b18      	ldr	r3, [pc, #96]	@ (8003f5c <UART_SetConfig+0x2cc>)
 8003efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f08:	d01a      	beq.n	8003f40 <UART_SetConfig+0x2b0>
 8003f0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f0e:	d81b      	bhi.n	8003f48 <UART_SetConfig+0x2b8>
 8003f10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f14:	d00c      	beq.n	8003f30 <UART_SetConfig+0x2a0>
 8003f16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f1a:	d815      	bhi.n	8003f48 <UART_SetConfig+0x2b8>
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <UART_SetConfig+0x298>
 8003f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f24:	d008      	beq.n	8003f38 <UART_SetConfig+0x2a8>
 8003f26:	e00f      	b.n	8003f48 <UART_SetConfig+0x2b8>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f2e:	e022      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003f30:	2302      	movs	r3, #2
 8003f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f36:	e01e      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003f38:	2304      	movs	r3, #4
 8003f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f3e:	e01a      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003f40:	2308      	movs	r3, #8
 8003f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f46:	e016      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003f48:	2310      	movs	r3, #16
 8003f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f4e:	e012      	b.n	8003f76 <UART_SetConfig+0x2e6>
 8003f50:	efff69f3 	.word	0xefff69f3
 8003f54:	40008000 	.word	0x40008000
 8003f58:	40013800 	.word	0x40013800
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	40004400 	.word	0x40004400
 8003f64:	40004800 	.word	0x40004800
 8003f68:	40004c00 	.word	0x40004c00
 8003f6c:	40005000 	.word	0x40005000
 8003f70:	2310      	movs	r3, #16
 8003f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a9f      	ldr	r2, [pc, #636]	@ (80041f8 <UART_SetConfig+0x568>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d17a      	bne.n	8004076 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f80:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d824      	bhi.n	8003fd2 <UART_SetConfig+0x342>
 8003f88:	a201      	add	r2, pc, #4	@ (adr r2, 8003f90 <UART_SetConfig+0x300>)
 8003f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8e:	bf00      	nop
 8003f90:	08003fb5 	.word	0x08003fb5
 8003f94:	08003fd3 	.word	0x08003fd3
 8003f98:	08003fbd 	.word	0x08003fbd
 8003f9c:	08003fd3 	.word	0x08003fd3
 8003fa0:	08003fc3 	.word	0x08003fc3
 8003fa4:	08003fd3 	.word	0x08003fd3
 8003fa8:	08003fd3 	.word	0x08003fd3
 8003fac:	08003fd3 	.word	0x08003fd3
 8003fb0:	08003fcb 	.word	0x08003fcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fb4:	f7ff f8d6 	bl	8003164 <HAL_RCC_GetPCLK1Freq>
 8003fb8:	61f8      	str	r0, [r7, #28]
        break;
 8003fba:	e010      	b.n	8003fde <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fbc:	4b8f      	ldr	r3, [pc, #572]	@ (80041fc <UART_SetConfig+0x56c>)
 8003fbe:	61fb      	str	r3, [r7, #28]
        break;
 8003fc0:	e00d      	b.n	8003fde <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fc2:	f7ff f837 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 8003fc6:	61f8      	str	r0, [r7, #28]
        break;
 8003fc8:	e009      	b.n	8003fde <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fce:	61fb      	str	r3, [r7, #28]
        break;
 8003fd0:	e005      	b.n	8003fde <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003fdc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 80fb 	beq.w	80041dc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	4613      	mov	r3, r2
 8003fec:	005b      	lsls	r3, r3, #1
 8003fee:	4413      	add	r3, r2
 8003ff0:	69fa      	ldr	r2, [r7, #28]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d305      	bcc.n	8004002 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d903      	bls.n	800400a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004008:	e0e8      	b.n	80041dc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	2200      	movs	r2, #0
 800400e:	461c      	mov	r4, r3
 8004010:	4615      	mov	r5, r2
 8004012:	f04f 0200 	mov.w	r2, #0
 8004016:	f04f 0300 	mov.w	r3, #0
 800401a:	022b      	lsls	r3, r5, #8
 800401c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004020:	0222      	lsls	r2, r4, #8
 8004022:	68f9      	ldr	r1, [r7, #12]
 8004024:	6849      	ldr	r1, [r1, #4]
 8004026:	0849      	lsrs	r1, r1, #1
 8004028:	2000      	movs	r0, #0
 800402a:	4688      	mov	r8, r1
 800402c:	4681      	mov	r9, r0
 800402e:	eb12 0a08 	adds.w	sl, r2, r8
 8004032:	eb43 0b09 	adc.w	fp, r3, r9
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	603b      	str	r3, [r7, #0]
 800403e:	607a      	str	r2, [r7, #4]
 8004040:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004044:	4650      	mov	r0, sl
 8004046:	4659      	mov	r1, fp
 8004048:	f7fc f912 	bl	8000270 <__aeabi_uldivmod>
 800404c:	4602      	mov	r2, r0
 800404e:	460b      	mov	r3, r1
 8004050:	4613      	mov	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800405a:	d308      	bcc.n	800406e <UART_SetConfig+0x3de>
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004062:	d204      	bcs.n	800406e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	60da      	str	r2, [r3, #12]
 800406c:	e0b6      	b.n	80041dc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004074:	e0b2      	b.n	80041dc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800407e:	d15e      	bne.n	800413e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004080:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004084:	2b08      	cmp	r3, #8
 8004086:	d828      	bhi.n	80040da <UART_SetConfig+0x44a>
 8004088:	a201      	add	r2, pc, #4	@ (adr r2, 8004090 <UART_SetConfig+0x400>)
 800408a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408e:	bf00      	nop
 8004090:	080040b5 	.word	0x080040b5
 8004094:	080040bd 	.word	0x080040bd
 8004098:	080040c5 	.word	0x080040c5
 800409c:	080040db 	.word	0x080040db
 80040a0:	080040cb 	.word	0x080040cb
 80040a4:	080040db 	.word	0x080040db
 80040a8:	080040db 	.word	0x080040db
 80040ac:	080040db 	.word	0x080040db
 80040b0:	080040d3 	.word	0x080040d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040b4:	f7ff f856 	bl	8003164 <HAL_RCC_GetPCLK1Freq>
 80040b8:	61f8      	str	r0, [r7, #28]
        break;
 80040ba:	e014      	b.n	80040e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040bc:	f7ff f868 	bl	8003190 <HAL_RCC_GetPCLK2Freq>
 80040c0:	61f8      	str	r0, [r7, #28]
        break;
 80040c2:	e010      	b.n	80040e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040c4:	4b4d      	ldr	r3, [pc, #308]	@ (80041fc <UART_SetConfig+0x56c>)
 80040c6:	61fb      	str	r3, [r7, #28]
        break;
 80040c8:	e00d      	b.n	80040e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ca:	f7fe ffb3 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 80040ce:	61f8      	str	r0, [r7, #28]
        break;
 80040d0:	e009      	b.n	80040e6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040d6:	61fb      	str	r3, [r7, #28]
        break;
 80040d8:	e005      	b.n	80040e6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d077      	beq.n	80041dc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	005a      	lsls	r2, r3, #1
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	085b      	lsrs	r3, r3, #1
 80040f6:	441a      	add	r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004100:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	2b0f      	cmp	r3, #15
 8004106:	d916      	bls.n	8004136 <UART_SetConfig+0x4a6>
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800410e:	d212      	bcs.n	8004136 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	b29b      	uxth	r3, r3
 8004114:	f023 030f 	bic.w	r3, r3, #15
 8004118:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	085b      	lsrs	r3, r3, #1
 800411e:	b29b      	uxth	r3, r3
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	b29a      	uxth	r2, r3
 8004126:	8afb      	ldrh	r3, [r7, #22]
 8004128:	4313      	orrs	r3, r2
 800412a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	8afa      	ldrh	r2, [r7, #22]
 8004132:	60da      	str	r2, [r3, #12]
 8004134:	e052      	b.n	80041dc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800413c:	e04e      	b.n	80041dc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800413e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004142:	2b08      	cmp	r3, #8
 8004144:	d827      	bhi.n	8004196 <UART_SetConfig+0x506>
 8004146:	a201      	add	r2, pc, #4	@ (adr r2, 800414c <UART_SetConfig+0x4bc>)
 8004148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414c:	08004171 	.word	0x08004171
 8004150:	08004179 	.word	0x08004179
 8004154:	08004181 	.word	0x08004181
 8004158:	08004197 	.word	0x08004197
 800415c:	08004187 	.word	0x08004187
 8004160:	08004197 	.word	0x08004197
 8004164:	08004197 	.word	0x08004197
 8004168:	08004197 	.word	0x08004197
 800416c:	0800418f 	.word	0x0800418f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004170:	f7fe fff8 	bl	8003164 <HAL_RCC_GetPCLK1Freq>
 8004174:	61f8      	str	r0, [r7, #28]
        break;
 8004176:	e014      	b.n	80041a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004178:	f7ff f80a 	bl	8003190 <HAL_RCC_GetPCLK2Freq>
 800417c:	61f8      	str	r0, [r7, #28]
        break;
 800417e:	e010      	b.n	80041a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004180:	4b1e      	ldr	r3, [pc, #120]	@ (80041fc <UART_SetConfig+0x56c>)
 8004182:	61fb      	str	r3, [r7, #28]
        break;
 8004184:	e00d      	b.n	80041a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004186:	f7fe ff55 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 800418a:	61f8      	str	r0, [r7, #28]
        break;
 800418c:	e009      	b.n	80041a2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800418e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004192:	61fb      	str	r3, [r7, #28]
        break;
 8004194:	e005      	b.n	80041a2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041a0:	bf00      	nop
    }

    if (pclk != 0U)
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d019      	beq.n	80041dc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	085a      	lsrs	r2, r3, #1
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	441a      	add	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	2b0f      	cmp	r3, #15
 80041c0:	d909      	bls.n	80041d6 <UART_SetConfig+0x546>
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041c8:	d205      	bcs.n	80041d6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60da      	str	r2, [r3, #12]
 80041d4:	e002      	b.n	80041dc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80041e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3728      	adds	r7, #40	@ 0x28
 80041f0:	46bd      	mov	sp, r7
 80041f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041f6:	bf00      	nop
 80041f8:	40008000 	.word	0x40008000
 80041fc:	00f42400 	.word	0x00f42400

08004200 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420c:	f003 0308 	and.w	r3, r3, #8
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00a      	beq.n	800422a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00a      	beq.n	800426e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004272:	f003 0304 	and.w	r3, r3, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00a      	beq.n	8004290 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00a      	beq.n	80042b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b6:	f003 0320 	and.w	r3, r3, #32
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00a      	beq.n	80042d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	430a      	orrs	r2, r1
 80042d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d01a      	beq.n	8004316 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042fe:	d10a      	bne.n	8004316 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	605a      	str	r2, [r3, #4]
  }
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b098      	sub	sp, #96	@ 0x60
 8004348:	af02      	add	r7, sp, #8
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004354:	f7fd f988 	bl	8001668 <HAL_GetTick>
 8004358:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0308 	and.w	r3, r3, #8
 8004364:	2b08      	cmp	r3, #8
 8004366:	d12e      	bne.n	80043c6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004368:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004370:	2200      	movs	r2, #0
 8004372:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f88c 	bl	8004494 <UART_WaitOnFlagUntilTimeout>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d021      	beq.n	80043c6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004392:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004396:	653b      	str	r3, [r7, #80]	@ 0x50
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	461a      	mov	r2, r3
 800439e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80043a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043a8:	e841 2300 	strex	r3, r2, [r1]
 80043ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1e6      	bne.n	8004382 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2220      	movs	r2, #32
 80043b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e062      	b.n	800448c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b04      	cmp	r3, #4
 80043d2:	d149      	bne.n	8004468 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043dc:	2200      	movs	r2, #0
 80043de:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f856 	bl	8004494 <UART_WaitOnFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d03c      	beq.n	8004468 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f6:	e853 3f00 	ldrex	r3, [r3]
 80043fa:	623b      	str	r3, [r7, #32]
   return(result);
 80043fc:	6a3b      	ldr	r3, [r7, #32]
 80043fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	461a      	mov	r2, r3
 800440a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800440c:	633b      	str	r3, [r7, #48]	@ 0x30
 800440e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004410:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004414:	e841 2300 	strex	r3, r2, [r1]
 8004418:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800441a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1e6      	bne.n	80043ee <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	3308      	adds	r3, #8
 8004426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f023 0301 	bic.w	r3, r3, #1
 8004436:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3308      	adds	r3, #8
 800443e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004440:	61fa      	str	r2, [r7, #28]
 8004442:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	69b9      	ldr	r1, [r7, #24]
 8004446:	69fa      	ldr	r2, [r7, #28]
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	617b      	str	r3, [r7, #20]
   return(result);
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e5      	bne.n	8004420 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2220      	movs	r2, #32
 8004458:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e011      	b.n	800448c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2220      	movs	r2, #32
 800446c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2220      	movs	r2, #32
 8004472:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3758      	adds	r7, #88	@ 0x58
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	603b      	str	r3, [r7, #0]
 80044a0:	4613      	mov	r3, r2
 80044a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044a4:	e04f      	b.n	8004546 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ac:	d04b      	beq.n	8004546 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ae:	f7fd f8db 	bl	8001668 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	69ba      	ldr	r2, [r7, #24]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d302      	bcc.n	80044c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e04e      	b.n	8004566 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d037      	beq.n	8004546 <UART_WaitOnFlagUntilTimeout+0xb2>
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	2b80      	cmp	r3, #128	@ 0x80
 80044da:	d034      	beq.n	8004546 <UART_WaitOnFlagUntilTimeout+0xb2>
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b40      	cmp	r3, #64	@ 0x40
 80044e0:	d031      	beq.n	8004546 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	69db      	ldr	r3, [r3, #28]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d110      	bne.n	8004512 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2208      	movs	r2, #8
 80044f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f838 	bl	800456e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2208      	movs	r2, #8
 8004502:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e029      	b.n	8004566 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800451c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004520:	d111      	bne.n	8004546 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800452a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f81e 	bl	800456e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e00f      	b.n	8004566 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	69da      	ldr	r2, [r3, #28]
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	4013      	ands	r3, r2
 8004550:	68ba      	ldr	r2, [r7, #8]
 8004552:	429a      	cmp	r2, r3
 8004554:	bf0c      	ite	eq
 8004556:	2301      	moveq	r3, #1
 8004558:	2300      	movne	r3, #0
 800455a:	b2db      	uxtb	r3, r3
 800455c:	461a      	mov	r2, r3
 800455e:	79fb      	ldrb	r3, [r7, #7]
 8004560:	429a      	cmp	r2, r3
 8004562:	d0a0      	beq.n	80044a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800456e:	b480      	push	{r7}
 8004570:	b095      	sub	sp, #84	@ 0x54
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800457e:	e853 3f00 	ldrex	r3, [r3]
 8004582:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004586:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800458a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	461a      	mov	r2, r3
 8004592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004594:	643b      	str	r3, [r7, #64]	@ 0x40
 8004596:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004598:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800459a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800459c:	e841 2300 	strex	r3, r2, [r1]
 80045a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1e6      	bne.n	8004576 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3308      	adds	r3, #8
 80045ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b0:	6a3b      	ldr	r3, [r7, #32]
 80045b2:	e853 3f00 	ldrex	r3, [r3]
 80045b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f023 0301 	bic.w	r3, r3, #1
 80045be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	3308      	adds	r3, #8
 80045c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045d0:	e841 2300 	strex	r3, r2, [r1]
 80045d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1e5      	bne.n	80045a8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d118      	bne.n	8004616 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	e853 3f00 	ldrex	r3, [r3]
 80045f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f023 0310 	bic.w	r3, r3, #16
 80045f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	461a      	mov	r2, r3
 8004600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004602:	61bb      	str	r3, [r7, #24]
 8004604:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004606:	6979      	ldr	r1, [r7, #20]
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	e841 2300 	strex	r3, r2, [r1]
 800460e:	613b      	str	r3, [r7, #16]
   return(result);
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e6      	bne.n	80045e4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2220      	movs	r2, #32
 800461a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800462a:	bf00      	nop
 800462c:	3754      	adds	r7, #84	@ 0x54
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
	...

08004638 <siprintf>:
 8004638:	b40e      	push	{r1, r2, r3}
 800463a:	b510      	push	{r4, lr}
 800463c:	b09d      	sub	sp, #116	@ 0x74
 800463e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004640:	9002      	str	r0, [sp, #8]
 8004642:	9006      	str	r0, [sp, #24]
 8004644:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004648:	480a      	ldr	r0, [pc, #40]	@ (8004674 <siprintf+0x3c>)
 800464a:	9107      	str	r1, [sp, #28]
 800464c:	9104      	str	r1, [sp, #16]
 800464e:	490a      	ldr	r1, [pc, #40]	@ (8004678 <siprintf+0x40>)
 8004650:	f853 2b04 	ldr.w	r2, [r3], #4
 8004654:	9105      	str	r1, [sp, #20]
 8004656:	2400      	movs	r4, #0
 8004658:	a902      	add	r1, sp, #8
 800465a:	6800      	ldr	r0, [r0, #0]
 800465c:	9301      	str	r3, [sp, #4]
 800465e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004660:	f000 f9a2 	bl	80049a8 <_svfiprintf_r>
 8004664:	9b02      	ldr	r3, [sp, #8]
 8004666:	701c      	strb	r4, [r3, #0]
 8004668:	b01d      	add	sp, #116	@ 0x74
 800466a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800466e:	b003      	add	sp, #12
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	20000014 	.word	0x20000014
 8004678:	ffff0208 	.word	0xffff0208

0800467c <memset>:
 800467c:	4402      	add	r2, r0
 800467e:	4603      	mov	r3, r0
 8004680:	4293      	cmp	r3, r2
 8004682:	d100      	bne.n	8004686 <memset+0xa>
 8004684:	4770      	bx	lr
 8004686:	f803 1b01 	strb.w	r1, [r3], #1
 800468a:	e7f9      	b.n	8004680 <memset+0x4>

0800468c <__errno>:
 800468c:	4b01      	ldr	r3, [pc, #4]	@ (8004694 <__errno+0x8>)
 800468e:	6818      	ldr	r0, [r3, #0]
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	20000014 	.word	0x20000014

08004698 <__libc_init_array>:
 8004698:	b570      	push	{r4, r5, r6, lr}
 800469a:	4d0d      	ldr	r5, [pc, #52]	@ (80046d0 <__libc_init_array+0x38>)
 800469c:	4c0d      	ldr	r4, [pc, #52]	@ (80046d4 <__libc_init_array+0x3c>)
 800469e:	1b64      	subs	r4, r4, r5
 80046a0:	10a4      	asrs	r4, r4, #2
 80046a2:	2600      	movs	r6, #0
 80046a4:	42a6      	cmp	r6, r4
 80046a6:	d109      	bne.n	80046bc <__libc_init_array+0x24>
 80046a8:	4d0b      	ldr	r5, [pc, #44]	@ (80046d8 <__libc_init_array+0x40>)
 80046aa:	4c0c      	ldr	r4, [pc, #48]	@ (80046dc <__libc_init_array+0x44>)
 80046ac:	f000 fc64 	bl	8004f78 <_init>
 80046b0:	1b64      	subs	r4, r4, r5
 80046b2:	10a4      	asrs	r4, r4, #2
 80046b4:	2600      	movs	r6, #0
 80046b6:	42a6      	cmp	r6, r4
 80046b8:	d105      	bne.n	80046c6 <__libc_init_array+0x2e>
 80046ba:	bd70      	pop	{r4, r5, r6, pc}
 80046bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80046c0:	4798      	blx	r3
 80046c2:	3601      	adds	r6, #1
 80046c4:	e7ee      	b.n	80046a4 <__libc_init_array+0xc>
 80046c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80046ca:	4798      	blx	r3
 80046cc:	3601      	adds	r6, #1
 80046ce:	e7f2      	b.n	80046b6 <__libc_init_array+0x1e>
 80046d0:	080057b4 	.word	0x080057b4
 80046d4:	080057b4 	.word	0x080057b4
 80046d8:	080057b4 	.word	0x080057b4
 80046dc:	080057b8 	.word	0x080057b8

080046e0 <__retarget_lock_acquire_recursive>:
 80046e0:	4770      	bx	lr

080046e2 <__retarget_lock_release_recursive>:
 80046e2:	4770      	bx	lr

080046e4 <memcpy>:
 80046e4:	440a      	add	r2, r1
 80046e6:	4291      	cmp	r1, r2
 80046e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80046ec:	d100      	bne.n	80046f0 <memcpy+0xc>
 80046ee:	4770      	bx	lr
 80046f0:	b510      	push	{r4, lr}
 80046f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046fa:	4291      	cmp	r1, r2
 80046fc:	d1f9      	bne.n	80046f2 <memcpy+0xe>
 80046fe:	bd10      	pop	{r4, pc}

08004700 <_free_r>:
 8004700:	b538      	push	{r3, r4, r5, lr}
 8004702:	4605      	mov	r5, r0
 8004704:	2900      	cmp	r1, #0
 8004706:	d041      	beq.n	800478c <_free_r+0x8c>
 8004708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800470c:	1f0c      	subs	r4, r1, #4
 800470e:	2b00      	cmp	r3, #0
 8004710:	bfb8      	it	lt
 8004712:	18e4      	addlt	r4, r4, r3
 8004714:	f000 f8e0 	bl	80048d8 <__malloc_lock>
 8004718:	4a1d      	ldr	r2, [pc, #116]	@ (8004790 <_free_r+0x90>)
 800471a:	6813      	ldr	r3, [r2, #0]
 800471c:	b933      	cbnz	r3, 800472c <_free_r+0x2c>
 800471e:	6063      	str	r3, [r4, #4]
 8004720:	6014      	str	r4, [r2, #0]
 8004722:	4628      	mov	r0, r5
 8004724:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004728:	f000 b8dc 	b.w	80048e4 <__malloc_unlock>
 800472c:	42a3      	cmp	r3, r4
 800472e:	d908      	bls.n	8004742 <_free_r+0x42>
 8004730:	6820      	ldr	r0, [r4, #0]
 8004732:	1821      	adds	r1, r4, r0
 8004734:	428b      	cmp	r3, r1
 8004736:	bf01      	itttt	eq
 8004738:	6819      	ldreq	r1, [r3, #0]
 800473a:	685b      	ldreq	r3, [r3, #4]
 800473c:	1809      	addeq	r1, r1, r0
 800473e:	6021      	streq	r1, [r4, #0]
 8004740:	e7ed      	b.n	800471e <_free_r+0x1e>
 8004742:	461a      	mov	r2, r3
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	b10b      	cbz	r3, 800474c <_free_r+0x4c>
 8004748:	42a3      	cmp	r3, r4
 800474a:	d9fa      	bls.n	8004742 <_free_r+0x42>
 800474c:	6811      	ldr	r1, [r2, #0]
 800474e:	1850      	adds	r0, r2, r1
 8004750:	42a0      	cmp	r0, r4
 8004752:	d10b      	bne.n	800476c <_free_r+0x6c>
 8004754:	6820      	ldr	r0, [r4, #0]
 8004756:	4401      	add	r1, r0
 8004758:	1850      	adds	r0, r2, r1
 800475a:	4283      	cmp	r3, r0
 800475c:	6011      	str	r1, [r2, #0]
 800475e:	d1e0      	bne.n	8004722 <_free_r+0x22>
 8004760:	6818      	ldr	r0, [r3, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	6053      	str	r3, [r2, #4]
 8004766:	4408      	add	r0, r1
 8004768:	6010      	str	r0, [r2, #0]
 800476a:	e7da      	b.n	8004722 <_free_r+0x22>
 800476c:	d902      	bls.n	8004774 <_free_r+0x74>
 800476e:	230c      	movs	r3, #12
 8004770:	602b      	str	r3, [r5, #0]
 8004772:	e7d6      	b.n	8004722 <_free_r+0x22>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	1821      	adds	r1, r4, r0
 8004778:	428b      	cmp	r3, r1
 800477a:	bf04      	itt	eq
 800477c:	6819      	ldreq	r1, [r3, #0]
 800477e:	685b      	ldreq	r3, [r3, #4]
 8004780:	6063      	str	r3, [r4, #4]
 8004782:	bf04      	itt	eq
 8004784:	1809      	addeq	r1, r1, r0
 8004786:	6021      	streq	r1, [r4, #0]
 8004788:	6054      	str	r4, [r2, #4]
 800478a:	e7ca      	b.n	8004722 <_free_r+0x22>
 800478c:	bd38      	pop	{r3, r4, r5, pc}
 800478e:	bf00      	nop
 8004790:	200006bc 	.word	0x200006bc

08004794 <sbrk_aligned>:
 8004794:	b570      	push	{r4, r5, r6, lr}
 8004796:	4e0f      	ldr	r6, [pc, #60]	@ (80047d4 <sbrk_aligned+0x40>)
 8004798:	460c      	mov	r4, r1
 800479a:	6831      	ldr	r1, [r6, #0]
 800479c:	4605      	mov	r5, r0
 800479e:	b911      	cbnz	r1, 80047a6 <sbrk_aligned+0x12>
 80047a0:	f000 fba4 	bl	8004eec <_sbrk_r>
 80047a4:	6030      	str	r0, [r6, #0]
 80047a6:	4621      	mov	r1, r4
 80047a8:	4628      	mov	r0, r5
 80047aa:	f000 fb9f 	bl	8004eec <_sbrk_r>
 80047ae:	1c43      	adds	r3, r0, #1
 80047b0:	d103      	bne.n	80047ba <sbrk_aligned+0x26>
 80047b2:	f04f 34ff 	mov.w	r4, #4294967295
 80047b6:	4620      	mov	r0, r4
 80047b8:	bd70      	pop	{r4, r5, r6, pc}
 80047ba:	1cc4      	adds	r4, r0, #3
 80047bc:	f024 0403 	bic.w	r4, r4, #3
 80047c0:	42a0      	cmp	r0, r4
 80047c2:	d0f8      	beq.n	80047b6 <sbrk_aligned+0x22>
 80047c4:	1a21      	subs	r1, r4, r0
 80047c6:	4628      	mov	r0, r5
 80047c8:	f000 fb90 	bl	8004eec <_sbrk_r>
 80047cc:	3001      	adds	r0, #1
 80047ce:	d1f2      	bne.n	80047b6 <sbrk_aligned+0x22>
 80047d0:	e7ef      	b.n	80047b2 <sbrk_aligned+0x1e>
 80047d2:	bf00      	nop
 80047d4:	200006b8 	.word	0x200006b8

080047d8 <_malloc_r>:
 80047d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047dc:	1ccd      	adds	r5, r1, #3
 80047de:	f025 0503 	bic.w	r5, r5, #3
 80047e2:	3508      	adds	r5, #8
 80047e4:	2d0c      	cmp	r5, #12
 80047e6:	bf38      	it	cc
 80047e8:	250c      	movcc	r5, #12
 80047ea:	2d00      	cmp	r5, #0
 80047ec:	4606      	mov	r6, r0
 80047ee:	db01      	blt.n	80047f4 <_malloc_r+0x1c>
 80047f0:	42a9      	cmp	r1, r5
 80047f2:	d904      	bls.n	80047fe <_malloc_r+0x26>
 80047f4:	230c      	movs	r3, #12
 80047f6:	6033      	str	r3, [r6, #0]
 80047f8:	2000      	movs	r0, #0
 80047fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80048d4 <_malloc_r+0xfc>
 8004802:	f000 f869 	bl	80048d8 <__malloc_lock>
 8004806:	f8d8 3000 	ldr.w	r3, [r8]
 800480a:	461c      	mov	r4, r3
 800480c:	bb44      	cbnz	r4, 8004860 <_malloc_r+0x88>
 800480e:	4629      	mov	r1, r5
 8004810:	4630      	mov	r0, r6
 8004812:	f7ff ffbf 	bl	8004794 <sbrk_aligned>
 8004816:	1c43      	adds	r3, r0, #1
 8004818:	4604      	mov	r4, r0
 800481a:	d158      	bne.n	80048ce <_malloc_r+0xf6>
 800481c:	f8d8 4000 	ldr.w	r4, [r8]
 8004820:	4627      	mov	r7, r4
 8004822:	2f00      	cmp	r7, #0
 8004824:	d143      	bne.n	80048ae <_malloc_r+0xd6>
 8004826:	2c00      	cmp	r4, #0
 8004828:	d04b      	beq.n	80048c2 <_malloc_r+0xea>
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	4639      	mov	r1, r7
 800482e:	4630      	mov	r0, r6
 8004830:	eb04 0903 	add.w	r9, r4, r3
 8004834:	f000 fb5a 	bl	8004eec <_sbrk_r>
 8004838:	4581      	cmp	r9, r0
 800483a:	d142      	bne.n	80048c2 <_malloc_r+0xea>
 800483c:	6821      	ldr	r1, [r4, #0]
 800483e:	1a6d      	subs	r5, r5, r1
 8004840:	4629      	mov	r1, r5
 8004842:	4630      	mov	r0, r6
 8004844:	f7ff ffa6 	bl	8004794 <sbrk_aligned>
 8004848:	3001      	adds	r0, #1
 800484a:	d03a      	beq.n	80048c2 <_malloc_r+0xea>
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	442b      	add	r3, r5
 8004850:	6023      	str	r3, [r4, #0]
 8004852:	f8d8 3000 	ldr.w	r3, [r8]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	bb62      	cbnz	r2, 80048b4 <_malloc_r+0xdc>
 800485a:	f8c8 7000 	str.w	r7, [r8]
 800485e:	e00f      	b.n	8004880 <_malloc_r+0xa8>
 8004860:	6822      	ldr	r2, [r4, #0]
 8004862:	1b52      	subs	r2, r2, r5
 8004864:	d420      	bmi.n	80048a8 <_malloc_r+0xd0>
 8004866:	2a0b      	cmp	r2, #11
 8004868:	d917      	bls.n	800489a <_malloc_r+0xc2>
 800486a:	1961      	adds	r1, r4, r5
 800486c:	42a3      	cmp	r3, r4
 800486e:	6025      	str	r5, [r4, #0]
 8004870:	bf18      	it	ne
 8004872:	6059      	strne	r1, [r3, #4]
 8004874:	6863      	ldr	r3, [r4, #4]
 8004876:	bf08      	it	eq
 8004878:	f8c8 1000 	streq.w	r1, [r8]
 800487c:	5162      	str	r2, [r4, r5]
 800487e:	604b      	str	r3, [r1, #4]
 8004880:	4630      	mov	r0, r6
 8004882:	f000 f82f 	bl	80048e4 <__malloc_unlock>
 8004886:	f104 000b 	add.w	r0, r4, #11
 800488a:	1d23      	adds	r3, r4, #4
 800488c:	f020 0007 	bic.w	r0, r0, #7
 8004890:	1ac2      	subs	r2, r0, r3
 8004892:	bf1c      	itt	ne
 8004894:	1a1b      	subne	r3, r3, r0
 8004896:	50a3      	strne	r3, [r4, r2]
 8004898:	e7af      	b.n	80047fa <_malloc_r+0x22>
 800489a:	6862      	ldr	r2, [r4, #4]
 800489c:	42a3      	cmp	r3, r4
 800489e:	bf0c      	ite	eq
 80048a0:	f8c8 2000 	streq.w	r2, [r8]
 80048a4:	605a      	strne	r2, [r3, #4]
 80048a6:	e7eb      	b.n	8004880 <_malloc_r+0xa8>
 80048a8:	4623      	mov	r3, r4
 80048aa:	6864      	ldr	r4, [r4, #4]
 80048ac:	e7ae      	b.n	800480c <_malloc_r+0x34>
 80048ae:	463c      	mov	r4, r7
 80048b0:	687f      	ldr	r7, [r7, #4]
 80048b2:	e7b6      	b.n	8004822 <_malloc_r+0x4a>
 80048b4:	461a      	mov	r2, r3
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	42a3      	cmp	r3, r4
 80048ba:	d1fb      	bne.n	80048b4 <_malloc_r+0xdc>
 80048bc:	2300      	movs	r3, #0
 80048be:	6053      	str	r3, [r2, #4]
 80048c0:	e7de      	b.n	8004880 <_malloc_r+0xa8>
 80048c2:	230c      	movs	r3, #12
 80048c4:	6033      	str	r3, [r6, #0]
 80048c6:	4630      	mov	r0, r6
 80048c8:	f000 f80c 	bl	80048e4 <__malloc_unlock>
 80048cc:	e794      	b.n	80047f8 <_malloc_r+0x20>
 80048ce:	6005      	str	r5, [r0, #0]
 80048d0:	e7d6      	b.n	8004880 <_malloc_r+0xa8>
 80048d2:	bf00      	nop
 80048d4:	200006bc 	.word	0x200006bc

080048d8 <__malloc_lock>:
 80048d8:	4801      	ldr	r0, [pc, #4]	@ (80048e0 <__malloc_lock+0x8>)
 80048da:	f7ff bf01 	b.w	80046e0 <__retarget_lock_acquire_recursive>
 80048de:	bf00      	nop
 80048e0:	200006b4 	.word	0x200006b4

080048e4 <__malloc_unlock>:
 80048e4:	4801      	ldr	r0, [pc, #4]	@ (80048ec <__malloc_unlock+0x8>)
 80048e6:	f7ff befc 	b.w	80046e2 <__retarget_lock_release_recursive>
 80048ea:	bf00      	nop
 80048ec:	200006b4 	.word	0x200006b4

080048f0 <__ssputs_r>:
 80048f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048f4:	688e      	ldr	r6, [r1, #8]
 80048f6:	461f      	mov	r7, r3
 80048f8:	42be      	cmp	r6, r7
 80048fa:	680b      	ldr	r3, [r1, #0]
 80048fc:	4682      	mov	sl, r0
 80048fe:	460c      	mov	r4, r1
 8004900:	4690      	mov	r8, r2
 8004902:	d82d      	bhi.n	8004960 <__ssputs_r+0x70>
 8004904:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004908:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800490c:	d026      	beq.n	800495c <__ssputs_r+0x6c>
 800490e:	6965      	ldr	r5, [r4, #20]
 8004910:	6909      	ldr	r1, [r1, #16]
 8004912:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004916:	eba3 0901 	sub.w	r9, r3, r1
 800491a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800491e:	1c7b      	adds	r3, r7, #1
 8004920:	444b      	add	r3, r9
 8004922:	106d      	asrs	r5, r5, #1
 8004924:	429d      	cmp	r5, r3
 8004926:	bf38      	it	cc
 8004928:	461d      	movcc	r5, r3
 800492a:	0553      	lsls	r3, r2, #21
 800492c:	d527      	bpl.n	800497e <__ssputs_r+0x8e>
 800492e:	4629      	mov	r1, r5
 8004930:	f7ff ff52 	bl	80047d8 <_malloc_r>
 8004934:	4606      	mov	r6, r0
 8004936:	b360      	cbz	r0, 8004992 <__ssputs_r+0xa2>
 8004938:	6921      	ldr	r1, [r4, #16]
 800493a:	464a      	mov	r2, r9
 800493c:	f7ff fed2 	bl	80046e4 <memcpy>
 8004940:	89a3      	ldrh	r3, [r4, #12]
 8004942:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800494a:	81a3      	strh	r3, [r4, #12]
 800494c:	6126      	str	r6, [r4, #16]
 800494e:	6165      	str	r5, [r4, #20]
 8004950:	444e      	add	r6, r9
 8004952:	eba5 0509 	sub.w	r5, r5, r9
 8004956:	6026      	str	r6, [r4, #0]
 8004958:	60a5      	str	r5, [r4, #8]
 800495a:	463e      	mov	r6, r7
 800495c:	42be      	cmp	r6, r7
 800495e:	d900      	bls.n	8004962 <__ssputs_r+0x72>
 8004960:	463e      	mov	r6, r7
 8004962:	6820      	ldr	r0, [r4, #0]
 8004964:	4632      	mov	r2, r6
 8004966:	4641      	mov	r1, r8
 8004968:	f000 faa6 	bl	8004eb8 <memmove>
 800496c:	68a3      	ldr	r3, [r4, #8]
 800496e:	1b9b      	subs	r3, r3, r6
 8004970:	60a3      	str	r3, [r4, #8]
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	4433      	add	r3, r6
 8004976:	6023      	str	r3, [r4, #0]
 8004978:	2000      	movs	r0, #0
 800497a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800497e:	462a      	mov	r2, r5
 8004980:	f000 fac4 	bl	8004f0c <_realloc_r>
 8004984:	4606      	mov	r6, r0
 8004986:	2800      	cmp	r0, #0
 8004988:	d1e0      	bne.n	800494c <__ssputs_r+0x5c>
 800498a:	6921      	ldr	r1, [r4, #16]
 800498c:	4650      	mov	r0, sl
 800498e:	f7ff feb7 	bl	8004700 <_free_r>
 8004992:	230c      	movs	r3, #12
 8004994:	f8ca 3000 	str.w	r3, [sl]
 8004998:	89a3      	ldrh	r3, [r4, #12]
 800499a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800499e:	81a3      	strh	r3, [r4, #12]
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295
 80049a4:	e7e9      	b.n	800497a <__ssputs_r+0x8a>
	...

080049a8 <_svfiprintf_r>:
 80049a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ac:	4698      	mov	r8, r3
 80049ae:	898b      	ldrh	r3, [r1, #12]
 80049b0:	061b      	lsls	r3, r3, #24
 80049b2:	b09d      	sub	sp, #116	@ 0x74
 80049b4:	4607      	mov	r7, r0
 80049b6:	460d      	mov	r5, r1
 80049b8:	4614      	mov	r4, r2
 80049ba:	d510      	bpl.n	80049de <_svfiprintf_r+0x36>
 80049bc:	690b      	ldr	r3, [r1, #16]
 80049be:	b973      	cbnz	r3, 80049de <_svfiprintf_r+0x36>
 80049c0:	2140      	movs	r1, #64	@ 0x40
 80049c2:	f7ff ff09 	bl	80047d8 <_malloc_r>
 80049c6:	6028      	str	r0, [r5, #0]
 80049c8:	6128      	str	r0, [r5, #16]
 80049ca:	b930      	cbnz	r0, 80049da <_svfiprintf_r+0x32>
 80049cc:	230c      	movs	r3, #12
 80049ce:	603b      	str	r3, [r7, #0]
 80049d0:	f04f 30ff 	mov.w	r0, #4294967295
 80049d4:	b01d      	add	sp, #116	@ 0x74
 80049d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049da:	2340      	movs	r3, #64	@ 0x40
 80049dc:	616b      	str	r3, [r5, #20]
 80049de:	2300      	movs	r3, #0
 80049e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049e2:	2320      	movs	r3, #32
 80049e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80049e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80049ec:	2330      	movs	r3, #48	@ 0x30
 80049ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004b8c <_svfiprintf_r+0x1e4>
 80049f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80049f6:	f04f 0901 	mov.w	r9, #1
 80049fa:	4623      	mov	r3, r4
 80049fc:	469a      	mov	sl, r3
 80049fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a02:	b10a      	cbz	r2, 8004a08 <_svfiprintf_r+0x60>
 8004a04:	2a25      	cmp	r2, #37	@ 0x25
 8004a06:	d1f9      	bne.n	80049fc <_svfiprintf_r+0x54>
 8004a08:	ebba 0b04 	subs.w	fp, sl, r4
 8004a0c:	d00b      	beq.n	8004a26 <_svfiprintf_r+0x7e>
 8004a0e:	465b      	mov	r3, fp
 8004a10:	4622      	mov	r2, r4
 8004a12:	4629      	mov	r1, r5
 8004a14:	4638      	mov	r0, r7
 8004a16:	f7ff ff6b 	bl	80048f0 <__ssputs_r>
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	f000 80a7 	beq.w	8004b6e <_svfiprintf_r+0x1c6>
 8004a20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a22:	445a      	add	r2, fp
 8004a24:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a26:	f89a 3000 	ldrb.w	r3, [sl]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 809f 	beq.w	8004b6e <_svfiprintf_r+0x1c6>
 8004a30:	2300      	movs	r3, #0
 8004a32:	f04f 32ff 	mov.w	r2, #4294967295
 8004a36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a3a:	f10a 0a01 	add.w	sl, sl, #1
 8004a3e:	9304      	str	r3, [sp, #16]
 8004a40:	9307      	str	r3, [sp, #28]
 8004a42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004a46:	931a      	str	r3, [sp, #104]	@ 0x68
 8004a48:	4654      	mov	r4, sl
 8004a4a:	2205      	movs	r2, #5
 8004a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a50:	484e      	ldr	r0, [pc, #312]	@ (8004b8c <_svfiprintf_r+0x1e4>)
 8004a52:	f7fb fbbd 	bl	80001d0 <memchr>
 8004a56:	9a04      	ldr	r2, [sp, #16]
 8004a58:	b9d8      	cbnz	r0, 8004a92 <_svfiprintf_r+0xea>
 8004a5a:	06d0      	lsls	r0, r2, #27
 8004a5c:	bf44      	itt	mi
 8004a5e:	2320      	movmi	r3, #32
 8004a60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a64:	0711      	lsls	r1, r2, #28
 8004a66:	bf44      	itt	mi
 8004a68:	232b      	movmi	r3, #43	@ 0x2b
 8004a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a6e:	f89a 3000 	ldrb.w	r3, [sl]
 8004a72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a74:	d015      	beq.n	8004aa2 <_svfiprintf_r+0xfa>
 8004a76:	9a07      	ldr	r2, [sp, #28]
 8004a78:	4654      	mov	r4, sl
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	f04f 0c0a 	mov.w	ip, #10
 8004a80:	4621      	mov	r1, r4
 8004a82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a86:	3b30      	subs	r3, #48	@ 0x30
 8004a88:	2b09      	cmp	r3, #9
 8004a8a:	d94b      	bls.n	8004b24 <_svfiprintf_r+0x17c>
 8004a8c:	b1b0      	cbz	r0, 8004abc <_svfiprintf_r+0x114>
 8004a8e:	9207      	str	r2, [sp, #28]
 8004a90:	e014      	b.n	8004abc <_svfiprintf_r+0x114>
 8004a92:	eba0 0308 	sub.w	r3, r0, r8
 8004a96:	fa09 f303 	lsl.w	r3, r9, r3
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	9304      	str	r3, [sp, #16]
 8004a9e:	46a2      	mov	sl, r4
 8004aa0:	e7d2      	b.n	8004a48 <_svfiprintf_r+0xa0>
 8004aa2:	9b03      	ldr	r3, [sp, #12]
 8004aa4:	1d19      	adds	r1, r3, #4
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	9103      	str	r1, [sp, #12]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	bfbb      	ittet	lt
 8004aae:	425b      	neglt	r3, r3
 8004ab0:	f042 0202 	orrlt.w	r2, r2, #2
 8004ab4:	9307      	strge	r3, [sp, #28]
 8004ab6:	9307      	strlt	r3, [sp, #28]
 8004ab8:	bfb8      	it	lt
 8004aba:	9204      	strlt	r2, [sp, #16]
 8004abc:	7823      	ldrb	r3, [r4, #0]
 8004abe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ac0:	d10a      	bne.n	8004ad8 <_svfiprintf_r+0x130>
 8004ac2:	7863      	ldrb	r3, [r4, #1]
 8004ac4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ac6:	d132      	bne.n	8004b2e <_svfiprintf_r+0x186>
 8004ac8:	9b03      	ldr	r3, [sp, #12]
 8004aca:	1d1a      	adds	r2, r3, #4
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	9203      	str	r2, [sp, #12]
 8004ad0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ad4:	3402      	adds	r4, #2
 8004ad6:	9305      	str	r3, [sp, #20]
 8004ad8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004b9c <_svfiprintf_r+0x1f4>
 8004adc:	7821      	ldrb	r1, [r4, #0]
 8004ade:	2203      	movs	r2, #3
 8004ae0:	4650      	mov	r0, sl
 8004ae2:	f7fb fb75 	bl	80001d0 <memchr>
 8004ae6:	b138      	cbz	r0, 8004af8 <_svfiprintf_r+0x150>
 8004ae8:	9b04      	ldr	r3, [sp, #16]
 8004aea:	eba0 000a 	sub.w	r0, r0, sl
 8004aee:	2240      	movs	r2, #64	@ 0x40
 8004af0:	4082      	lsls	r2, r0
 8004af2:	4313      	orrs	r3, r2
 8004af4:	3401      	adds	r4, #1
 8004af6:	9304      	str	r3, [sp, #16]
 8004af8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004afc:	4824      	ldr	r0, [pc, #144]	@ (8004b90 <_svfiprintf_r+0x1e8>)
 8004afe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004b02:	2206      	movs	r2, #6
 8004b04:	f7fb fb64 	bl	80001d0 <memchr>
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	d036      	beq.n	8004b7a <_svfiprintf_r+0x1d2>
 8004b0c:	4b21      	ldr	r3, [pc, #132]	@ (8004b94 <_svfiprintf_r+0x1ec>)
 8004b0e:	bb1b      	cbnz	r3, 8004b58 <_svfiprintf_r+0x1b0>
 8004b10:	9b03      	ldr	r3, [sp, #12]
 8004b12:	3307      	adds	r3, #7
 8004b14:	f023 0307 	bic.w	r3, r3, #7
 8004b18:	3308      	adds	r3, #8
 8004b1a:	9303      	str	r3, [sp, #12]
 8004b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b1e:	4433      	add	r3, r6
 8004b20:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b22:	e76a      	b.n	80049fa <_svfiprintf_r+0x52>
 8004b24:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b28:	460c      	mov	r4, r1
 8004b2a:	2001      	movs	r0, #1
 8004b2c:	e7a8      	b.n	8004a80 <_svfiprintf_r+0xd8>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	3401      	adds	r4, #1
 8004b32:	9305      	str	r3, [sp, #20]
 8004b34:	4619      	mov	r1, r3
 8004b36:	f04f 0c0a 	mov.w	ip, #10
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b40:	3a30      	subs	r2, #48	@ 0x30
 8004b42:	2a09      	cmp	r2, #9
 8004b44:	d903      	bls.n	8004b4e <_svfiprintf_r+0x1a6>
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0c6      	beq.n	8004ad8 <_svfiprintf_r+0x130>
 8004b4a:	9105      	str	r1, [sp, #20]
 8004b4c:	e7c4      	b.n	8004ad8 <_svfiprintf_r+0x130>
 8004b4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b52:	4604      	mov	r4, r0
 8004b54:	2301      	movs	r3, #1
 8004b56:	e7f0      	b.n	8004b3a <_svfiprintf_r+0x192>
 8004b58:	ab03      	add	r3, sp, #12
 8004b5a:	9300      	str	r3, [sp, #0]
 8004b5c:	462a      	mov	r2, r5
 8004b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b98 <_svfiprintf_r+0x1f0>)
 8004b60:	a904      	add	r1, sp, #16
 8004b62:	4638      	mov	r0, r7
 8004b64:	f3af 8000 	nop.w
 8004b68:	1c42      	adds	r2, r0, #1
 8004b6a:	4606      	mov	r6, r0
 8004b6c:	d1d6      	bne.n	8004b1c <_svfiprintf_r+0x174>
 8004b6e:	89ab      	ldrh	r3, [r5, #12]
 8004b70:	065b      	lsls	r3, r3, #25
 8004b72:	f53f af2d 	bmi.w	80049d0 <_svfiprintf_r+0x28>
 8004b76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b78:	e72c      	b.n	80049d4 <_svfiprintf_r+0x2c>
 8004b7a:	ab03      	add	r3, sp, #12
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	462a      	mov	r2, r5
 8004b80:	4b05      	ldr	r3, [pc, #20]	@ (8004b98 <_svfiprintf_r+0x1f0>)
 8004b82:	a904      	add	r1, sp, #16
 8004b84:	4638      	mov	r0, r7
 8004b86:	f000 f879 	bl	8004c7c <_printf_i>
 8004b8a:	e7ed      	b.n	8004b68 <_svfiprintf_r+0x1c0>
 8004b8c:	08005778 	.word	0x08005778
 8004b90:	08005782 	.word	0x08005782
 8004b94:	00000000 	.word	0x00000000
 8004b98:	080048f1 	.word	0x080048f1
 8004b9c:	0800577e 	.word	0x0800577e

08004ba0 <_printf_common>:
 8004ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ba4:	4616      	mov	r6, r2
 8004ba6:	4698      	mov	r8, r3
 8004ba8:	688a      	ldr	r2, [r1, #8]
 8004baa:	690b      	ldr	r3, [r1, #16]
 8004bac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	bfb8      	it	lt
 8004bb4:	4613      	movlt	r3, r2
 8004bb6:	6033      	str	r3, [r6, #0]
 8004bb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004bbc:	4607      	mov	r7, r0
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	b10a      	cbz	r2, 8004bc6 <_printf_common+0x26>
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	6033      	str	r3, [r6, #0]
 8004bc6:	6823      	ldr	r3, [r4, #0]
 8004bc8:	0699      	lsls	r1, r3, #26
 8004bca:	bf42      	ittt	mi
 8004bcc:	6833      	ldrmi	r3, [r6, #0]
 8004bce:	3302      	addmi	r3, #2
 8004bd0:	6033      	strmi	r3, [r6, #0]
 8004bd2:	6825      	ldr	r5, [r4, #0]
 8004bd4:	f015 0506 	ands.w	r5, r5, #6
 8004bd8:	d106      	bne.n	8004be8 <_printf_common+0x48>
 8004bda:	f104 0a19 	add.w	sl, r4, #25
 8004bde:	68e3      	ldr	r3, [r4, #12]
 8004be0:	6832      	ldr	r2, [r6, #0]
 8004be2:	1a9b      	subs	r3, r3, r2
 8004be4:	42ab      	cmp	r3, r5
 8004be6:	dc26      	bgt.n	8004c36 <_printf_common+0x96>
 8004be8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bec:	6822      	ldr	r2, [r4, #0]
 8004bee:	3b00      	subs	r3, #0
 8004bf0:	bf18      	it	ne
 8004bf2:	2301      	movne	r3, #1
 8004bf4:	0692      	lsls	r2, r2, #26
 8004bf6:	d42b      	bmi.n	8004c50 <_printf_common+0xb0>
 8004bf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bfc:	4641      	mov	r1, r8
 8004bfe:	4638      	mov	r0, r7
 8004c00:	47c8      	blx	r9
 8004c02:	3001      	adds	r0, #1
 8004c04:	d01e      	beq.n	8004c44 <_printf_common+0xa4>
 8004c06:	6823      	ldr	r3, [r4, #0]
 8004c08:	6922      	ldr	r2, [r4, #16]
 8004c0a:	f003 0306 	and.w	r3, r3, #6
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	bf02      	ittt	eq
 8004c12:	68e5      	ldreq	r5, [r4, #12]
 8004c14:	6833      	ldreq	r3, [r6, #0]
 8004c16:	1aed      	subeq	r5, r5, r3
 8004c18:	68a3      	ldr	r3, [r4, #8]
 8004c1a:	bf0c      	ite	eq
 8004c1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c20:	2500      	movne	r5, #0
 8004c22:	4293      	cmp	r3, r2
 8004c24:	bfc4      	itt	gt
 8004c26:	1a9b      	subgt	r3, r3, r2
 8004c28:	18ed      	addgt	r5, r5, r3
 8004c2a:	2600      	movs	r6, #0
 8004c2c:	341a      	adds	r4, #26
 8004c2e:	42b5      	cmp	r5, r6
 8004c30:	d11a      	bne.n	8004c68 <_printf_common+0xc8>
 8004c32:	2000      	movs	r0, #0
 8004c34:	e008      	b.n	8004c48 <_printf_common+0xa8>
 8004c36:	2301      	movs	r3, #1
 8004c38:	4652      	mov	r2, sl
 8004c3a:	4641      	mov	r1, r8
 8004c3c:	4638      	mov	r0, r7
 8004c3e:	47c8      	blx	r9
 8004c40:	3001      	adds	r0, #1
 8004c42:	d103      	bne.n	8004c4c <_printf_common+0xac>
 8004c44:	f04f 30ff 	mov.w	r0, #4294967295
 8004c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c4c:	3501      	adds	r5, #1
 8004c4e:	e7c6      	b.n	8004bde <_printf_common+0x3e>
 8004c50:	18e1      	adds	r1, r4, r3
 8004c52:	1c5a      	adds	r2, r3, #1
 8004c54:	2030      	movs	r0, #48	@ 0x30
 8004c56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c5a:	4422      	add	r2, r4
 8004c5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c64:	3302      	adds	r3, #2
 8004c66:	e7c7      	b.n	8004bf8 <_printf_common+0x58>
 8004c68:	2301      	movs	r3, #1
 8004c6a:	4622      	mov	r2, r4
 8004c6c:	4641      	mov	r1, r8
 8004c6e:	4638      	mov	r0, r7
 8004c70:	47c8      	blx	r9
 8004c72:	3001      	adds	r0, #1
 8004c74:	d0e6      	beq.n	8004c44 <_printf_common+0xa4>
 8004c76:	3601      	adds	r6, #1
 8004c78:	e7d9      	b.n	8004c2e <_printf_common+0x8e>
	...

08004c7c <_printf_i>:
 8004c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c80:	7e0f      	ldrb	r7, [r1, #24]
 8004c82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c84:	2f78      	cmp	r7, #120	@ 0x78
 8004c86:	4691      	mov	r9, r2
 8004c88:	4680      	mov	r8, r0
 8004c8a:	460c      	mov	r4, r1
 8004c8c:	469a      	mov	sl, r3
 8004c8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c92:	d807      	bhi.n	8004ca4 <_printf_i+0x28>
 8004c94:	2f62      	cmp	r7, #98	@ 0x62
 8004c96:	d80a      	bhi.n	8004cae <_printf_i+0x32>
 8004c98:	2f00      	cmp	r7, #0
 8004c9a:	f000 80d1 	beq.w	8004e40 <_printf_i+0x1c4>
 8004c9e:	2f58      	cmp	r7, #88	@ 0x58
 8004ca0:	f000 80b8 	beq.w	8004e14 <_printf_i+0x198>
 8004ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ca8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004cac:	e03a      	b.n	8004d24 <_printf_i+0xa8>
 8004cae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004cb2:	2b15      	cmp	r3, #21
 8004cb4:	d8f6      	bhi.n	8004ca4 <_printf_i+0x28>
 8004cb6:	a101      	add	r1, pc, #4	@ (adr r1, 8004cbc <_printf_i+0x40>)
 8004cb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cbc:	08004d15 	.word	0x08004d15
 8004cc0:	08004d29 	.word	0x08004d29
 8004cc4:	08004ca5 	.word	0x08004ca5
 8004cc8:	08004ca5 	.word	0x08004ca5
 8004ccc:	08004ca5 	.word	0x08004ca5
 8004cd0:	08004ca5 	.word	0x08004ca5
 8004cd4:	08004d29 	.word	0x08004d29
 8004cd8:	08004ca5 	.word	0x08004ca5
 8004cdc:	08004ca5 	.word	0x08004ca5
 8004ce0:	08004ca5 	.word	0x08004ca5
 8004ce4:	08004ca5 	.word	0x08004ca5
 8004ce8:	08004e27 	.word	0x08004e27
 8004cec:	08004d53 	.word	0x08004d53
 8004cf0:	08004de1 	.word	0x08004de1
 8004cf4:	08004ca5 	.word	0x08004ca5
 8004cf8:	08004ca5 	.word	0x08004ca5
 8004cfc:	08004e49 	.word	0x08004e49
 8004d00:	08004ca5 	.word	0x08004ca5
 8004d04:	08004d53 	.word	0x08004d53
 8004d08:	08004ca5 	.word	0x08004ca5
 8004d0c:	08004ca5 	.word	0x08004ca5
 8004d10:	08004de9 	.word	0x08004de9
 8004d14:	6833      	ldr	r3, [r6, #0]
 8004d16:	1d1a      	adds	r2, r3, #4
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6032      	str	r2, [r6, #0]
 8004d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d24:	2301      	movs	r3, #1
 8004d26:	e09c      	b.n	8004e62 <_printf_i+0x1e6>
 8004d28:	6833      	ldr	r3, [r6, #0]
 8004d2a:	6820      	ldr	r0, [r4, #0]
 8004d2c:	1d19      	adds	r1, r3, #4
 8004d2e:	6031      	str	r1, [r6, #0]
 8004d30:	0606      	lsls	r6, r0, #24
 8004d32:	d501      	bpl.n	8004d38 <_printf_i+0xbc>
 8004d34:	681d      	ldr	r5, [r3, #0]
 8004d36:	e003      	b.n	8004d40 <_printf_i+0xc4>
 8004d38:	0645      	lsls	r5, r0, #25
 8004d3a:	d5fb      	bpl.n	8004d34 <_printf_i+0xb8>
 8004d3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d40:	2d00      	cmp	r5, #0
 8004d42:	da03      	bge.n	8004d4c <_printf_i+0xd0>
 8004d44:	232d      	movs	r3, #45	@ 0x2d
 8004d46:	426d      	negs	r5, r5
 8004d48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d4c:	4858      	ldr	r0, [pc, #352]	@ (8004eb0 <_printf_i+0x234>)
 8004d4e:	230a      	movs	r3, #10
 8004d50:	e011      	b.n	8004d76 <_printf_i+0xfa>
 8004d52:	6821      	ldr	r1, [r4, #0]
 8004d54:	6833      	ldr	r3, [r6, #0]
 8004d56:	0608      	lsls	r0, r1, #24
 8004d58:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d5c:	d402      	bmi.n	8004d64 <_printf_i+0xe8>
 8004d5e:	0649      	lsls	r1, r1, #25
 8004d60:	bf48      	it	mi
 8004d62:	b2ad      	uxthmi	r5, r5
 8004d64:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d66:	4852      	ldr	r0, [pc, #328]	@ (8004eb0 <_printf_i+0x234>)
 8004d68:	6033      	str	r3, [r6, #0]
 8004d6a:	bf14      	ite	ne
 8004d6c:	230a      	movne	r3, #10
 8004d6e:	2308      	moveq	r3, #8
 8004d70:	2100      	movs	r1, #0
 8004d72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d76:	6866      	ldr	r6, [r4, #4]
 8004d78:	60a6      	str	r6, [r4, #8]
 8004d7a:	2e00      	cmp	r6, #0
 8004d7c:	db05      	blt.n	8004d8a <_printf_i+0x10e>
 8004d7e:	6821      	ldr	r1, [r4, #0]
 8004d80:	432e      	orrs	r6, r5
 8004d82:	f021 0104 	bic.w	r1, r1, #4
 8004d86:	6021      	str	r1, [r4, #0]
 8004d88:	d04b      	beq.n	8004e22 <_printf_i+0x1a6>
 8004d8a:	4616      	mov	r6, r2
 8004d8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d90:	fb03 5711 	mls	r7, r3, r1, r5
 8004d94:	5dc7      	ldrb	r7, [r0, r7]
 8004d96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d9a:	462f      	mov	r7, r5
 8004d9c:	42bb      	cmp	r3, r7
 8004d9e:	460d      	mov	r5, r1
 8004da0:	d9f4      	bls.n	8004d8c <_printf_i+0x110>
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	d10b      	bne.n	8004dbe <_printf_i+0x142>
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	07df      	lsls	r7, r3, #31
 8004daa:	d508      	bpl.n	8004dbe <_printf_i+0x142>
 8004dac:	6923      	ldr	r3, [r4, #16]
 8004dae:	6861      	ldr	r1, [r4, #4]
 8004db0:	4299      	cmp	r1, r3
 8004db2:	bfde      	ittt	le
 8004db4:	2330      	movle	r3, #48	@ 0x30
 8004db6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004dbe:	1b92      	subs	r2, r2, r6
 8004dc0:	6122      	str	r2, [r4, #16]
 8004dc2:	f8cd a000 	str.w	sl, [sp]
 8004dc6:	464b      	mov	r3, r9
 8004dc8:	aa03      	add	r2, sp, #12
 8004dca:	4621      	mov	r1, r4
 8004dcc:	4640      	mov	r0, r8
 8004dce:	f7ff fee7 	bl	8004ba0 <_printf_common>
 8004dd2:	3001      	adds	r0, #1
 8004dd4:	d14a      	bne.n	8004e6c <_printf_i+0x1f0>
 8004dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dda:	b004      	add	sp, #16
 8004ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de0:	6823      	ldr	r3, [r4, #0]
 8004de2:	f043 0320 	orr.w	r3, r3, #32
 8004de6:	6023      	str	r3, [r4, #0]
 8004de8:	4832      	ldr	r0, [pc, #200]	@ (8004eb4 <_printf_i+0x238>)
 8004dea:	2778      	movs	r7, #120	@ 0x78
 8004dec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004df0:	6823      	ldr	r3, [r4, #0]
 8004df2:	6831      	ldr	r1, [r6, #0]
 8004df4:	061f      	lsls	r7, r3, #24
 8004df6:	f851 5b04 	ldr.w	r5, [r1], #4
 8004dfa:	d402      	bmi.n	8004e02 <_printf_i+0x186>
 8004dfc:	065f      	lsls	r7, r3, #25
 8004dfe:	bf48      	it	mi
 8004e00:	b2ad      	uxthmi	r5, r5
 8004e02:	6031      	str	r1, [r6, #0]
 8004e04:	07d9      	lsls	r1, r3, #31
 8004e06:	bf44      	itt	mi
 8004e08:	f043 0320 	orrmi.w	r3, r3, #32
 8004e0c:	6023      	strmi	r3, [r4, #0]
 8004e0e:	b11d      	cbz	r5, 8004e18 <_printf_i+0x19c>
 8004e10:	2310      	movs	r3, #16
 8004e12:	e7ad      	b.n	8004d70 <_printf_i+0xf4>
 8004e14:	4826      	ldr	r0, [pc, #152]	@ (8004eb0 <_printf_i+0x234>)
 8004e16:	e7e9      	b.n	8004dec <_printf_i+0x170>
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	f023 0320 	bic.w	r3, r3, #32
 8004e1e:	6023      	str	r3, [r4, #0]
 8004e20:	e7f6      	b.n	8004e10 <_printf_i+0x194>
 8004e22:	4616      	mov	r6, r2
 8004e24:	e7bd      	b.n	8004da2 <_printf_i+0x126>
 8004e26:	6833      	ldr	r3, [r6, #0]
 8004e28:	6825      	ldr	r5, [r4, #0]
 8004e2a:	6961      	ldr	r1, [r4, #20]
 8004e2c:	1d18      	adds	r0, r3, #4
 8004e2e:	6030      	str	r0, [r6, #0]
 8004e30:	062e      	lsls	r6, r5, #24
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	d501      	bpl.n	8004e3a <_printf_i+0x1be>
 8004e36:	6019      	str	r1, [r3, #0]
 8004e38:	e002      	b.n	8004e40 <_printf_i+0x1c4>
 8004e3a:	0668      	lsls	r0, r5, #25
 8004e3c:	d5fb      	bpl.n	8004e36 <_printf_i+0x1ba>
 8004e3e:	8019      	strh	r1, [r3, #0]
 8004e40:	2300      	movs	r3, #0
 8004e42:	6123      	str	r3, [r4, #16]
 8004e44:	4616      	mov	r6, r2
 8004e46:	e7bc      	b.n	8004dc2 <_printf_i+0x146>
 8004e48:	6833      	ldr	r3, [r6, #0]
 8004e4a:	1d1a      	adds	r2, r3, #4
 8004e4c:	6032      	str	r2, [r6, #0]
 8004e4e:	681e      	ldr	r6, [r3, #0]
 8004e50:	6862      	ldr	r2, [r4, #4]
 8004e52:	2100      	movs	r1, #0
 8004e54:	4630      	mov	r0, r6
 8004e56:	f7fb f9bb 	bl	80001d0 <memchr>
 8004e5a:	b108      	cbz	r0, 8004e60 <_printf_i+0x1e4>
 8004e5c:	1b80      	subs	r0, r0, r6
 8004e5e:	6060      	str	r0, [r4, #4]
 8004e60:	6863      	ldr	r3, [r4, #4]
 8004e62:	6123      	str	r3, [r4, #16]
 8004e64:	2300      	movs	r3, #0
 8004e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e6a:	e7aa      	b.n	8004dc2 <_printf_i+0x146>
 8004e6c:	6923      	ldr	r3, [r4, #16]
 8004e6e:	4632      	mov	r2, r6
 8004e70:	4649      	mov	r1, r9
 8004e72:	4640      	mov	r0, r8
 8004e74:	47d0      	blx	sl
 8004e76:	3001      	adds	r0, #1
 8004e78:	d0ad      	beq.n	8004dd6 <_printf_i+0x15a>
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	079b      	lsls	r3, r3, #30
 8004e7e:	d413      	bmi.n	8004ea8 <_printf_i+0x22c>
 8004e80:	68e0      	ldr	r0, [r4, #12]
 8004e82:	9b03      	ldr	r3, [sp, #12]
 8004e84:	4298      	cmp	r0, r3
 8004e86:	bfb8      	it	lt
 8004e88:	4618      	movlt	r0, r3
 8004e8a:	e7a6      	b.n	8004dda <_printf_i+0x15e>
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	4632      	mov	r2, r6
 8004e90:	4649      	mov	r1, r9
 8004e92:	4640      	mov	r0, r8
 8004e94:	47d0      	blx	sl
 8004e96:	3001      	adds	r0, #1
 8004e98:	d09d      	beq.n	8004dd6 <_printf_i+0x15a>
 8004e9a:	3501      	adds	r5, #1
 8004e9c:	68e3      	ldr	r3, [r4, #12]
 8004e9e:	9903      	ldr	r1, [sp, #12]
 8004ea0:	1a5b      	subs	r3, r3, r1
 8004ea2:	42ab      	cmp	r3, r5
 8004ea4:	dcf2      	bgt.n	8004e8c <_printf_i+0x210>
 8004ea6:	e7eb      	b.n	8004e80 <_printf_i+0x204>
 8004ea8:	2500      	movs	r5, #0
 8004eaa:	f104 0619 	add.w	r6, r4, #25
 8004eae:	e7f5      	b.n	8004e9c <_printf_i+0x220>
 8004eb0:	08005789 	.word	0x08005789
 8004eb4:	0800579a 	.word	0x0800579a

08004eb8 <memmove>:
 8004eb8:	4288      	cmp	r0, r1
 8004eba:	b510      	push	{r4, lr}
 8004ebc:	eb01 0402 	add.w	r4, r1, r2
 8004ec0:	d902      	bls.n	8004ec8 <memmove+0x10>
 8004ec2:	4284      	cmp	r4, r0
 8004ec4:	4623      	mov	r3, r4
 8004ec6:	d807      	bhi.n	8004ed8 <memmove+0x20>
 8004ec8:	1e43      	subs	r3, r0, #1
 8004eca:	42a1      	cmp	r1, r4
 8004ecc:	d008      	beq.n	8004ee0 <memmove+0x28>
 8004ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004ed6:	e7f8      	b.n	8004eca <memmove+0x12>
 8004ed8:	4402      	add	r2, r0
 8004eda:	4601      	mov	r1, r0
 8004edc:	428a      	cmp	r2, r1
 8004ede:	d100      	bne.n	8004ee2 <memmove+0x2a>
 8004ee0:	bd10      	pop	{r4, pc}
 8004ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004eea:	e7f7      	b.n	8004edc <memmove+0x24>

08004eec <_sbrk_r>:
 8004eec:	b538      	push	{r3, r4, r5, lr}
 8004eee:	4d06      	ldr	r5, [pc, #24]	@ (8004f08 <_sbrk_r+0x1c>)
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	4604      	mov	r4, r0
 8004ef4:	4608      	mov	r0, r1
 8004ef6:	602b      	str	r3, [r5, #0]
 8004ef8:	f7fb ffee 	bl	8000ed8 <_sbrk>
 8004efc:	1c43      	adds	r3, r0, #1
 8004efe:	d102      	bne.n	8004f06 <_sbrk_r+0x1a>
 8004f00:	682b      	ldr	r3, [r5, #0]
 8004f02:	b103      	cbz	r3, 8004f06 <_sbrk_r+0x1a>
 8004f04:	6023      	str	r3, [r4, #0]
 8004f06:	bd38      	pop	{r3, r4, r5, pc}
 8004f08:	200006b0 	.word	0x200006b0

08004f0c <_realloc_r>:
 8004f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f10:	4607      	mov	r7, r0
 8004f12:	4614      	mov	r4, r2
 8004f14:	460d      	mov	r5, r1
 8004f16:	b921      	cbnz	r1, 8004f22 <_realloc_r+0x16>
 8004f18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f1c:	4611      	mov	r1, r2
 8004f1e:	f7ff bc5b 	b.w	80047d8 <_malloc_r>
 8004f22:	b92a      	cbnz	r2, 8004f30 <_realloc_r+0x24>
 8004f24:	f7ff fbec 	bl	8004700 <_free_r>
 8004f28:	4625      	mov	r5, r4
 8004f2a:	4628      	mov	r0, r5
 8004f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f30:	f000 f81a 	bl	8004f68 <_malloc_usable_size_r>
 8004f34:	4284      	cmp	r4, r0
 8004f36:	4606      	mov	r6, r0
 8004f38:	d802      	bhi.n	8004f40 <_realloc_r+0x34>
 8004f3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f3e:	d8f4      	bhi.n	8004f2a <_realloc_r+0x1e>
 8004f40:	4621      	mov	r1, r4
 8004f42:	4638      	mov	r0, r7
 8004f44:	f7ff fc48 	bl	80047d8 <_malloc_r>
 8004f48:	4680      	mov	r8, r0
 8004f4a:	b908      	cbnz	r0, 8004f50 <_realloc_r+0x44>
 8004f4c:	4645      	mov	r5, r8
 8004f4e:	e7ec      	b.n	8004f2a <_realloc_r+0x1e>
 8004f50:	42b4      	cmp	r4, r6
 8004f52:	4622      	mov	r2, r4
 8004f54:	4629      	mov	r1, r5
 8004f56:	bf28      	it	cs
 8004f58:	4632      	movcs	r2, r6
 8004f5a:	f7ff fbc3 	bl	80046e4 <memcpy>
 8004f5e:	4629      	mov	r1, r5
 8004f60:	4638      	mov	r0, r7
 8004f62:	f7ff fbcd 	bl	8004700 <_free_r>
 8004f66:	e7f1      	b.n	8004f4c <_realloc_r+0x40>

08004f68 <_malloc_usable_size_r>:
 8004f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f6c:	1f18      	subs	r0, r3, #4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	bfbc      	itt	lt
 8004f72:	580b      	ldrlt	r3, [r1, r0]
 8004f74:	18c0      	addlt	r0, r0, r3
 8004f76:	4770      	bx	lr

08004f78 <_init>:
 8004f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f7a:	bf00      	nop
 8004f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f7e:	bc08      	pop	{r3}
 8004f80:	469e      	mov	lr, r3
 8004f82:	4770      	bx	lr

08004f84 <_fini>:
 8004f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f86:	bf00      	nop
 8004f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f8a:	bc08      	pop	{r3}
 8004f8c:	469e      	mov	lr, r3
 8004f8e:	4770      	bx	lr
