<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Rajath Ramana</title>

  <!-- Fonts -->
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">

  <style>
    body {
      font-family: 'Inter', sans-serif;
      background-color: #ffffff;
      color: #111827;
      margin: 0;
      padding: 0;
      line-height: 1.65;
    }

    a {
      color: #2563eb;
      text-decoration: none;
    }

    a:hover {
      text-decoration: underline;
    }

    .container {
      max-width: 900px;
      margin: 0 auto;
      padding: 48px 24px;
    }

    h1 {
      font-size: 36px;
      font-weight: 600;
      margin-bottom: 8px;
    }

    h2 {
      font-size: 22px;
      font-weight: 600;
      margin-top: 48px;
      margin-bottom: 16px;
    }

    p {
      font-size: 16px;
      margin-bottom: 14px;
      color: #1f2937;
    }

    .subtle {
      color: #4b5563;
    }

    ul {
      padding-left: 20px;
    }

    li {
      margin-bottom: 8px;
    }

    .header-links {
      margin-top: 8px;
      font-size: 15px;
    }

    .header-links span {
      margin-right: 12px;
    }

    .entry {
      margin-bottom: 20px;
    }

    .entry-title {
      font-weight: 500;
    }

    .entry-meta {
      color: #6b7280;
      font-size: 14px;
    }

    footer {
      margin-top: 80px;
      padding-top: 24px;
      border-top: 1px solid #e5e7eb;
      color: #6b7280;
      font-size: 14px;
    }
  </style>
</head>

<body>
  <div class="container">

    <!-- ================= HEADER ================= -->
    <header>
      <h1>Rajath Ramana</h1>
      <p class="subtle">
        MS Electrical Engineering, University of Pennsylvania<br>
        RTL Design · SoC Architecture · Hardware Acceleration
      </p>
      <div class="header-links">
        <span><a href="mailto:rajathramana23@gmail.com">Email</a></span>
        <span><a href="https://linkedin.com/in/rajath-r" target="_blank">LinkedIn</a></span>
        <span><a href="https://github.com/" target="_blank">GitHub</a></span>
        <span><a href="assets/resume.pdf" target="_blank">Resume</a></span>
      </div>
    </header>

    <!-- ================= ABOUT ================= -->
    <section>
      <h2>About</h2>
      <p>
        I am a Master’s student in Electrical Engineering at the University of Pennsylvania with
        prior industry experience as an RTL Design Engineer at Qualcomm. My interests lie in
        ASIC and SoC design, microarchitecture, and hardware acceleration.
      </p>
      <p>
        I enjoy working close to the hardware–software boundary: translating specifications
        into efficient RTL, reasoning about performance and area trade-offs, and debugging
        complex clock, reset, and integration issues across large SoCs.
      </p>
    </section>

    <!-- ================= EXPERIENCE ================= -->
    <section>
      <h2>Experience</h2>

      <div class="entry">
        <div class="entry-title">
          RTL Design Engineer — Qualcomm
        </div>
        <div class="entry-meta">
          Jul 2023 – Aug 2025 · Hyderabad, India
        </div>
        <ul>
          <li>Led RTL design of CMSR and TCSR IPs from specification through tape-out in high-volume XR/MSM SoCs.</li>
          <li>Architected centralized MEMRED/MEMACC fuse distribution logic, eliminating ~60K retention flops and improving efficiency by ~20%.</li>
          <li>Automated SoC integration flows using Python and Tcl, reducing integration time and human error across tape-outs.</li>
          <li>Resolved lint and CDC issues across 50+ SoC cores, enabling clean synthesis and timing closure.</li>
          <li>Executed post-code-freeze ECOs during MTO/BTO phases in coordination with DV and PD teams.</li>
        </ul>
      </div>

      <div class="entry">
        <div class="entry-title">
          Verification & FPGA Design Intern — VLSI Lab, NIT Trichy
        </div>
        <div class="entry-meta">
          Jan 2022 – May 2022
        </div>
        <ul>
          <li>Prototyped FPGA-based encryption accelerators achieving 15–20× throughput over software.</li>
          <li>Built RTL testbenches with directed and random testing, reaching ~85% functional coverage.</li>
          <li>Validated system stability on hardware with correct clock/reset sequencing and I/O timing.</li>
        </ul>
      </div>
    </section>

    <!-- ================= PROJECTS ================= -->
    <section>
      <h2>Projects</h2>

      <div class="entry">
        <div class="entry-title">
          High-Throughput Heterogeneous Compression Engine
        </div>
        <ul>
          <li>Designed a real-time compression pipeline achieving 400 Mb/s on an Ultra96 SoC.</li>
          <li>Partitioned computation across ARM cores, NEON intrinsics, and FPGA fabric to remove pipeline bottlenecks.</li>
          <li>Verified end-to-end correctness using RTL testbenches, OpenCL host/device integration, and Ethernet streaming.</li>
        </ul>
      </div>

      <div class="entry">
        <div class="entry-title">
          Hardware Cryptographic Accelerator for Secure Smart Metering
        </div>
        <ul>
          <li>Designed Verilog RTL for AES-GCM, SHA-256, and ECDSA/ECDH blocks.</li>
          <li>Analyzed cycle behavior of cryptographic primitives to guide microarchitectural optimizations.</li>
          <li>Validated on Basys-3 FPGA with 100% match to software golden models and field data.</li>
        </ul>
      </div>

      <div class="entry">
        <div class="entry-title">
          CUDA-Accelerated Sparse Kernel Optimization
        </div>
        <ul>
          <li>Developed optimized CSR SpMM kernels using warp specialization and vectorized memory paths.</li>
          <li>Reduced warp divergence by ~12% through access-pattern reorganization.</li>
          <li>Benchmarked against PyTorch sparse operators, identifying cache locality and SM occupancy limits.</li>
        </ul>
      </div>
    </section>

    <!-- ================= COURSEWORK ================= -->
    <section>
      <h2>Coursework</h2>
      <ul>
        <li>Advanced Computer Architecture</li>
        <li>SoC Architecture</li>
        <li>GPGPU Architecture & Programming</li>
        <li>Chip Design & Measurement</li>
        <li>VLSI Fundamentals & Digital Electronics</li>
        <li>Microprocessors & Microcontrollers</li>
        <li>Embedded Systems</li>
      </ul>
    </section>

    <!-- ================= SKILLS ================= -->
    <section>
      <h2>Skills</h2>
      <p>
        <strong>Hardware:</strong> RTL Design & Verification, ASIC/SoC Microarchitecture, CDC/RDC, FPGA, PPA Analysis<br>
        <strong>Languages:</strong> Verilog, SystemVerilog, C/C++, Python, Tcl, CUDA<br>
        <strong>Tools:</strong> VCS, Verdi, Vivado, SpyGlass CDC, ModelSim, Vitis HLS, Linux
      </p>
    </section>

    <!-- ================= FOOTER ================= -->
    <footer>
      © 2026 Rajath Ramana
    </footer>

  </div>
</body>
</html>
