Analysis & Synthesis report for Pyramic_Array
Tue Aug 23 12:51:15 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 14. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 15. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|StateM
 16. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|StateM
 17. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|SPI_state
 18. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|source_state
 19. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 20. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|source_state
 21. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 22. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Acq
 23. State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left|FIR_Acq
 24. Registers Protected by Synthesis
 25. Registers Removed During Synthesis
 26. Removed Registers Triggering Further Register Optimizations
 27. General Register Statistics
 28. Inverted Register Statistics
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst
 31. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
 32. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1
 33. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1
 34. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1
 35. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1
 36. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1
 37. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1
 38. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1
 39. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1
 40. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst
 41. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
 42. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1
 43. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1
 44. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1
 45. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1
 46. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1
 47. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1
 48. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1
 49. Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1
 50. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 51. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 52. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 53. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 54. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 55. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 56. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 57. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 58. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 59. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 60. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 61. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 62. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 63. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 64. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 65. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 66. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 67. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 68. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 69. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 70. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 71. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 72. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 73. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 74. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 75. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 76. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 77. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 78. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 79. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 80. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 81. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 82. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 83. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 84. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 85. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 86. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 87. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 88. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 89. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 90. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 91. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 92. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 93. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 94. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 95. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 96. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 97. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram
 98. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated
 99. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p
100. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p
101. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram
102. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp
103. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12
104. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_brp
105. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_bwp
106. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp
107. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16
108. Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cntr_aed:cntr_b
109. Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
110. Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
111. Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
112. Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
113. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
114. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
115. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
116. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
117. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
118. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
119. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
120. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
121. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
122. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
123. Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
124. Source assignments for Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
125. Source assignments for Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
126. Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:cmd_demux
127. Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:rsp_demux
128. Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux
129. Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001
130. Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux
131. Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001
132. Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
133. Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
134. Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
135. Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
136. Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
137. Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
138. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Beamformer_Adder:beamformer_left
139. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Beamformer_Adder:beamformer_right
140. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst
141. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
142. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
143. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11
144. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
145. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14
146. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
147. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
148. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
149. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18
150. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19
151. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem
152. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14
153. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem
154. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14
155. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem
156. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem
157. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15
158. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15
159. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14
160. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem
161. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem
162. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16
163. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16
164. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
165. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay
166. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem
167. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
168. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20
169. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
170. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst
171. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
172. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
173. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11
174. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
175. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14
176. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
177. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
178. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
179. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18
180. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19
181. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem
182. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14
183. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem
184. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14
185. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem
186. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem
187. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15
188. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15
189. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14
190. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem
191. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem
192. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16
193. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16
194. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
195. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay
196. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem
197. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
198. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20
199. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
200. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller
201. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component
202. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component
203. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component
204. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component
205. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component
206. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component
207. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component
208. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component
209. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component
210. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component
211. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component
212. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component
213. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component
214. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component
215. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component
216. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component
217. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component
218. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component
219. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component
220. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component
221. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component
222. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component
223. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component
224. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component
225. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component
226. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component
227. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component
228. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component
229. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component
230. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component
231. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component
232. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component
233. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component
234. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component
235. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component
236. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component
237. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component
238. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component
239. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component
240. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component
241. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component
242. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component
243. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component
244. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component
245. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component
246. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component
247. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component
248. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component
249. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA
250. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming
251. Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
252. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
253. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
254. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
255. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
256. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
257. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
258. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer
259. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
260. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
261. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
262. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
263. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
264. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer
265. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
266. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
267. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
268. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
269. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0
270. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
271. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
272. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
273. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
274. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
275. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
276. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
277. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
278. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
279. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
280. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
281. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
282. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
283. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
284. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
285. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
286. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
287. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
288. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
289. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
290. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
291. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
292. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
293. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
294. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
295. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
296. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
297. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
298. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
299. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
300. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
301. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
302. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
303. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
304. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
305. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
306. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
307. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
308. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
309. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
310. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
311. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
312. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
313. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
314. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
315. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
316. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
317. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
318. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo
319. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo
320. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i
321. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator
322. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
323. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent
324. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent
325. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
326. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo
327. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode
328. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001|Pyramic_Array_mm_interconnect_0_router_001_default_decode:the_default_decode
329. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
330. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator
331. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator
332. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
333. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
334. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent
335. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
336. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo
337. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo
338. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent
339. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
340. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo
341. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo
342. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode
343. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router_001|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode
344. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode
345. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_003|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode
346. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
347. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
348. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter
349. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
350. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
351. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
352. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
353. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
354. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
355. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
356. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
357. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
358. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
359. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
360. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
361. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
362. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
363. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
364. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
365. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter
366. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
367. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
368. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
369. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
370. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
371. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
372. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
373. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
374. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
375. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
376. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
377. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
378. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
379. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
380. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
381. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
382. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
383. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
384. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
385. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
386. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
387. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
388. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
389. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
390. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
391. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
392. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter
393. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001
394. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002
395. Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_003
396. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller
397. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller
398. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
399. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
400. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001
401. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
402. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
403. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
404. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002
405. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001
406. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003
407. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller
408. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
409. Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
410. altera_syncram Parameter Settings by Entity Instance
411. scfifo Parameter Settings by Entity Instance
412. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003"
413. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001"
414. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002"
415. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
416. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
417. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001"
418. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
419. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller"
420. Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller"
421. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
422. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
423. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
424. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
425. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
426. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
427. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
428. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
429. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
430. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
431. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
432. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode"
433. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode"
434. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo"
435. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo"
436. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent"
437. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo"
438. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo"
439. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent"
440. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
441. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
442. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator"
443. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator"
444. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001|Pyramic_Array_mm_interconnect_0_router_001_default_decode:the_default_decode"
445. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode"
446. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"
447. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"
448. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent"
449. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
450. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator"
451. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_sysid:sysid"
452. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i"
453. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0"
454. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0"
455. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
456. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
457. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
458. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
459. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
460. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
461. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
462. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
463. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
464. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
465. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
466. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
467. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
468. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
469. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
470. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
471. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
472. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
473. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
474. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
475. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
476. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
477. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
478. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
479. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
480. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
481. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
482. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
483. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
484. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
485. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
486. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
487. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
488. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
489. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
490. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
491. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
492. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller"
493. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
494. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
495. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
496. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0"
497. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst"
498. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA"
499. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst"
500. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst"
501. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst"
502. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst"
503. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst"
504. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst"
505. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst"
506. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst"
507. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst"
508. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst"
509. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst"
510. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst"
511. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst"
512. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst"
513. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst"
514. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst"
515. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst"
516. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst"
517. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst"
518. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst"
519. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst"
520. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst"
521. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst"
522. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst"
523. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst"
524. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst"
525. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst"
526. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst"
527. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst"
528. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst"
529. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst"
530. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst"
531. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst"
532. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst"
533. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst"
534. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst"
535. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst"
536. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst"
537. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst"
538. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst"
539. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst"
540. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst"
541. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst"
542. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst"
543. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst"
544. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst"
545. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst"
546. Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller"
547. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20"
548. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay"
549. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay"
550. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16"
551. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16"
552. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14"
553. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15"
554. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15"
555. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14"
556. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14"
557. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19"
558. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18"
559. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17"
560. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15"
561. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
562. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14"
563. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
564. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11"
565. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core"
566. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
567. Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst"
568. Port Connectivity Checks: "Pyramic_Array:u0"
569. Post-Synthesis Netlist Statistics for Top Partition
570. Post-Synthesis Netlist Statistics for Partition Pyramic_Array_hps_0_hps_io_border:border
571. Elapsed Time Per Partition
572. Analysis & Synthesis Messages
573. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 23 12:51:15 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Pyramic_Array                               ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4069                                        ;
; Total pins                      ; 201                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 511,700                                     ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; Pyramic_Array      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                          ; Library       ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Pyramic_Array/synthesis/Pyramic_Array.vhd                                                               ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd                                                               ; Pyramic_Array ;
; Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd                                                ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd                                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd                                            ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd                                            ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v                                            ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v                                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v                                ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv              ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv              ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv               ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv               ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v                                    ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v                                    ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv                  ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv                  ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv                   ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv                   ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v                                    ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v                  ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                  ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv                                   ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv                        ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv                            ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv                                       ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v                                    ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_001.sv                        ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv                            ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv                                        ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv                                   ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v                                                ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v                                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v                                                ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v                                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v                                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v                                                ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v                                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v                                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram.v                                                          ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v                                                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                       ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                       ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                   ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                   ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                 ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                 ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                        ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                          ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                        ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                               ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                               ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv                                                      ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                       ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                  ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                  ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                              ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                              ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                      ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                      ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv                                                     ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv                                 ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv                               ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v                                        ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v                                        ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v                                    ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v                                    ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v                                     ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v                                     ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v                                               ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v                                               ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v                                                ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v                                                ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v                                     ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v                                     ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                          ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v                                     ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v                                     ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v                                      ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v                                      ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                           ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                             ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                             ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                           ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v                             ; yes             ; User Verilog HDL File                        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v                             ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/SPI_System.vhd                                                       ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd                                                       ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/dspba_library_package.vhd                                            ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library_package.vhd                                            ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/dspba_library.vhd                                                    ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd                                                    ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                                         ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                                          ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd                      ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd                      ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd                            ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd                            ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd                          ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd                          ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                                         ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                                         ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex             ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex             ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex             ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex             ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex             ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex             ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd                                  ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd                                  ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd                                       ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd                                       ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd                                           ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd                                           ; Pyramic_Array ;
; Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd                                                 ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd                                                 ; Pyramic_Array ;
; ../hdl/DE1_SoC_top_level.vhd                                                                            ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd                                                                                       ;               ;
; ../hdl/FIFO_Mic.vhd                                                                                     ; yes             ; User Wizard-Generated File                   ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd                                                                                                ;               ;
; ../hdl/FIFO_Streaming.vhd                                                                               ; yes             ; User Wizard-Generated File                   ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd                                                                                          ;               ;
; ../hdl/SPI_Controller.vhd                                                                               ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd                                                                                          ;               ;
; ../hdl/SPI_DMA.vhd                                                                                      ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd                                                                                                 ;               ;
; ../hdl/SPI_Slave.vhd                                                                                    ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd                                                                                               ;               ;
; ../hdl/SPI_Streaming.vhd                                                                                ; yes             ; User VHDL File                               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd                                                                                           ;               ;
; altera_syncram.tdf                                                                                      ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf                                                                                              ;               ;
; db/altera_syncram_6pu3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6pu3.tdf                                                                              ;               ;
; db/altsyncram_9tb4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_9tb4.tdf                                                                                  ;               ;
; db/altera_syncram_liu3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_liu3.tdf                                                                              ;               ;
; db/altsyncram_omb4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_omb4.tdf                                                                                  ;               ;
; db/altera_syncram_als3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_als3.tdf                                                                              ;               ;
; db/altsyncram_dp94.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_dp94.tdf                                                                                  ;               ;
; db/altera_syncram_4h34.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_4h34.tdf                                                                              ;               ;
; db/altsyncram_i6e4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_i6e4.tdf                                                                                  ;               ;
; db/altera_syncram_6us3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6us3.tdf                                                                              ;               ;
; db/altsyncram_92a4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_92a4.tdf                                                                                  ;               ;
; db/altera_syncram_3h34.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_3h34.tdf                                                                              ;               ;
; db/altsyncram_h6e4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_h6e4.tdf                                                                                  ;               ;
; db/altera_syncram_aus3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_aus3.tdf                                                                              ;               ;
; db/altsyncram_d2a4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_d2a4.tdf                                                                                  ;               ;
; db/altera_syncram_5h34.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_5h34.tdf                                                                              ;               ;
; db/altsyncram_j6e4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j6e4.tdf                                                                                  ;               ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                      ;               ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                   ;               ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                    ;               ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                    ;               ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                    ;               ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                    ;               ;
; aglobal160.inc                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                  ;               ;
; db/scfifo_ii81.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_ii81.tdf                                                                                      ;               ;
; db/a_dpfifo_po81.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf                                                                                    ;               ;
; db/a_fefifo_m4f.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_m4f.tdf                                                                                     ;               ;
; db/cntr_sg7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_sg7.tdf                                                                                         ;               ;
; db/altsyncram_mns1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_mns1.tdf                                                                                  ;               ;
; db/cntr_ggb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_ggb.tdf                                                                                         ;               ;
; dcfifo_mixed_widths.tdf                                                                                 ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                                         ;               ;
; db/dcfifo_ucm1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf                                                                                      ;               ;
; db/a_gray2bin_e9b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_gray2bin_e9b.tdf                                                                                   ;               ;
; db/a_graycounter_ag6.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_ag6.tdf                                                                                ;               ;
; db/a_graycounter_7ub.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_7ub.tdf                                                                                ;               ;
; db/altsyncram_j671.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j671.tdf                                                                                  ;               ;
; db/alt_synch_pipe_f9l.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_f9l.tdf                                                                               ;               ;
; db/dffpipe_0v8.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dffpipe_0v8.tdf                                                                                      ;               ;
; db/dffpipe_vu8.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dffpipe_vu8.tdf                                                                                      ;               ;
; db/alt_synch_pipe_g9l.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_g9l.tdf                                                                               ;               ;
; db/dffpipe_1v8.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dffpipe_1v8.tdf                                                                                      ;               ;
; db/cmpr_vu5.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cmpr_vu5.tdf                                                                                         ;               ;
; db/cntr_aed.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_aed.tdf                                                                                         ;               ;
; db/scfifo_7ba1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf                                                                                      ;               ;
; db/a_dpfifo_q2a1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf                                                                                    ;               ;
; db/altsyncram_n3i1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf                                                                                  ;               ;
; db/cmpr_6l8.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cmpr_6l8.tdf                                                                                         ;               ;
; db/cntr_h2b.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_h2b.tdf                                                                                         ;               ;
; db/cntr_u27.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_u27.tdf                                                                                         ;               ;
; db/cntr_i2b.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_i2b.tdf                                                                                         ;               ;
; altddio_out.tdf                                                                                         ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                 ;               ;
; stratix_ddio.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                ;               ;
; cyclone_ddio.inc                                                                                        ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                ;               ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;               ;
; stratix_lcell.inc                                                                                       ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                               ;               ;
; db/ddio_out_uqe.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ddio_out_uqe.tdf                                                                                     ;               ;
; db/scfifo_3291.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf                                                                                      ;               ;
; db/a_dpfifo_5771.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf                                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_7cf.tdf                                                                                     ;               ;
; db/cntr_vg7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_vg7.tdf                                                                                         ;               ;
; db/altsyncram_7pu1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf                                                                                  ;               ;
; db/cntr_jgb.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_jgb.tdf                                                                                         ;               ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                             ;               ;
; altera_sld_agent_endpoint.vhd                                                                           ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                   ;               ;
; altera_fabric_endpoint.vhd                                                                              ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                      ;               ;
; altera_pll.v                                                                                            ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                                                                                                    ;               ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld    ;
; db/ip/sld2238b668/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/alt_sld_fab.v                                                                         ; alt_sld_fab   ;
; db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab   ;
; db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab   ;
; db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab   ;
; db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab   ;
; db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;               ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;               ;
; lpm_divide.tdf                                                                                          ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                  ;               ;
; abs_divider.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                 ;               ;
; sign_div_unsign.inc                                                                                     ; yes             ; Megafunction                                 ; /opt/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                             ;               ;
; db/lpm_divide_ipo.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/lpm_divide_ipo.tdf                                                                                   ;               ;
; db/abs_divider_rbg.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/abs_divider_rbg.tdf                                                                                  ;               ;
; db/alt_u_div_60f.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_u_div_60f.tdf                                                                                    ;               ;
; db/lpm_abs_ln9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/lpm_abs_ln9.tdf                                                                                      ;               ;
; db/lpm_abs_ap9.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/lpm_abs_ap9.tdf                                                                                      ;               ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2429                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 3452                                                                              ;
;     -- 7 input functions                    ; 17                                                                                ;
;     -- 6 input functions                    ; 740                                                                               ;
;     -- 5 input functions                    ; 317                                                                               ;
;     -- 4 input functions                    ; 448                                                                               ;
;     -- <=3 input functions                  ; 1930                                                                              ;
; Memory ALUT usage                           ; 32                                                                                ;
;     -- 64-address deep                      ; 0                                                                                 ;
;     -- 32-address deep                      ; 32                                                                                ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 3883                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 201                                                                               ;
; I/O registers                               ; 186                                                                               ;
; Total MLAB memory bits                      ; 96                                                                                ;
; Total block memory bits                     ; 511700                                                                            ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 4                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 2                                                                                 ;
;     -- PLLs                                 ; 2                                                                                 ;
;                                             ;                                                                                   ;
; Total DLLs                                  ; 1                                                                                 ;
; Maximum fan-out node                        ; Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4910                                                                              ;
; Total fan-out                               ; 42775                                                                             ;
; Average fan-out                             ; 4.42                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+
; |DE1_SoC_top_level                                                                                                                      ; 3452 (1)          ; 3883 (0)     ; 511700            ; 4          ; 201  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_top_level                                 ; work          ;
;    |Pyramic_Array:u0|                                                                                                                   ; 3357 (0)          ; 3808 (0)     ; 511700            ; 4          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0                                                                                                                                                                                                                                                                                                                                               ; Pyramic_Array                                     ; pyramic_array ;
;       |Beamformer_Adder:beamformer_left|                                                                                                ; 9 (9)             ; 68 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left                                                                                                                                                                                                                                                                                                              ; Beamformer_Adder                                  ; pyramic_array ;
;       |Beamformer_Adder:beamformer_right|                                                                                               ; 9 (9)             ; 68 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_right                                                                                                                                                                                                                                                                                                             ; Beamformer_Adder                                  ; pyramic_array ;
;       |Pyramic_Array_FIR_LEFT:fir_left|                                                                                                 ; 383 (0)           ; 601 (0)      ; 247650            ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left                                                                                                                                                                                                                                                                                                               ; Pyramic_Array_FIR_LEFT                            ; pyramic_array ;
;          |Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|                                                                   ; 383 (0)           ; 601 (0)      ; 247650            ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst                                                                                                                                                                                                                                                    ; Pyramic_Array_FIR_LEFT_ast                        ; pyramic_array ;
;             |Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                          ; 349 (348)         ; 542 (465)    ; 247650            ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                   ; Pyramic_Array_FIR_LEFT_rtl_core                   ; pyramic_array ;
;                |altera_syncram:d_xIn_0_14_mem_dmem|                                                                                     ; 1 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem                                                                                                                                                ; altera_syncram                                    ; work          ;
;                   |altera_syncram_liu3:auto_generated|                                                                                  ; 1 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated                                                                                                             ; altera_syncram_liu3                               ; work          ;
;                      |altsyncram_omb4:altsyncram1|                                                                                      ; 1 (1)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1                                                                                 ; altsyncram_omb4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_adelay_mem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 1794              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem                                                                                                                                          ; altera_syncram                                    ; work          ;
;                   |altera_syncram_6pu3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1794              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated                                                                                                       ; altera_syncram_6pu3                               ; work          ;
;                      |altsyncram_9tb4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 1794              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1                                                                           ; altsyncram_9tb4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_bank_memr0_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 864               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem                                                                                                                                          ; altera_syncram                                    ; work          ;
;                   |altera_syncram_als3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 864               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated                                                                                                       ; altera_syncram_als3                               ; work          ;
;                      |altsyncram_dp94:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 864               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1                                                                           ; altsyncram_dp94                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                          ; altera_syncram                                    ; work          ;
;                   |altera_syncram_3h34:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated                                                                                                       ; altera_syncram_3h34                               ; work          ;
;                      |altsyncram_h6e4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1                                                                           ; altsyncram_h6e4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem                                                                                                                                          ; altera_syncram                                    ; work          ;
;                   |altera_syncram_4h34:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated                                                                                                       ; altera_syncram_4h34                               ; work          ;
;                      |altsyncram_i6e4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1                                                                           ; altsyncram_i6e4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem                                                                                                                                          ; altera_syncram                                    ; work          ;
;                   |altera_syncram_5h34:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated                                                                                                       ; altera_syncram_5h34                               ; work          ;
;                      |altsyncram_j6e4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1                                                                           ; altsyncram_j6e4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                        ; altera_syncram                                    ; work          ;
;                   |altera_syncram_aus3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated                                                                                                     ; altera_syncram_aus3                               ; work          ;
;                      |altsyncram_d2a4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1                                                                         ; altsyncram_d2a4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|                                                                             ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem                                                                                                                                        ; altera_syncram                                    ; work          ;
;                   |altera_syncram_6us3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated                                                                                                     ; altera_syncram_6us3                               ; work          ;
;                      |altsyncram_92a4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1                                                                         ; altsyncram_92a4                                   ; work          ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16|                                                                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16                                                                                                                                      ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|                                                                           ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14                                                                                                                                      ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_out0_m0_wo0_assign_id3_q_20|                                                                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20                                                                                                                                         ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                              ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_17|                                                                                   ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17                                                                                                                                              ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_18|                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18                                                                                                                                              ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_19|                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19                                                                                                                                              ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_14|                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14                                                                                                                                              ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_memread_q_15|                                                                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15                                                                                                                                              ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|                                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14                                                                                                                                    ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15|                                                                         ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15                                                                                                                                    ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                     ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                          ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                     ; dspba_delay                                       ; pyramic_array ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                                                                                ; 19 (19)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                                                                                                                                                         ; auk_dspip_avalon_streaming_sink_hpfir             ; pyramic_array ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 15 (15)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                     ; auk_dspip_avalon_streaming_source_hpfir           ; pyramic_array ;
;       |Pyramic_Array_FIR_LEFT:fir_right|                                                                                                ; 297 (0)           ; 547 (0)      ; 247650            ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right                                                                                                                                                                                                                                                                                                              ; Pyramic_Array_FIR_LEFT                            ; pyramic_array ;
;          |Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|                                                                   ; 297 (0)           ; 547 (0)      ; 247650            ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst                                                                                                                                                                                                                                                   ; Pyramic_Array_FIR_LEFT_ast                        ; pyramic_array ;
;             |Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                          ; 263 (262)         ; 489 (398)    ; 247650            ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                  ; Pyramic_Array_FIR_LEFT_rtl_core                   ; pyramic_array ;
;                |altera_syncram:d_xIn_0_14_mem_dmem|                                                                                     ; 1 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem                                                                                                                                               ; altera_syncram                                    ; work          ;
;                   |altera_syncram_liu3:auto_generated|                                                                                  ; 1 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated                                                                                                            ; altera_syncram_liu3                               ; work          ;
;                      |altsyncram_omb4:altsyncram1|                                                                                      ; 1 (1)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1                                                                                ; altsyncram_omb4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_adelay_mem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 1794              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem                                                                                                                                         ; altera_syncram                                    ; work          ;
;                   |altera_syncram_6pu3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1794              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated                                                                                                      ; altera_syncram_6pu3                               ; work          ;
;                      |altsyncram_9tb4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 1794              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1                                                                          ; altsyncram_9tb4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_bank_memr0_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 864               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem                                                                                                                                         ; altera_syncram                                    ; work          ;
;                   |altera_syncram_als3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 864               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated                                                                                                      ; altera_syncram_als3                               ; work          ;
;                      |altsyncram_dp94:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 864               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1                                                                          ; altsyncram_dp94                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem                                                                                                                                         ; altera_syncram                                    ; work          ;
;                   |altera_syncram_3h34:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated                                                                                                      ; altera_syncram_3h34                               ; work          ;
;                      |altsyncram_h6e4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1                                                                          ; altsyncram_h6e4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem                                                                                                                                         ; altera_syncram                                    ; work          ;
;                   |altera_syncram_4h34:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated                                                                                                      ; altera_syncram_4h34                               ; work          ;
;                      |altsyncram_i6e4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1                                                                          ; altsyncram_i6e4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|                                                                               ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem                                                                                                                                         ; altera_syncram                                    ; work          ;
;                   |altera_syncram_5h34:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated                                                                                                      ; altera_syncram_5h34                               ; work          ;
;                      |altsyncram_j6e4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 48896             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1                                                                          ; altsyncram_j6e4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                       ; altera_syncram                                    ; work          ;
;                   |altera_syncram_aus3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated                                                                                                    ; altera_syncram_aus3                               ; work          ;
;                      |altsyncram_d2a4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1                                                                        ; altsyncram_d2a4                                   ; work          ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|                                                                             ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem                                                                                                                                       ; altera_syncram                                    ; work          ;
;                   |altera_syncram_6us3:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated                                                                                                    ; altera_syncram_6us3                               ; work          ;
;                      |altsyncram_92a4:altsyncram1|                                                                                      ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1                                                                        ; altsyncram_92a4                                   ; work          ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16|                                                                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16                                                                                                                                     ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11|                                                                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11                                                                                                                                     ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|                                                                           ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16                                                                                                                                     ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|                                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14                                                                                                                                   ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15|                                                                         ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15                                                                                                                                   ; dspba_delay                                       ; pyramic_array ;
;                |dspba_delay:d_xIn_bankIn_0_14|                                                                                          ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14                                                                                                                                                    ; dspba_delay                                       ; pyramic_array ;
;             |auk_dspip_avalon_streaming_sink_hpfir:sink|                                                                                ; 19 (19)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                                                                                                                                                        ; auk_dspip_avalon_streaming_sink_hpfir             ; pyramic_array ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 15 (15)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                    ; auk_dspip_avalon_streaming_source_hpfir           ; pyramic_array ;
;       |Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|                                                                 ; 179 (51)          ; 159 (51)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                               ; Pyramic_Array_audio_and_video_config_0            ; Pyramic_Array ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12 (12)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                             ; altera_up_av_config_auto_init                     ; Pyramic_Array ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 18 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                             ; altera_up_av_config_auto_init_ob_de1_soc          ; Pyramic_Array ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                ; altera_up_av_config_auto_init_ob_adv7180          ; Pyramic_Array ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                  ; altera_up_av_config_auto_init_ob_audio            ; Pyramic_Array ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 98 (83)           ; 81 (67)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                               ; altera_up_av_config_serial_bus_controller         ; Pyramic_Array ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 15 (15)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                  ; altera_up_slow_clock_generator                    ; Pyramic_Array ;
;       |Pyramic_Array_audio_controller:audio_controller|                                                                                 ; 158 (5)           ; 121 (1)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller                                                                                                                                                                                                                                                                                               ; Pyramic_Array_audio_controller                    ; Pyramic_Array ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 153 (58)          ; 116 (50)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                           ; altera_up_audio_out_serializer                    ; Pyramic_Array ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                           ; altera_up_sync_fifo                               ; Pyramic_Array ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                          ; scfifo                                            ; work          ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                               ; scfifo_7ba1                                       ; work          ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (24)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                          ; a_dpfifo_q2a1                                     ; work          ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                  ; altsyncram_n3i1                                   ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                      ; cntr_h2b                                          ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                          ; cntr_i2b                                          ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                   ; cntr_u27                                          ; work          ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                          ; altera_up_sync_fifo                               ; Pyramic_Array ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                         ; scfifo                                            ; work          ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                              ; scfifo_7ba1                                       ; work          ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (25)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                         ; a_dpfifo_q2a1                                     ; work          ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                 ; altsyncram_n3i1                                   ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                     ; cntr_h2b                                          ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                         ; cntr_i2b                                          ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                  ; cntr_u27                                          ; work          ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                          ; altera_up_clock_edge                              ; Pyramic_Array ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                               ; altera_up_clock_edge                              ; Pyramic_Array ;
;       |Pyramic_Array_hps_0:hps_0|                                                                                                       ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0                                                                                                                                                                                                                                                                                                                     ; Pyramic_Array_hps_0                               ; Pyramic_Array ;
;          |Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces|                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                 ; Pyramic_Array_hps_0_fpga_interfaces               ; Pyramic_Array ;
;          |Pyramic_Array_hps_0_hps_io:hps_io|                                                                                            ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                   ; Pyramic_Array_hps_0_hps_io                        ; Pyramic_Array ;
;             |Pyramic_Array_hps_0_hps_io_border:border|                                                                                  ; 1 (1)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; Pyramic_Array_hps_0_hps_io_border                 ; Pyramic_Array ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; Pyramic_Array ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; Pyramic_Array ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; Pyramic_Array ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; Pyramic_Array ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; Pyramic_Array ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; Pyramic_Array ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; Pyramic_Array ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; Pyramic_Array ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work          ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; Pyramic_Array ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Pyramic_Array ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Pyramic_Array ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Pyramic_Array ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; Pyramic_Array ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; Pyramic_Array ;
;       |Pyramic_Array_jtag_uart_0:jtag_uart_0|                                                                                           ; 35 (0)            ; 51 (1)       ; 16                ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                         ; Pyramic_Array_jtag_uart_0                         ; Pyramic_Array ;
;          |Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|                                                    ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r                                                                                                                                                                                                                               ; Pyramic_Array_jtag_uart_0_scfifo_r                ; Pyramic_Array ;
;             |scfifo:rfifo|                                                                                                              ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                  ; scfifo                                            ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                       ; scfifo_3291                                       ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 10 (0)            ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                  ; a_dpfifo_5771                                     ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 10 (4)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                          ; a_fefifo_7cf                                      ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                     ; cntr_vg7                                          ; work          ;
;          |Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|                                                    ; 0 (0)             ; 0 (0)        ; 16                ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w                                                                                                                                                                                                                               ; Pyramic_Array_jtag_uart_0_scfifo_w                ; Pyramic_Array ;
;             |scfifo:wfifo|                                                                                                              ; 0 (0)             ; 0 (0)        ; 16                ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                  ; scfifo                                            ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 16                ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                       ; scfifo_3291                                       ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 0 (0)             ; 0 (0)        ; 16                ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                  ; a_dpfifo_5771                                     ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 16                ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                          ; altsyncram_7pu1                                   ; work          ;
;          |alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|                                                                ; 25 (25)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                 ; work          ;
;       |Pyramic_Array_mm_interconnect_0:mm_interconnect_0|                                                                               ; 76 (0)            ; 37 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_0                   ; Pyramic_Array ;
;          |altera_merlin_master_agent:spi_system_0_avalon_master_agent|                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; Pyramic_Array ;
;          |altera_merlin_master_translator:spi_system_0_avalon_master_translator|                                                        ; 74 (74)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; Pyramic_Array ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; Pyramic_Array ;
;       |Pyramic_Array_mm_interconnect_1:mm_interconnect_1|                                                                               ; 660 (0)           ; 422 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_1                   ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                      ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                     ; Pyramic_Array_mm_interconnect_1_cmd_demux         ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux|                                                                          ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_cmd_demux         ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                          ; 82 (77)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_cmd_mux           ; Pyramic_Array ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; altera_merlin_arbitrator                          ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|                                                                              ; 51 (46)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_1_cmd_mux           ; Pyramic_Array ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                ; altera_merlin_arbitrator                          ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_router:router_001|                                                                            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                           ; Pyramic_Array_mm_interconnect_1_router            ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_router:router|                                                                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router                                                                                                                                                                                                                                               ; Pyramic_Array_mm_interconnect_1_router            ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                     ; Pyramic_Array_mm_interconnect_1_rsp_demux         ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux|                                                                          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_rsp_demux         ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                          ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                         ; Pyramic_Array_mm_interconnect_1_rsp_mux           ; Pyramic_Array ;
;          |Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|                                                                              ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                             ; Pyramic_Array_mm_interconnect_1_rsp_mux           ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|                                       ; 17 (17)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 28 (28)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|                                                             ; 38 (38)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Pyramic_Array ;
;          |altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|                                                               ; 27 (27)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; Pyramic_Array ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 82 (49)           ; 12 (6)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; altera_merlin_axi_master_ni                       ; Pyramic_Array ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 33 (33)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; altera_merlin_address_alignment                   ; Pyramic_Array ;
;          |altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|                                    ; 75 (0)            ; 68 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; Pyramic_Array ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 75 (74)           ; 68 (68)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; Pyramic_Array ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                             ; altera_merlin_address_alignment                   ; Pyramic_Array ;
;          |altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|                                                          ; 84 (0)            ; 94 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; Pyramic_Array ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 84 (83)           ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; Pyramic_Array ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; Pyramic_Array ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 27 (11)           ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; Pyramic_Array ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; Pyramic_Array ;
;          |altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|                                                                    ; 27 (11)           ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; Pyramic_Array ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16 (16)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; Pyramic_Array ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; Pyramic_Array ;
;          |altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|                                                          ; 3 (3)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; Pyramic_Array ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 13 (13)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; Pyramic_Array ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 14 (14)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                     ; Pyramic_Array ;
;       |Pyramic_Array_pll_0:pll_0|                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0                                                                                                                                                                                                                                                                                                                     ; Pyramic_Array_pll_0                               ; Pyramic_Array ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                             ; altera_pll                                        ; work          ;
;       |SPI_System:spi_system_0|                                                                                                         ; 1550 (0)          ; 1689 (0)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0                                                                                                                                                                                                                                                                                                                       ; SPI_System                                        ; pyramic_array ;
;          |SPI_Controller:Controller|                                                                                                    ; 1303 (583)        ; 1362 (834)   ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller                                                                                                                                                                                                                                                                                             ; SPI_Controller                                    ; work          ;
;             |FIFO_Mic:\G1:0:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:10:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:11:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:12:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:13:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:14:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:15:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:16:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:17:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:18:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:19:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:1:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:20:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:21:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:22:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:23:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:24:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:25:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:26:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:27:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:28:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:29:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:2:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:30:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:31:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:32:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:33:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:34:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:35:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:36:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:37:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:38:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:39:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:3:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:40:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:41:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:42:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:43:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:44:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:45:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 9 (6)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:46:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:47:FIFO_Mic_inst|                                                                                             ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst                                                                                                                                                                                                                                                               ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                       ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                            ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                       ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                               ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                          ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                               ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                 ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                       ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:4:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:5:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:6:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:7:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:8:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (2)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 7 (4)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;             |FIFO_Mic:\G1:9:FIFO_Mic_inst|                                                                                              ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst                                                                                                                                                                                                                                                                ; FIFO_Mic                                          ; work          ;
;                |scfifo:scfifo_component|                                                                                                ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component                                                                                                                                                                                                                                        ; scfifo                                            ; work          ;
;                   |scfifo_ii81:auto_generated|                                                                                          ; 15 (0)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated                                                                                                                                                                                                             ; scfifo_ii81                                       ; work          ;
;                      |a_dpfifo_po81:dpfifo|                                                                                             ; 15 (1)            ; 11 (0)       ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo                                                                                                                                                                                        ; a_dpfifo_po81                                     ; work          ;
;                         |a_fefifo_m4f:fifo_state|                                                                                       ; 8 (5)             ; 5 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state                                                                                                                                                                ; a_fefifo_m4f                                      ; work          ;
;                            |cntr_sg7:count_usedw|                                                                                       ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw                                                                                                                                           ; cntr_sg7                                          ; work          ;
;                         |altsyncram_mns1:FIFOram|                                                                                       ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram                                                                                                                                                                ; altsyncram_mns1                                   ; work          ;
;                         |cntr_ggb:rd_ptr_count|                                                                                         ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count                                                                                                                                                                  ; cntr_ggb                                          ; work          ;
;                         |cntr_ggb:wr_ptr|                                                                                               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                        ; cntr_ggb                                          ; work          ;
;          |SPI_DMA:DMA|                                                                                                                  ; 165 (165)         ; 112 (112)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA                                                                                                                                                                                                                                                                                                           ; SPI_DMA                                           ; work          ;
;          |SPI_Slave:Slave|                                                                                                              ; 8 (8)             ; 97 (97)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave                                                                                                                                                                                                                                                                                                       ; SPI_Slave                                         ; work          ;
;          |SPI_Streaming:Streaming|                                                                                                      ; 74 (20)           ; 118 (36)     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming                                                                                                                                                                                                                                                                                               ; SPI_Streaming                                     ; work          ;
;             |FIFO_Streaming:FIFO_Streaming_inst|                                                                                        ; 54 (0)            ; 82 (0)       ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst                                                                                                                                                                                                                                                            ; FIFO_Streaming                                    ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 54 (0)            ; 82 (0)       ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                          ; dcfifo_mixed_widths                               ; work          ;
;                   |dcfifo_ucm1:auto_generated|                                                                                          ; 54 (11)           ; 82 (21)      ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated                                                                                                                                                                               ; dcfifo_ucm1                                       ; work          ;
;                      |a_gray2bin_e9b:wrptr_g_gray2bin|                                                                                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_gray2bin_e9b:wrptr_g_gray2bin                                                                                                                                               ; a_gray2bin_e9b                                    ; work          ;
;                      |a_gray2bin_e9b:ws_dgrp_gray2bin|                                                                                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_gray2bin_e9b:ws_dgrp_gray2bin                                                                                                                                               ; a_gray2bin_e9b                                    ; work          ;
;                      |a_graycounter_7ub:wrptr_g1p|                                                                                      ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p                                                                                                                                                   ; a_graycounter_7ub                                 ; work          ;
;                      |a_graycounter_ag6:rdptr_g1p|                                                                                      ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p                                                                                                                                                   ; a_graycounter_ag6                                 ; work          ;
;                      |alt_synch_pipe_f9l:rs_dgwp|                                                                                       ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp                                                                                                                                                    ; alt_synch_pipe_f9l                                ; work          ;
;                         |dffpipe_0v8:dffpipe12|                                                                                         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12                                                                                                                              ; dffpipe_0v8                                       ; work          ;
;                      |alt_synch_pipe_g9l:ws_dgrp|                                                                                       ; 0 (0)             ; 14 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp                                                                                                                                                    ; alt_synch_pipe_g9l                                ; work          ;
;                         |dffpipe_1v8:dffpipe16|                                                                                         ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16                                                                                                                              ; dffpipe_1v8                                       ; work          ;
;                      |altsyncram_j671:fifo_ram|                                                                                         ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram                                                                                                                                                      ; altsyncram_j671                                   ; work          ;
;                      |cmpr_vu5:rdempty_eq_comp|                                                                                         ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cmpr_vu5:rdempty_eq_comp                                                                                                                                                      ; cmpr_vu5                                          ; work          ;
;                      |cmpr_vu5:wrfull_eq_comp|                                                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cmpr_vu5:wrfull_eq_comp                                                                                                                                                       ; cmpr_vu5                                          ; work          ;
;                      |cntr_aed:cntr_b|                                                                                                  ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cntr_aed:cntr_b                                                                                                                                                               ; cntr_aed                                          ; work          ;
;                      |dffpipe_vu8:ws_brp|                                                                                               ; 0 (0)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_brp                                                                                                                                                            ; dffpipe_vu8                                       ; work          ;
;                      |dffpipe_vu8:ws_bwp|                                                                                               ; 0 (0)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_bwp                                                                                                                                                            ; dffpipe_vu8                                       ; work          ;
;       |pyramic_array_rst_controller:rst_controller_003|                                                                                 ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003                                                                                                                                                                                                                                                                                               ; pyramic_array_rst_controller                      ; pyramic_array ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                        ; altera_reset_controller                           ; Pyramic_Array ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; Pyramic_Array ;
;       |pyramic_array_rst_controller:rst_controller|                                                                                     ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; pyramic_array_rst_controller                      ; pyramic_array ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                            ; altera_reset_controller                           ; Pyramic_Array ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; Pyramic_Array ;
;       |pyramic_array_rst_controller_001:rst_controller_001|                                                                             ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                           ; pyramic_array_rst_controller_001                  ; pyramic_array ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                ; altera_reset_controller                           ; Pyramic_Array ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; Pyramic_Array ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)            ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)            ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)            ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)            ; 75 (5)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)            ; 70 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (58)           ; 70 (42)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                                    ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48    ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1|ALTSYNCRAM    ; M10K block ; Simple Dual Port ; 46           ; 39           ; 46           ; 39           ; 1794  ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1|ALTSYNCRAM    ; M10K block ; Simple Dual Port ; 144          ; 6            ; 144          ; 6            ; 864   ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1|ALTSYNCRAM    ; M10K block ; ROM              ; 3056         ; 16           ; --           ; --           ; 48896 ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1|ALTSYNCRAM    ; M10K block ; ROM              ; 3056         ; 16           ; --           ; --           ; 48896 ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1|ALTSYNCRAM    ; M10K block ; ROM              ; 3056         ; 16           ; --           ; --           ; 48896 ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|ALTDPRAM_INSTANCE  ; MLAB       ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48    ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1|ALTSYNCRAM   ; M10K block ; Simple Dual Port ; 46           ; 39           ; 46           ; 39           ; 1794  ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1|ALTSYNCRAM   ; M10K block ; Simple Dual Port ; 144          ; 6            ; 144          ; 6            ; 864   ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1|ALTSYNCRAM   ; M10K block ; ROM              ; 3056         ; 16           ; --           ; --           ; 48896 ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1|ALTSYNCRAM   ; M10K block ; ROM              ; 3056         ; 16           ; --           ; --           ; 48896 ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1|ALTSYNCRAM   ; M10K block ; ROM              ; 3056         ; 16           ; --           ; --           ; 48896 ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                           ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                          ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                   ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram|ALTSYNCRAM                                                                                         ; AUTO       ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None                                                     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram|ALTSYNCRAM                                                                               ; AUTO       ; Simple Dual Port ; 64           ; 32           ; 128          ; 16           ; 2048  ; None                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 2            ;
; Sum of two 18x18              ; 2            ;
; Total number of DSP blocks    ; 4            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 6            ;
+-------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File    ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0                                                                                                                                                                                                                                                    ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; timing_adapter                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; timing_adapter                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                            ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002                                                                                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0                                                                                                                      ; Pyramic_Array.qsys ;
; Altera ; timing_adapter                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0                                                                                                                    ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_003                                                                                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_003|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0                                                                                                                      ; Pyramic_Array.qsys ;
; Altera ; timing_adapter                  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_003|Pyramic_Array_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0                                                                                                                    ; Pyramic_Array.qsys ;
; Altera ; altera_fir_compiler_ii          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left                                                                                                                                                                                                                    ; Pyramic_Array.qsys ;
; Altera ; altera_fir_compiler_ii          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right                                                                                                                                                                                                                   ; Pyramic_Array.qsys ;
; Altera ; altera_hps                      ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0                                                                                                                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; altera_hps_io                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io                                                                                                                                                                                        ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                            ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                       ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router                                                                                                                                                    ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001                                                                                                                                            ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent                                                                                                                                      ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator                                                                                                                            ; Pyramic_Array.qsys ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo                                                                                                           ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                             ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter                                                                                                        ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                        ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_axi_master_ni     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                        ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                 ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                 ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router                                                                                                                                                    ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router_001                                                                                                                                                ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002                                                                                                                                            ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_003                                                                                                                                            ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                  ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent                                                                                                                                        ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo                                                                                                                                 ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo                                                                                                                                   ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator                                                                                                                              ; Pyramic_Array.qsys ;
; Altera ; altera_pll                      ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0                                                                                                                                                                                                                          ; Pyramic_Array.qsys ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                 ; Pyramic_Array.qsys ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                     ; Pyramic_Array.qsys ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                     ; Pyramic_Array.qsys ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller                                                                                                                                                             ; Pyramic_Array.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 16.0    ; N/A          ; N/A          ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_sysid:sysid                                                                                                                                                                                                                          ; Pyramic_Array.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                 ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|StateM ;
+--------------------+--------------------+--------------------+--------------------+------------------------+
; Name               ; StateM.s_transmit3 ; StateM.s_transmit2 ; StateM.s_transmit1 ; StateM.s_wait          ;
+--------------------+--------------------+--------------------+--------------------+------------------------+
; StateM.s_wait      ; 0                  ; 0                  ; 0                  ; 0                      ;
; StateM.s_transmit1 ; 0                  ; 0                  ; 1                  ; 1                      ;
; StateM.s_transmit2 ; 0                  ; 1                  ; 0                  ; 1                      ;
; StateM.s_transmit3 ; 1                  ; 0                  ; 0                  ; 1                      ;
+--------------------+--------------------+--------------------+--------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|StateM                                                                 ;
+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+---------------+
; Name               ; StateM.s_waitdata4 ; StateM.s_waitdata3 ; StateM.s_waitdata2 ; StateM.s_loaddata ; StateM.s_writedata ; StateM.s_waitdata ; StateM.s_idle ;
+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+---------------+
; StateM.s_idle      ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0             ;
; StateM.s_waitdata  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                 ; 1             ;
; StateM.s_writedata ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                 ; 1             ;
; StateM.s_loaddata  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                 ; 1             ;
; StateM.s_waitdata2 ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                 ; 1             ;
; StateM.s_waitdata3 ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1             ;
; StateM.s_waitdata4 ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1             ;
+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|SPI_state                                                                                                                                                                                          ;
+-------------------------------+--------------------+--------------------+--------------------+----------------------+------------------------+----------------------+-------------------------------+--------------------+--------------------+--------------------+--------------------+----------------+
; Name                          ; SPI_state.Waiting7 ; SPI_state.Waiting6 ; SPI_state.Waiting5 ; SPI_state.Read_State ; SPI_state.Transmission ; SPI_state.Converting ; SPI_state.Wait_For_Conversion ; SPI_state.Waiting4 ; SPI_state.Waiting3 ; SPI_state.Waiting2 ; SPI_state.Waiting1 ; SPI_state.Idle ;
+-------------------------------+--------------------+--------------------+--------------------+----------------------+------------------------+----------------------+-------------------------------+--------------------+--------------------+--------------------+--------------------+----------------+
; SPI_state.Idle                ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ;
; SPI_state.Waiting1            ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 1                  ; 1              ;
; SPI_state.Waiting2            ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 1                  ; 0                  ; 1              ;
; SPI_state.Waiting3            ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 1                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Waiting4            ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 1                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Wait_For_Conversion ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 1                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Converting          ; 0                  ; 0                  ; 0                  ; 0                    ; 0                      ; 1                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Transmission        ; 0                  ; 0                  ; 0                  ; 0                    ; 1                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Read_State          ; 0                  ; 0                  ; 0                  ; 1                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Waiting5            ; 0                  ; 0                  ; 1                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Waiting6            ; 0                  ; 1                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
; SPI_state.Waiting7            ; 1                  ; 0                  ; 0                  ; 0                    ; 0                      ; 0                    ; 0                             ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ;
+-------------------------------+--------------------+--------------------+--------------------+----------------------+------------------------+----------------------+-------------------------------+--------------------+--------------------+--------------------+--------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                                                   ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                                                    ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                                                    ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                                                    ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                                                    ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                                                    ;
+---------------------+-------------------+---------------------+-------------------+------------------+------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                       ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                      ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                      ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                      ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                      ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                      ;
+-------------------+-----------------+-------------------+-----------------+------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|source_state ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Name                ; source_state.end1 ; source_state.st_err ; source_state.run1 ; source_state.sop ; source_state.start                                                                                  ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+
; source_state.start  ; 0                 ; 0                   ; 0                 ; 0                ; 0                                                                                                   ;
; source_state.sop    ; 0                 ; 0                   ; 0                 ; 1                ; 1                                                                                                   ;
; source_state.run1   ; 0                 ; 0                   ; 1                 ; 0                ; 1                                                                                                   ;
; source_state.st_err ; 0                 ; 1                   ; 0                 ; 0                ; 1                                                                                                   ;
; source_state.end1   ; 1                 ; 0                   ; 0                 ; 0                ; 1                                                                                                   ;
+---------------------+-------------------+---------------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                      ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                     ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                     ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                     ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                     ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                     ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Acq ;
+----------------------+----------------------+-------------------+-----------------------------+
; Name                 ; FIR_Acq.s_beamformer ; FIR_Acq.s_acquire ; FIR_Acq.s_waiting           ;
+----------------------+----------------------+-------------------+-----------------------------+
; FIR_Acq.s_waiting    ; 0                    ; 0                 ; 0                           ;
; FIR_Acq.s_acquire    ; 0                    ; 1                 ; 1                           ;
; FIR_Acq.s_beamformer ; 1                    ; 0                 ; 1                           ;
+----------------------+----------------------+-------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left|FIR_Acq ;
+----------------------+----------------------+-------------------+----------------------------+
; Name                 ; FIR_Acq.s_beamformer ; FIR_Acq.s_acquire ; FIR_Acq.s_waiting          ;
+----------------------+----------------------+-------------------+----------------------------+
; FIR_Acq.s_waiting    ; 0                    ; 0                 ; 0                          ;
; FIR_Acq.s_acquire    ; 0                    ; 1                 ; 1                          ;
; FIR_Acq.s_beamformer ; 1                    ; 0                 ; 1                          ;
+----------------------+----------------------+-------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[5]                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[4]                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[3]                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[2]                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[1]                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[0]                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[5]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[4]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[3]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[2]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[1]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[0]                                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_eq                                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_eq                                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[0]                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[1]                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[2]                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[3]                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[4]                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[5]                                                                                     ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[0]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[1]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[2]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[3]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[4]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[5]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[6]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[5]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[4]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[3]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_eq                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][11]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][12]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][13]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][14]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][15]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][0]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][1]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][2]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][3]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][4]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][5]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][6]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][7]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][8]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][9]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][10]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][11]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][12]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][13]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][14]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][15]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][0]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][1]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][2]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][3]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][4]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][5]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][6]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][7]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][8]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][9]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][10]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][11]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][12]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][13]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][14]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][15]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][0]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][1]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][2]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][3]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][4]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][5]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][6]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][7]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][8]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][9]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][10]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][11]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][12]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][13]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][14]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][15]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][0]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][1]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][2]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][3]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][4]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][5]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][6]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][7]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][8]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][9]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][10]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][11]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][12]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][13]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][14]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][15]                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_eq                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][0]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][1]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][2]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][3]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][4]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][5]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][6]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][7]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][8]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][9]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][10]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][11]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][12]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][13]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][14]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[1][15]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][0]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][1]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][2]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][3]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][4]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][5]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][6]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][7]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][8]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][9]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][10]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][11]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][12]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][13]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][14]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[1][15]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_c0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_madd2_1_cma_a0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[6]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[5]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[4]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[3]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[2]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[0]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe18a[1]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[2]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[0]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16|dffe17a[1]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[0]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[1]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[2]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[3]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[4]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[5]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[6]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[7]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[8]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[9]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[10]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[0]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[1]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[2]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[3]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[4]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[5]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[7]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[8]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[9]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[10]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[0]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[1]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[2]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[3]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[4]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[5]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[6]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[7]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[8]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[9]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[10]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[0]                                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[1]                                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[2]                                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[3]                                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[4]                                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_i[5]                                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[7]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[8]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[9]                                                                                        ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[10]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[11]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[10]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[9]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[8]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[7]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[6]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[5]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[4]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[3]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[2]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[1]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[0]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[6]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[0]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[1]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[2]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[3]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[4]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[5]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[6]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[7]                                                                                         ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[11]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[10]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[9]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[8]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[7]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[6]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[5]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[4]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[3]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[2]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[1]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_i[0]                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[6]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[0]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[1]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[2]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[3]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[4]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[5]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[6]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_i[7]                                                                                          ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1]                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_eq                                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[0]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[1]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[2]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[3]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_eq                                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[0]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[1]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[2]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[3]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_eq                                                                                   ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_eq                                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[4]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[5]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_sticky_ena_q[0]                                                                                      ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we2_count_eq                                                                                    ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_wa0_eq                                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[4]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_i[5]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_sticky_ena_q[0]                                                                                       ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[4]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[5]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[6]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[7]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[8]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[9]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[10]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[5]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[5]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[4]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[3]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[4]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[5]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[6]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[7]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[8]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[9]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_i[10]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[5]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[5]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[4]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[3]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|rdaddr_reg[0]  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1|rdaddr_reg[1]  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[12]                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[0]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[1]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[2]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[4]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_eq                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[6]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_i[0]                                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_i[1]                                                                                           ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[12]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[0]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[1]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_i[2]                                                                                 ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[4]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_eq                                                                                   ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[6]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_i[0]                                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_i[1]                                                                                            ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[3]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_eq                                                                                  ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_eq                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[3]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_eq                                                                                   ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_eq                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[2]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[2]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[11]                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[1]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[5]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[11]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[1]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[5]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[10]                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[0]                                                                                             ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[4]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[10]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[0]                                                                                              ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[4]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[9]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[3]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[9]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[3]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[8]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[2]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[8]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[2]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[7]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[1]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[7]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[1]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[6]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[0]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[6]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[0]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[5]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[5]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[4]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[4]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[3]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[3]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[2]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[2]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[1]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[1]                                                                                ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[0]                                                                               ; yes                                                              ; yes                                        ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[0]                                                                                ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|address_reg[8..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[0,3..15,18..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_BurstCount[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[0..3,6]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[0..3,11]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[0..3,6]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[0..3,11]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][70]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][70]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][70]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][70]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][70]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][70]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0..5]                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0..5]                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1..31]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1..7]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1..7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_bwp|dffe15a[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_brp|dffe15a[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[7]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_add_0_0_o[11,12]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[7]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_add_0_0_o[11,12]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent|hold_waitrequest                                                                                                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                 ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                              ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|waitrequest_reset_override                                                                                                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                           ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                  ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                         ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                      ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                      ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                                                                  ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                                     ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                                                  ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                                     ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][32]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][79]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][82]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][68]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][81]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][80]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[10..15,18..31]                                                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                            ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|rdreq[1..47]                                                                                                                                                                                                      ; Merged with Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|rdreq[0]                                                                                                                                                                                             ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_inputframe_seq_q[0]                                                                          ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[7]                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_disableQ[0]                                                                              ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[9]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                                                    ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[12]                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][3]                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[3]                                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][2]                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[2]                                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][1]                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[1]                                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][0]                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[0]                                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                                                    ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[12]                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15|delay_signals[0][0]                                  ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][5]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][5]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][4]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][4]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][3]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][3]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][2]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][2]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][1]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][1]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][0]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[3][0]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][5]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][5]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][4]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][4]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][3]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][3]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][2]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][2]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][1]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][1]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][0]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[2][0]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][5]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][5]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][4]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][4]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][3]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][3]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][2]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][2]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][1]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][1]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][0]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[1][0]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][5]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][5]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][4]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][4]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][3]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][3]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][2]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][2]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][1]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][1]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][0]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14|delay_signals[0][0]                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11|delay_signals[0][0]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11|delay_signals[0][0]                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_inputframe_seq_q[0]                                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[7]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_disableQ[0]                                                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[9]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[12]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][3]                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[3]                                                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][2]                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[2]                                                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][1]                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[1]                                                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14|delay_signals[0][0]                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[0]                                                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[12]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[2][0]                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[1][0]                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[1][0]                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0]                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14|delay_signals[0][0]                           ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                         ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                                            ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][14]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][19]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][27]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][24]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][21]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][26]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][13]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][12]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][11]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][29]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][30]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][15]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][23]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][9]                                                                                                                  ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][10]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][25]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][22]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][18]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][20]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][28]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][57]                                                                                                                   ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|delay_signals[1][0]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|delay_signals[1][0]                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|delay_signals[0][0]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16|delay_signals[0][0]                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][28]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                         ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                         ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][60]                                                                                                                   ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                         ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                                            ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][33]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][32]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][11]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][12]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][13]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][14]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][15]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][18]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][19]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][20]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][21]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][22]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][23]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][24]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][25]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][26]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][27]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][28]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][29]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][30]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][31]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][9]                                                                                                                  ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_ByteEnable[1..3]                                                                                                                                                                                                             ; Merged with Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_ByteEnable[0]                                                                                                                                                                                                   ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_Write                                                                                                                                                                                                                        ; Merged with Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_ByteEnable[0]                                                                                                                                                                                                   ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20|delay_signals[0][0]                                          ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20|delay_signals[0][0]                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                                                          ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|wrreq[1..47]                                                                                                                                                                                                      ; Merged with Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|wrreq[0]                                                                                                                                                                                             ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[12]                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[12]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[9]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[9]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[10]                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[10]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[11]                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[11]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_eq                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[1][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17|delay_signals[1][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[12]                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[12]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15|delay_signals[0][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9]                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[10]                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[10]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[11]                                                           ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[11]                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_eq                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14|delay_signals[0][0]                                   ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][79]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][80]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][81]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][82]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][83]                                                                                                                                             ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                                                     ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_q[0]                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][79]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][80]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][81]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][82]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][83]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[9]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[9]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[3]                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[3]                                                                     ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][79]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][80]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][81]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][82]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][83]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[8]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[8]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[7]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[7]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[6]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[6]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[5]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[5]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[4]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[4]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[3]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[3]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[2]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[2]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[1]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[1]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[0]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_disable_c[0]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_disableEq                                                                                ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_disableEq                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                                                               ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_enableQ[0]                                                                   ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[7]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[7]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[2]                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[2]                                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[1]                                                                     ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_run_count[0]                                                                     ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][79]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][80]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][81]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][82]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][83]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[8]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[8]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[9]                                                       ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[9]                                           ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[10]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[10]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[11]                                                      ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[11]                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[0]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[0]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[1]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[1]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[2]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[2]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[3]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[3]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[4]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[4]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[5]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[5]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[6]                                        ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_inputframe_seq_clkproc:u0_m0_wo0_inputframe_seq_c[6]                            ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_inputframe_seq_eq                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_inputframe_seq_eq                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][79]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][80]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][81]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][82]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][83]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                    ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                    ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]              ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]              ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[0]                                                                                                                 ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[1]                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                         ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                            ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][63]                                                                                                                   ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][74]                                                                                                                                            ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][33]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][86]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][32]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][77]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][77]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][77]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][77]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][77]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][78]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][76]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][76]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][76]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][76]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][76]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][75]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][75]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][75]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][75]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][75]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][63]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][78]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][77]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][76]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0..5]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                           ; Stuck at GND due to stuck port sload                                                                                                                                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1..4,9..12]                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5..8]                                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                   ; Merged with Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[5]                                                                   ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[4]                                                      ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[5]                                                                  ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[4]                                                     ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0..5]                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0..5]                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|source_state.sop                                                                                                          ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_sop_s                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|source_state.sop                                                                                                         ; Merged with Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_sop_s                                                                                             ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|SPI_state.Read_State                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                                   ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                                  ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]             ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6..20]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                       ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                           ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                 ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                     ; Lost fanout                                                                                                                                                                                                                                                                         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                    ; Merged with Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                    ;
; Total Number of Removed Registers = 974                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_BurstCount[1]                                                                                                                                                                                                 ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[1],                                                                                                    ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][77],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][77],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][77],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][77],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][75],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][75],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][75],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][75],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][75],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][75],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][77],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][109],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][109],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][109],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][109],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][109],                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][109]                                                                                                                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                       ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                         ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                          ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                          ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                          ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                          ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                          ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                                    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                                     ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                                     ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                                     ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                                     ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                               ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][83]                                                                                                                             ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][68],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][68],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][68],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][68],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][78],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][78],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][78],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][78],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][78],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                            ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][78]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][94]                                                                                                                              ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][94],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][94],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][94],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][94],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][94],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][94],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][109]                                                                                                                                ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|AM_BurstCount[0]                                                                                                                                                                                                 ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][76],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][76],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][76],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][76],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][76]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][70],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][70],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][70],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][70],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][70],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][70]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                          ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,                                       ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0],                                  ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1],                                  ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2],                                  ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3],                                  ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4],                                  ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5],                                  ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|r_val,                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rvalid0,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read_req,                                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read2,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read1,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][74]                                                                                                                              ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][74],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][74],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][74],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][74],                                                                                                                               ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][74]                                                                                                                                ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                        ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2],                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3],                                        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4],                                        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5],                                        ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5],           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4],           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3],           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2],           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1],           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0],           ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                              ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                       ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][64],                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][64],                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][63],                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                             ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                              ;
; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                                                                                                           ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting,                                                                                       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                 ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                            ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][64],                                                                                                      ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64],                                                                                                      ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][63],                                                                                                      ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][68]                                                                                                                              ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][77],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][76],                                                                                                                                ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                 ;
;                                                                                                                                                                                                                                                                       ;                           ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                  ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]          ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][86],                                                                                                      ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[1][86],                                                                                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                             ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]                                ; Lost Fanouts              ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                            ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                        ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                           ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][33]                                                                                                  ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][32]                                                                                                     ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[6]                                                    ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[7]                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_count1_lutreg_q[6]                                                   ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_bank_ra0_add_0_0_o[7]                                                            ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[1][31]                                                                                                  ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo|mem[0][10]                                                                                                     ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|address_reg[9]                                                                                                                                                                       ; Stuck at GND              ; Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                          ; Stuck at VCC              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                              ; Stuck at VCC              ; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3883  ;
; Number of registers using Synchronous Clear  ; 369   ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 2723  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2626  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                        ; 31      ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                         ; 2835    ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; 2       ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; 22      ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                          ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                  ; 11      ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CS_n_signal                                                                                                                                                 ; 9       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|SCLK_sig                                                                                                                                                    ; 5       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CONVST                                                                                                                                                      ; 5       ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; 1       ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                          ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                   ; 2       ;
; Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                             ; 23      ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntChannel[2]                                                                                                                                               ; 102     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntChannel[1]                                                                                                                                               ; 193     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntChannel[0]                                                                                                                                               ; 194     ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[3]                                                                                                                                                   ; 3       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[2]                                                                                                                                                   ; 4       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[1]                                                                                                                                                   ; 5       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[0]                                                                                                                                                   ; 6       ;
; Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; 1       ;
; Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; 1       ;
; Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                              ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[0]                                      ; 6       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[1]                                      ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[5]                                      ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[3]                                      ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[2]                                      ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[0]                                     ; 6       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[2]                                     ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[1]                                     ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[5]                                     ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_i[3]                                     ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                      ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                      ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_eq                                        ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|outchan_eq                                       ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[0]                       ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_adelay_rdcnt_i[0]                      ; 4       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[10]      ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]       ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]       ; 2       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p|counter8a0        ; 5       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p|parity9           ; 3       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[6]                         ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[7]                         ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[8]                         ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                         ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[7]                         ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[8]                         ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[6]                        ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[7]                        ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[8]                        ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                        ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[7]                        ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[8]                        ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[6]           ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[8]           ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[10]          ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[6]          ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[8]          ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_lutreg_q[10]         ; 1       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p|sub_parity6a0     ; 1       ;
; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cntr_aed:cntr_b|counter_reg_bit0              ; 2       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[5]                               ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[5]                              ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_i[0]                             ; 6       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_14_rdcnt_i[0]                            ; 6       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[3]                               ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[3]                              ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[2]                               ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[2]                              ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[10] ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[11]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[1]                               ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[5]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[11]               ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca2_sc[1]                              ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[5]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[3]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[3]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[2]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[2]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]  ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[7]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[7]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]  ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[6]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[0]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[6]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count2_sc[0]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]  ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[5]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[5]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]  ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[4]                 ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[4]                ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]  ; 1       ;
; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count0_sc[3]                 ; 1       ;
; Total number of inverted registers = 108*                                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator|wait_latency_counter[0]                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|burstcount_register_lint[2]                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|SCLK_counter[0]                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|data_reg[2]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                                                                                      ;
; 8:1                ; 31 bits   ; 155 LEs       ; 0 LEs                ; 155 LEs                ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave|AS_ReadData[28]                                                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator|address_register[17]                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[16]                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[4]                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|count[1]                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                                      ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|Source_Data[0]                                                                                                                                                                                              ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25]                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13]                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|readdata[5]                                                                                                                                                                                 ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8]                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 0 LEs                ; 15 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[0]                                                                                                                                                                                                               ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                   ;
; 5:1                ; 57 bits   ; 171 LEs       ; 0 LEs                ; 171 LEs                ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntLgt[20]                                                                                                                                                                                                              ;
; 25:1               ; 32 bits   ; 512 LEs       ; 512 LEs              ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Data[0]                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|CntBurst[0]                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Output[2][11]                                                                                                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left|FIR_Output[2][28]                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|array_number                                                                                                                                                                                                            ;
; 8:1                ; 90 bits   ; 450 LEs       ; 450 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|Mux3                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector4                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector9                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|StateM.s_transmit2                                                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_right|FIR_Acq.s_beamformer                                                                                                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left|FIR_Acq.s_beamformer                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|Selector114                                                                                                                                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA|Selector115                                                                                                                                                                                                             ;
; 13:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|SPI_state                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                 ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                        ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                         ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[5]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[4]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[3]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[2]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[1]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[0]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_eq                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[5]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[4]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[3]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[2]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[1]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[0]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_eq                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[6]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[5]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[4]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[3]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[2]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[1]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[0]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[5]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[4]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[3]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[2]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[1]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[0]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_eq                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_sticky_ena_q[0]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_rdcnt_i[1]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_rdcnt_i[0]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_rdcnt_eq                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[7]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[6]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[5]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[4]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[3]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[2]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[1]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[0]                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_eq                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[5]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[4]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[3]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[2]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[1]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[0]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_eq                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[6]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[5]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[4]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[3]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[2]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[1]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[0]                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[10]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[9]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[8]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[7]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[6]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[5]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[12]                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[11]                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[10]                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[9]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[8]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[7]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[6]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[5]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[4]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[3]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[2]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[1]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[0]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[4]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[11]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[10]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[9]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[8]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[7]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[6]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[5]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[4]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[3]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[2]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[1]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[0]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_eq                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[10]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[9]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[8]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[7]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[6]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[5]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[4]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[3]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[2]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[1]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[0]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[10]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[9]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[8]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[7]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][15]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][14]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][13]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][12]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][11]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][10]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][9]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][8]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][7]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][15]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][14]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][13]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][12]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][11]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][10]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][9]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][8]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][7]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][15]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][14]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][13]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][12]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][11]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][10]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][9]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][8]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][7]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][15]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][14]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][13]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][12]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][11]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][10]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][9]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][8]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][7]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][15]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][14]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][13]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][12]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][11]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_eq                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[5]                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[4]                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[3]                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[2]                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[1]                                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[0]                                                                                                                              ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                  ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                         ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                          ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[5]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[4]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[3]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[2]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[1]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_i[0]                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_adelay_rdcnt_eq                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[5]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[4]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[3]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[2]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[1]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_i[0]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_eq                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[6]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[5]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[4]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[3]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[2]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[1]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count2_sc[0]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[5]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[4]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[3]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[2]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[1]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_i[0]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count1_eq                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_sticky_ena_q[0]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_rdcnt_i[1]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_rdcnt_i[0]                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_14_rdcnt_eq                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[7]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[6]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[5]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[4]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[3]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[2]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[1]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_i[0]                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_bank_wa0_eq                                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[5]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[4]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[3]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[2]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[1]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_i[0]                                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_eq                                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[6]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[5]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[4]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[3]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[2]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[1]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca2_sc[0]                                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[10]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[9]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[8]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[7]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[6]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[5]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[12]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[11]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[10]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[9]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[8]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[7]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[6]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[5]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[4]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[3]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[2]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[1]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_sc[0]                                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra2_count0_i[4]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[11]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[10]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[9]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[8]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[7]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_we2_count_eq                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[10]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[9]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[8]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[7]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[6]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[10]                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[9]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[8]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[7]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][15]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][14]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][13]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][12]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][11]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][10]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][9]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][8]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][7]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][6]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][5]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][4]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][3]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][2]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][1]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[0][0]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][15]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][14]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][13]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][12]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][11]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][10]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][9]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][8]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][7]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][6]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][5]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][4]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][3]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][2]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][1]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_a0[1][0]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][15]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][14]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][13]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][12]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][11]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][10]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][9]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][8]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][7]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][6]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][5]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][4]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][3]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][2]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][1]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[0][0]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][15]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][14]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][13]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][12]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][11]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][10]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][9]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][8]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][7]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][6]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][5]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][4]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][3]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][2]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][1]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_madd2_1_cma_c0[1][0]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][15]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][14]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][13]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][12]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][11]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_eq                                                                                                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[5]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[4]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[3]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[2]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[1]                                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; outchan_i[0]                                                                                                                               ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                               ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cntr_aed:cntr_b ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                               ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                ;
; IP_TOOL_VERSION                       ; 16.0                  ; -    ; -                                                                                                                ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                  ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                   ;
; IP_TOOL_VERSION                       ; 16.0                             ; -    ; -                                                                                                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                   ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                 ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                 ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                                                                                                 ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                 ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                 ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Beamformer_Adder:beamformer_left ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Beamformer_Adder:beamformer_right ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst ;
+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                   ;
+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                                                                         ;
; OUT_WIDTH_UNTRIMMED ; 39        ; Signed Integer                                                                                                         ;
; BANKINWIDTH         ; 6         ; Signed Integer                                                                                                         ;
; REM_LSB_BIT_g       ; 7         ; Signed Integer                                                                                                         ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                                 ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                         ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                                 ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                         ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                         ;
; CHANSPERPHYIN       ; 48        ; Signed Integer                                                                                                         ;
; CHANSPERPHYOUT      ; 48        ; Signed Integer                                                                                                         ;
; OUTPUTFIFODEPTH     ; 256       ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1         ; Signed Integer                                                                                                         ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                         ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                             ;
; LOG2_CHANSPERPHYOUT ; 6         ; Signed Integer                                                                                                         ;
; NUMCHANS            ; 48        ; Signed Integer                                                                                                         ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                                 ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                         ;
+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 22    ; Signed Integer                                                                                                                                                            ;
; data_width      ; 22    ; Signed Integer                                                                                                                                                            ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                            ;
; packet_size_g   ; 48    ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                          ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                          ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                          ;
; packet_size_g         ; 48    ; Signed Integer                                                                                                                                                          ;
; fifo_depth_g          ; 256   ; Signed Integer                                                                                                                                                          ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                              ;
; counter_limit_g       ; 48    ; Signed Integer                                                                                                                                                          ;
; use_packets           ; 1     ; Signed Integer                                                                                                                                                          ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                           ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                 ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                                                 ; 46                   ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                                                 ; 46                   ; Signed Integer                                                                                                                                                                 ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; WIDTH_A                                                    ; 39                   ; Signed Integer                                                                                                                                                                 ;
; WIDTH_B                                                    ; 39                   ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                                                  ; 6                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                                                  ; 6                    ; Signed Integer                                                                                                                                                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_6pu3  ; Untyped                                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                                                                                                                                                                 ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                  ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                  ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                           ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                  ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                  ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                  ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                  ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                  ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                  ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                                                 ; 3                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                                                 ; 3                    ; Signed Integer                                                                                                                                                           ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                  ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                           ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                           ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                           ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                           ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                           ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                           ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                           ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                                                  ; 2                    ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                                                  ; 2                    ; Signed Integer                                                                                                                                                           ;
; CBXI_PARAMETER                                             ; altera_syncram_liu3  ; Untyped                                                                                                                                                                  ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                           ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                 ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_A                                                 ; 144                  ; Signed Integer                                                                                                                                                                 ;
; NUMWORDS_B                                                 ; 144                  ; Signed Integer                                                                                                                                                                 ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                        ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                        ;
; WIDTH_A                                                    ; 6                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_B                                                    ; 6                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_A                                                  ; 8                    ; Signed Integer                                                                                                                                                                 ;
; WIDTHAD_B                                                  ; 8                    ; Signed Integer                                                                                                                                                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_als3  ; Untyped                                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                                                    ; Type                                                                                                                                       ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                ; Untyped                                                                                                                                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                     ; Untyped                                                                                                                                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; BYTE_SIZE                                                  ; 0                                                        ; Signed Integer                                                                                                                             ;
; BYTEENA_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                     ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_ECC                                                 ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                       ; Untyped                                                                                                                                    ;
; IMPLEMENT_IN_LES                                           ; OFF                                                      ; Untyped                                                                                                                                    ;
; INDATA_REG_B                                               ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; INIT_FILE                                                  ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                   ; Untyped                                                                                                                                    ;
; init_file_restructured                                     ; UNUSED                                                   ; Untyped                                                                                                                                    ;
; INSTANCE_NAME                                              ; UNUSED                                                   ; Untyped                                                                                                                                    ;
; LOW_POWER_MODE                                             ; AUTO                                                     ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                                              ; 0                                                        ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                                                 ; 3056                                                     ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                                                 ; 0                                                        ; Signed Integer                                                                                                                             ;
; OPERATION_MODE                                             ; ROM                                                      ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                                   ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; OUTDATA_REG_A                                              ; CLOCK0                                                   ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                             ; Untyped                                                                                                                                    ;
; OUTDATA_SCLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; OUTDATA_SCLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                                             ; M10K                                                     ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                       ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                    ;
; WIDTH_A                                                    ; 16                                                       ; Signed Integer                                                                                                                             ;
; WIDTH_B                                                    ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_A                                            ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_B                                            ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_ECCENCPARITY                                         ; 8                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_ECCSTATUS                                            ; 2                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD2_A                                                 ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD2_B                                                 ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                                                  ; 12                                                       ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                                                  ; 1                                                        ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER                                             ; altera_syncram_4h34                                      ; Untyped                                                                                                                                    ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                             ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                   ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                          ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                          ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                          ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                          ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_A                                                 ; 2048                 ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_B                                                 ; 2048                 ; Signed Integer                                                                                                                                                                   ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; WIDTH_A                                                    ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTH_B                                                    ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_A                                                  ; 11                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_B                                                  ; 11                   ; Signed Integer                                                                                                                                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_6us3  ; Untyped                                                                                                                                                                          ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                                                    ; Type                                                                                                                                       ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                ; Untyped                                                                                                                                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                     ; Untyped                                                                                                                                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; BYTE_SIZE                                                  ; 0                                                        ; Signed Integer                                                                                                                             ;
; BYTEENA_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                     ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_ECC                                                 ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                       ; Untyped                                                                                                                                    ;
; IMPLEMENT_IN_LES                                           ; OFF                                                      ; Untyped                                                                                                                                    ;
; INDATA_REG_B                                               ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; INIT_FILE                                                  ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                   ; Untyped                                                                                                                                    ;
; init_file_restructured                                     ; UNUSED                                                   ; Untyped                                                                                                                                    ;
; INSTANCE_NAME                                              ; UNUSED                                                   ; Untyped                                                                                                                                    ;
; LOW_POWER_MODE                                             ; AUTO                                                     ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                                              ; 0                                                        ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                                                 ; 3056                                                     ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                                                 ; 0                                                        ; Signed Integer                                                                                                                             ;
; OPERATION_MODE                                             ; ROM                                                      ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                                   ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; OUTDATA_REG_A                                              ; CLOCK0                                                   ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                             ; Untyped                                                                                                                                    ;
; OUTDATA_SCLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; OUTDATA_SCLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                                             ; M10K                                                     ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                       ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                    ;
; WIDTH_A                                                    ; 16                                                       ; Signed Integer                                                                                                                             ;
; WIDTH_B                                                    ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_A                                            ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_B                                            ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_ECCENCPARITY                                         ; 8                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_ECCSTATUS                                            ; 2                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD2_A                                                 ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD2_B                                                 ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                                                  ; 12                                                       ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                                                  ; 1                                                        ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER                                             ; altera_syncram_3h34                                      ; Untyped                                                                                                                                    ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 22    ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                             ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                          ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                          ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                   ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                          ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                          ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                          ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                          ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                          ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                          ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_A                                                 ; 2048                 ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_B                                                 ; 2048                 ; Signed Integer                                                                                                                                                                   ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                          ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                          ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                                   ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_A                                                  ; 11                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_B                                                  ; 11                   ; Signed Integer                                                                                                                                                                   ;
; CBXI_PARAMETER                                             ; altera_syncram_aus3  ; Untyped                                                                                                                                                                          ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                                                                                                                                 ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                                                    ; Type                                                                                                                                       ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                ; Untyped                                                                                                                                    ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                     ; Untyped                                                                                                                                    ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; BYTE_SIZE                                                  ; 0                                                        ; Signed Integer                                                                                                                             ;
; BYTEENA_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                     ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                   ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_ECC                                                 ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                    ; Untyped                                                                                                                                    ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                       ; Untyped                                                                                                                                    ;
; IMPLEMENT_IN_LES                                           ; OFF                                                      ; Untyped                                                                                                                                    ;
; INDATA_REG_B                                               ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; INIT_FILE                                                  ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                   ; Untyped                                                                                                                                    ;
; init_file_restructured                                     ; UNUSED                                                   ; Untyped                                                                                                                                    ;
; INSTANCE_NAME                                              ; UNUSED                                                   ; Untyped                                                                                                                                    ;
; LOW_POWER_MODE                                             ; AUTO                                                     ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                                              ; 0                                                        ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                                                 ; 3056                                                     ; Signed Integer                                                                                                                             ;
; NUMWORDS_B                                                 ; 0                                                        ; Signed Integer                                                                                                                             ;
; OPERATION_MODE                                             ; ROM                                                      ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                                   ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; OUTDATA_REG_A                                              ; CLOCK0                                                   ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                             ; Untyped                                                                                                                                    ;
; OUTDATA_SCLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; OUTDATA_SCLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                    ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                                             ; M10K                                                     ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                   ; Untyped                                                                                                                                    ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                       ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                    ;
; WIDTH_A                                                    ; 16                                                       ; Signed Integer                                                                                                                             ;
; WIDTH_B                                                    ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_A                                            ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_B                                            ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_ECCENCPARITY                                         ; 8                                                        ; Signed Integer                                                                                                                             ;
; WIDTH_ECCSTATUS                                            ; 2                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD2_A                                                 ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD2_B                                                 ; 1                                                        ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                                                  ; 12                                                       ; Signed Integer                                                                                                                             ;
; WIDTHAD_B                                                  ; 1                                                        ; Signed Integer                                                                                                                             ;
; CBXI_PARAMETER                                             ; altera_syncram_5h34                                      ; Untyped                                                                                                                                    ;
+------------------------------------------------------------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                 ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                 ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 39    ; Signed Integer                                                                                                                                                                                     ;
; rem_lsb_bit_g  ; 7     ; Signed Integer                                                                                                                                                                                     ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                             ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                    ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                                                                          ;
; OUT_WIDTH_UNTRIMMED ; 39        ; Signed Integer                                                                                                          ;
; BANKINWIDTH         ; 6         ; Signed Integer                                                                                                          ;
; REM_LSB_BIT_g       ; 7         ; Signed Integer                                                                                                          ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                                  ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                          ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                                  ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                          ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                          ;
; CHANSPERPHYIN       ; 48        ; Signed Integer                                                                                                          ;
; CHANSPERPHYOUT      ; 48        ; Signed Integer                                                                                                          ;
; OUTPUTFIFODEPTH     ; 256       ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1         ; Signed Integer                                                                                                          ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                          ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                              ;
; LOG2_CHANSPERPHYOUT ; 6         ; Signed Integer                                                                                                          ;
; NUMCHANS            ; 48        ; Signed Integer                                                                                                          ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                                  ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                          ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 22    ; Signed Integer                                                                                                                                                             ;
; data_width      ; 22    ; Signed Integer                                                                                                                                                             ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                             ;
; packet_size_g   ; 48    ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                           ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                           ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                           ;
; packet_size_g         ; 48    ; Signed Integer                                                                                                                                                           ;
; fifo_depth_g          ; 256   ; Signed Integer                                                                                                                                                           ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                               ;
; counter_limit_g       ; 48    ; Signed Integer                                                                                                                                                           ;
; use_packets           ; 1     ; Signed Integer                                                                                                                                                           ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                            ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                         ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                         ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                         ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                  ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                         ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                         ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                         ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                         ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                         ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                         ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_A                                                 ; 46                   ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_B                                                 ; 46                   ; Signed Integer                                                                                                                                                                  ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                         ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                         ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                         ;
; WIDTH_A                                                    ; 39                   ; Signed Integer                                                                                                                                                                  ;
; WIDTH_B                                                    ; 39                   ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_A                                                  ; 6                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_B                                                  ; 6                    ; Signed Integer                                                                                                                                                                  ;
; CBXI_PARAMETER                                             ; altera_syncram_6pu3  ; Untyped                                                                                                                                                                         ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                                                                                                                                                                  ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                      ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                   ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                   ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                   ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                   ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                   ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                   ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                            ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                   ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                   ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                   ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                   ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                   ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                   ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                   ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                   ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                            ;
; NUMWORDS_A                                                 ; 3                    ; Signed Integer                                                                                                                                                            ;
; NUMWORDS_B                                                 ; 3                    ; Signed Integer                                                                                                                                                            ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                   ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                   ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                                   ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                   ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                   ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                   ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                   ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                                   ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                   ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                   ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                            ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                            ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                            ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                            ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                            ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                            ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                            ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                            ;
; WIDTHAD_A                                                  ; 2                    ; Signed Integer                                                                                                                                                            ;
; WIDTHAD_B                                                  ; 2                    ; Signed Integer                                                                                                                                                            ;
; CBXI_PARAMETER                                             ; altera_syncram_liu3  ; Untyped                                                                                                                                                                   ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                            ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                         ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                         ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                         ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                  ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                         ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                         ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                         ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                         ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                         ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                         ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                         ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_A                                                 ; 144                  ; Signed Integer                                                                                                                                                                  ;
; NUMWORDS_B                                                 ; 144                  ; Signed Integer                                                                                                                                                                  ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                         ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                         ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                         ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                         ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                         ;
; WIDTH_A                                                    ; 6                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_B                                                    ; 6                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_A                                                  ; 8                    ; Signed Integer                                                                                                                                                                  ;
; WIDTHAD_B                                                  ; 8                    ; Signed Integer                                                                                                                                                                  ;
; CBXI_PARAMETER                                             ; altera_syncram_als3  ; Untyped                                                                                                                                                                         ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                                                    ; Type                                                                                                                                        ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                ; Untyped                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                     ; Untyped                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                                                  ; 0                                                        ; Signed Integer                                                                                                                              ;
; BYTEENA_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                     ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                       ; Untyped                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                                                      ; Untyped                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; INIT_FILE                                                  ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                   ; Untyped                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED                                                   ; Untyped                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED                                                   ; Untyped                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                                                     ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                                                        ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                                                 ; 3056                                                     ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                                                 ; 0                                                        ; Signed Integer                                                                                                                              ;
; OPERATION_MODE                                             ; ROM                                                      ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; OUTDATA_REG_A                                              ; CLOCK0                                                   ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                             ; Untyped                                                                                                                                     ;
; OUTDATA_SCLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                    ; Untyped                                                                                                                                     ;
; RAM_BLOCK_TYPE                                             ; M10K                                                     ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                       ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                     ;
; WIDTH_A                                                    ; 16                                                       ; Signed Integer                                                                                                                              ;
; WIDTH_B                                                    ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_ECCENCPARITY                                         ; 8                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_ECCSTATUS                                            ; 2                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD2_A                                                 ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD2_B                                                 ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                                                  ; 12                                                       ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                                                  ; 1                                                        ; Signed Integer                                                                                                                              ;
; CBXI_PARAMETER                                             ; altera_syncram_4h34                                      ; Untyped                                                                                                                                     ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                           ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                           ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                    ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                           ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                           ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                           ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                                                 ; 2048                 ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                                                 ; 2048                 ; Signed Integer                                                                                                                                                                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; WIDTH_A                                                    ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTH_B                                                    ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                                                  ; 11                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                                                  ; 11                   ; Signed Integer                                                                                                                                                                    ;
; CBXI_PARAMETER                                             ; altera_syncram_6us3  ; Untyped                                                                                                                                                                           ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                                                    ; Type                                                                                                                                        ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                ; Untyped                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                     ; Untyped                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                                                  ; 0                                                        ; Signed Integer                                                                                                                              ;
; BYTEENA_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                     ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                       ; Untyped                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                                                      ; Untyped                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; INIT_FILE                                                  ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                   ; Untyped                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED                                                   ; Untyped                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED                                                   ; Untyped                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                                                     ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                                                        ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                                                 ; 3056                                                     ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                                                 ; 0                                                        ; Signed Integer                                                                                                                              ;
; OPERATION_MODE                                             ; ROM                                                      ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; OUTDATA_REG_A                                              ; CLOCK0                                                   ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                             ; Untyped                                                                                                                                     ;
; OUTDATA_SCLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                    ; Untyped                                                                                                                                     ;
; RAM_BLOCK_TYPE                                             ; M10K                                                     ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                       ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                     ;
; WIDTH_A                                                    ; 16                                                       ; Signed Integer                                                                                                                              ;
; WIDTH_B                                                    ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_ECCENCPARITY                                         ; 8                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_ECCSTATUS                                            ; 2                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD2_A                                                 ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD2_B                                                 ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                                                  ; 12                                                       ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                                                  ; 1                                                        ; Signed Integer                                                                                                                              ;
; CBXI_PARAMETER                                             ; altera_syncram_3h34                                      ; Untyped                                                                                                                                     ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 22    ; Signed Integer                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                           ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                           ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                    ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                           ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                           ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                           ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                           ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                                                 ; 2048                 ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                                                 ; 2048                 ; Signed Integer                                                                                                                                                                    ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                           ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                                    ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                                                  ; 11                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                                                  ; 11                   ; Signed Integer                                                                                                                                                                    ;
; CBXI_PARAMETER                                             ; altera_syncram_aus3  ; Untyped                                                                                                                                                                           ;
+------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 33    ; Signed Integer                                                                                                                                                                                                                                  ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                                                    ; Type                                                                                                                                        ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE                                                ; Untyped                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                                                     ; Untyped                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                                                  ; 0                                                        ; Signed Integer                                                                                                                              ;
; BYTEENA_REG_B                                              ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                                                     ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN                                          ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL                                                   ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                                                    ; Untyped                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                                                       ; Untyped                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                                                      ; Untyped                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; INIT_FILE                                                  ; Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A                                                   ; Untyped                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED                                                   ; Untyped                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED                                                   ; Untyped                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                                                     ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                                                        ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                                                 ; 3056                                                     ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                                                 ; 0                                                        ; Signed Integer                                                                                                                              ;
; OPERATION_MODE                                             ; ROM                                                      ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; CLEAR0                                                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; OUTDATA_REG_A                                              ; CLOCK0                                                   ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                                              ; UNREGISTERED                                             ; Untyped                                                                                                                                     ;
; OUTDATA_SCLR_A                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                                                     ; Untyped                                                                                                                                     ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                                                    ; Untyped                                                                                                                                     ;
; RAM_BLOCK_TYPE                                             ; M10K                                                     ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                                            ; CLOCK1                                                   ; Untyped                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                                                       ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE                                                ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ                                     ; Untyped                                                                                                                                     ;
; WIDTH_A                                                    ; 16                                                       ; Signed Integer                                                                                                                              ;
; WIDTH_B                                                    ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_ECCENCPARITY                                         ; 8                                                        ; Signed Integer                                                                                                                              ;
; WIDTH_ECCSTATUS                                            ; 2                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD2_A                                                 ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD2_B                                                 ; 1                                                        ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                                                  ; 12                                                       ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                                                  ; 1                                                        ; Signed Integer                                                                                                                              ;
; CBXI_PARAMETER                                             ; altera_syncram_5h34                                      ; Untyped                                                                                                                                     ;
+------------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                  ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 39    ; Signed Integer                                                                                                                                                                                      ;
; rem_lsb_bit_g  ; 7     ; Signed Integer                                                                                                                                                                                      ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                              ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                      ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; MICS_N         ; 8     ; Signed Integer                                                                         ;
; ARRAY_N        ; 6     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                               ;
; lpm_width               ; 16          ; Signed Integer                                                                                                               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                               ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_ii81 ; Untyped                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; ARRAY_N        ; 6     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MICS_N         ; 8     ; Signed Integer                                                                       ;
; ARRAY_N        ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                                                     ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                                                  ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                                                  ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                                                  ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                                                  ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                                                  ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                                                  ;
; LPM_NUMWORDS                              ; 64          ; Signed Integer                                                                                                                           ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                                                  ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                                                                           ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                                                           ;
; LPM_WIDTHU                                ; 6           ; Signed Integer                                                                                                                           ;
; LPM_WIDTHU_R                              ; 7           ; Signed Integer                                                                                                                           ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                                                  ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                                                  ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                                                                  ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                           ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                                                  ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                                                  ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                                                  ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                                                  ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                                                           ;
; CBXI_PARAMETER                            ; dcfifo_ucm1 ; Untyped                                                                                                                                  ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                         ;
; AW             ; 5     ; Signed Integer                                                                                                                                         ;
; DW             ; 26    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                              ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                   ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                   ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                   ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                   ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                   ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                   ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                   ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                   ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                                                   ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                   ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                         ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_SAMPLE_CTRL ; 000011000 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                              ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                              ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                                   ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                                   ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                                   ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                                   ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                                   ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                                   ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                                   ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                                   ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                                   ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                                   ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                                   ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                                   ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                                   ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                                   ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                                   ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                                   ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                                   ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                                   ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                                   ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                                   ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                                   ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                                   ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                                   ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                       ;
; CW             ; 4     ; Signed Integer                                                                                                                                                       ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DW               ; 31    ; Signed Integer                                                                                                                           ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                          ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                            ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                            ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                 ;
; S2F_Width      ; 0     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                 ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                               ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                               ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                               ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                               ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                               ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                               ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                               ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                               ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                               ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                               ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                               ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                               ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                              ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                            ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                            ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                    ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                    ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                    ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                    ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                    ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                    ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                    ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                    ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                    ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                    ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                    ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                    ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                    ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                            ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                            ;
; TB_RATE                              ; FULL             ; String                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                            ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                            ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                            ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                            ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                        ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                      ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                              ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                              ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                              ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                              ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                              ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                              ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                              ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                              ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                              ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                              ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                      ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                      ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                      ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                      ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                      ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                      ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                              ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                      ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                              ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                      ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                      ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                      ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                    ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                    ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                    ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                 ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                 ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                      ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                          ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                      ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                      ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                      ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                      ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                      ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                      ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                      ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                      ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                      ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                      ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                      ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                      ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                      ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                      ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                      ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                      ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                              ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                              ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                              ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                              ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                              ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                              ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                              ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                              ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                              ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                              ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                              ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                              ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                              ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                              ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                              ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                              ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                              ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                              ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                              ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                              ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                              ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                              ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                              ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                              ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                              ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                              ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                              ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                              ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                              ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                              ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                              ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                              ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                              ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                              ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                              ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                              ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                              ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                              ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                              ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                              ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                              ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                              ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                              ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                              ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                              ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                              ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                      ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                      ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                      ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                     ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                     ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                      ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                            ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                      ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                              ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                      ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                              ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                      ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; normal                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                          ;
; phase_shift2                         ; -3750 ps               ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 12.295081 MHz          ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 3     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 30    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 10    ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 103   ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 100   ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 96    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 96    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 106   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 108   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 109   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 10    ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 110   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001|Pyramic_Array_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                        ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                        ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                        ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                        ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                        ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                        ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                        ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                        ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                        ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                      ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router_001|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_003|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                               ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:spi_system_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 22    ; Signed Integer                                                                        ;
; inUsePackets    ; 1     ; Signed Integer                                                                        ;
; inDataWidth     ; 22    ; Signed Integer                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                        ;
; outDataWidth    ; 22    ; Signed Integer                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                        ;
; outErrorWidth   ; 2     ; Signed Integer                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                        ;
; outUseReady     ; 0     ; Signed Integer                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 22    ; Signed Integer                                                                            ;
; inUsePackets    ; 1     ; Signed Integer                                                                            ;
; inDataWidth     ; 22    ; Signed Integer                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                            ;
; outDataWidth    ; 22    ; Signed Integer                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                            ;
; outErrorWidth   ; 2     ; Signed Integer                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                            ;
; outUseReady     ; 0     ; Signed Integer                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 32    ; Signed Integer                                                                                ;
; inUsePackets    ; 1     ; Signed Integer                                                                                ;
; inDataWidth     ; 32    ; Signed Integer                                                                                ;
; inChannelWidth  ; 6     ; Signed Integer                                                                                ;
; inErrorWidth    ; 2     ; Signed Integer                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                ;
; inUseReady      ; 0     ; Signed Integer                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                ;
; outDataWidth    ; 32    ; Signed Integer                                                                                ;
; outChannelWidth ; 6     ; Signed Integer                                                                                ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 32    ; Signed Integer                                                                                ;
; inUsePackets    ; 1     ; Signed Integer                                                                                ;
; inDataWidth     ; 32    ; Signed Integer                                                                                ;
; inChannelWidth  ; 6     ; Signed Integer                                                                                ;
; inErrorWidth    ; 2     ; Signed Integer                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                ;
; inUseReady      ; 0     ; Signed Integer                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                ;
; outDataWidth    ; 32    ; Signed Integer                                                                                ;
; outChannelWidth ; 6     ; Signed Integer                                                                                ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                     ;
; output_reset_sync_edges   ; deassert ; String                                                             ;
; sync_depth                ; 2        ; Signed Integer                                                     ;
; reset_request_present     ; 0        ; Signed Integer                                                     ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                     ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                     ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                     ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                     ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                     ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                     ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                     ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                     ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                     ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                     ;
; adapt_reset_request       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                             ;
; output_reset_sync_edges   ; deassert ; String                                                                     ;
; sync_depth                ; 2        ; Signed Integer                                                             ;
; reset_request_present     ; 0        ; Signed Integer                                                             ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                             ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                             ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                             ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                             ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                             ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                             ;
; adapt_reset_request       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002 ;
+---------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------+
; num_reset_inputs          ; 2     ; Signed Integer                                                                ;
; output_reset_sync_edges   ; none  ; String                                                                        ;
; sync_depth                ; 2     ; Signed Integer                                                                ;
; reset_request_present     ; 0     ; Signed Integer                                                                ;
; reset_req_wait_time       ; 1     ; Signed Integer                                                                ;
; min_rst_assertion_time    ; 3     ; Signed Integer                                                                ;
; reset_req_early_dsrt_time ; 1     ; Signed Integer                                                                ;
; use_reset_request_in0     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in1     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in2     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in3     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in4     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in5     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in6     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in7     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in8     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in9     ; 0     ; Signed Integer                                                                ;
; use_reset_request_in10    ; 0     ; Signed Integer                                                                ;
; use_reset_request_in11    ; 0     ; Signed Integer                                                                ;
; use_reset_request_in12    ; 0     ; Signed Integer                                                                ;
; use_reset_request_in13    ; 0     ; Signed Integer                                                                ;
; use_reset_request_in14    ; 0     ; Signed Integer                                                                ;
; use_reset_request_in15    ; 0     ; Signed Integer                                                                ;
; adapt_reset_request       ; 0     ; Signed Integer                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                                                           ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                                                                                   ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                                                           ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                                                           ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                                                           ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                         ;
; output_reset_sync_edges   ; deassert ; String                                                                 ;
; sync_depth                ; 2        ; Signed Integer                                                         ;
; reset_request_present     ; 0        ; Signed Integer                                                         ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                         ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                         ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                         ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                         ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                         ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                         ;
; adapt_reset_request       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 46                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 46                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 39                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 39                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 3                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 144                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 144                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 6                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3056                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3056                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3056                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 46                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 46                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 39                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 39                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 3                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 144                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 144                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 6                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3056                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3056                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                       ;
; Entity Instance                           ; Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_right|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3056                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 54                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst|scfifo:scfifo_component                                                                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:47:FIFO_Mic_inst|scfifo:scfifo_component                                                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 16                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 32                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo                                           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
; Entity Instance            ; Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo                                           ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller_003"                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                           ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002"                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                           ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001"                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                               ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller"                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                  ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:spi_system_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:spi_system_0_avalon_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                   ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001|Pyramic_Array_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_sysid:sysid"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0"                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0"                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_irq         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; dataavailable  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                            ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                  ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                    ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                           ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                          ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                    ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller"                                           ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; from_adc_left_channel_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; from_adc_left_channel_valid  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; from_adc_right_channel_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; from_adc_right_channel_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                           ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0"                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA"                                                       ;
+------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity         ; Details                                                                                             ;
+------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; stop ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
+------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:46:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:45:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:44:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:43:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:42:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:41:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:40:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:39:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:38:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:37:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:36:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:35:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:34:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:33:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:32:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:31:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:30:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:29:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:28:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:27:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:26:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:25:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:24:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:23:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:22:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:21:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:20:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:19:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:18:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:17:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:16:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:15:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:14:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:13:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:12:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:11:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:10:FIFO_Mic_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:9:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:8:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:7:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:6:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:5:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:4:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:3:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:2:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:1:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller"                                       ;
+------+-------+------------------+----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                            ;
+------+-------+------------------+----------------------------------------------------------------------------------------------------+
; stop ; Input ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input" ;
+------+-------+------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_out0_m0_wo0_assign_id3_q_20" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_16" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
; xout[21..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
; xin[6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_15" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_19" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_18" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_14" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; xout_c[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; ast_sink_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; ast_source_ready ; Input  ; Info     ; Stuck at VCC                                                                                     ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pyramic_Array:u0"                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pll_0_sdram_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition             ;
+---------------------------------------------------------+-------+
; Type                                                    ; Count ;
+---------------------------------------------------------+-------+
; arriav_ff                                               ; 3772  ;
;     CLR                                                 ; 919   ;
;     CLR SCLR                                            ; 5     ;
;     ENA                                                 ; 609   ;
;     ENA CLR                                             ; 1567  ;
;     ENA CLR SCLR                                        ; 14    ;
;     ENA CLR SCLR SLD                                    ; 31    ;
;     ENA CLR SLD                                         ; 165   ;
;     ENA SCLR                                            ; 193   ;
;     SCLR                                                ; 119   ;
;     plain                                               ; 150   ;
; arriav_hps_interface_boot_from_fpga                     ; 1     ;
; arriav_hps_interface_clocks_resets                      ; 1     ;
; arriav_hps_interface_dbg_apb                            ; 1     ;
; arriav_hps_interface_fpga2hps                           ; 1     ;
; arriav_hps_interface_fpga2sdram                         ; 1     ;
; arriav_hps_interface_hps2fpga                           ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight              ; 1     ;
; arriav_hps_interface_tpiu_trace                         ; 1     ;
; arriav_io_obuf                                          ; 62    ;
; arriav_lcell_comb                                       ; 3357  ;
;     arith                                               ; 1071  ;
;         0 data inputs                                   ; 3     ;
;         1 data inputs                                   ; 671   ;
;         2 data inputs                                   ; 351   ;
;         4 data inputs                                   ; 42    ;
;         5 data inputs                                   ; 4     ;
;     extend                                              ; 17    ;
;         7 data inputs                                   ; 17    ;
;     normal                                              ; 2263  ;
;         0 data inputs                                   ; 2     ;
;         1 data inputs                                   ; 123   ;
;         2 data inputs                                   ; 395   ;
;         3 data inputs                                   ; 333   ;
;         4 data inputs                                   ; 395   ;
;         5 data inputs                                   ; 291   ;
;         6 data inputs                                   ; 724   ;
;     shared                                              ; 6     ;
;         2 data inputs                                   ; 6     ;
; arriav_mac                                              ; 4     ;
; arriav_mlab_cell                                        ; 32    ;
; blackbox                                                ; 1     ;
;                 yramic_Array_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                           ; 228   ;
; generic_pll                                             ; 2     ;
; stratixv_ram_block                                      ; 1138  ;
;                                                         ;       ;
; Max LUT depth                                           ; 5.00  ;
; Average LUT depth                                       ; 1.85  ;
+---------------------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Pyramic_Array_hps_0_hps_io_border:border ;
+------------------------------------+-----------------------------------------------------+
; Type                               ; Count                                               ;
+------------------------------------+-----------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                  ;
; arriav_ddio_in                     ; 32                                                  ;
; arriav_ddio_oe                     ; 4                                                   ;
; arriav_ddio_out                    ; 252                                                 ;
; arriav_delay_chain                 ; 124                                                 ;
; arriav_dll                         ; 1                                                   ;
; arriav_dqs_config                  ; 4                                                   ;
; arriav_dqs_delay_chain             ; 4                                                   ;
; arriav_dqs_enable_ctrl             ; 4                                                   ;
; arriav_ff                          ; 36                                                  ;
;     plain                          ; 36                                                  ;
; arriav_hps_peripheral_emac         ; 1                                                   ;
; arriav_hps_peripheral_gpio         ; 1                                                   ;
; arriav_hps_peripheral_sdmmc        ; 1                                                   ;
; arriav_hps_peripheral_uart         ; 1                                                   ;
; arriav_hps_sdram_pll               ; 1                                                   ;
; arriav_io_config                   ; 40                                                  ;
; arriav_io_ibuf                     ; 36                                                  ;
; arriav_io_obuf                     ; 55                                                  ;
; arriav_ir_fifo_userdes             ; 32                                                  ;
; arriav_lcell_comb                  ; 1                                                   ;
;     normal                         ; 1                                                   ;
;         0 data inputs              ; 1                                                   ;
; arriav_leveling_delay_chain        ; 40                                                  ;
; arriav_lfifo                       ; 4                                                   ;
; arriav_mem_phy                     ; 1                                                   ;
; arriav_read_fifo_read_clock_select ; 32                                                  ;
; arriav_vfifo                       ; 4                                                   ;
; boundary_port                      ; 97                                                  ;
; cyclonev_hmc                       ; 1                                                   ;
; cyclonev_termination               ; 1                                                   ;
; cyclonev_termination_logic         ; 1                                                   ;
; stratixv_pseudo_diff_out           ; 5                                                   ;
;                                    ;                                                     ;
; Max LUT depth                      ; 0.00                                                ;
; Average LUT depth                  ; 0.00                                                ;
+------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------+
; Elapsed Time Per Partition                              ;
+------------------------------------------+--------------+
; Partition Name                           ; Elapsed Time ;
+------------------------------------------+--------------+
; Top                                      ; 00:00:13     ;
; Pyramic_Array_hps_0_hps_io_border:border ; 00:00:01     ;
+------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Aug 23 12:44:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pyramic_Array -c Pyramic_Array
Warning (125092): Tcl Script File Mic_Array_GPA/synthesis/Mic_Array_GPA.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Mic_Array_GPA/synthesis/Mic_Array_GPA.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/Pyramic_Array.vhd
    Info (12022): Found design unit 1: Pyramic_Array-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 87
    Info (12023): Found entity 1: Pyramic_Array File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd
    Info (12022): Found design unit 1: pyramic_array_rst_controller-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: pyramic_array_rst_controller File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd
    Info (12022): Found design unit 1: pyramic_array_rst_controller_001-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: pyramic_array_rst_controller_001 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v
    Info (12023): Found entity 1: Pyramic_Array_avalon_st_adapter_002 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv
    Info (12023): Found entity 1: Pyramic_Array_avalon_st_adapter_002_timing_adapter_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: Pyramic_Array_avalon_st_adapter_002_error_adapter_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v
    Info (12023): Found entity 1: Pyramic_Array_avalon_st_adapter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv
    Info (12023): Found entity 1: Pyramic_Array_avalon_st_adapter_timing_adapter_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Pyramic_Array_avalon_st_adapter_error_adapter_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_avalon_st_adapter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1_rsp_mux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1_rsp_demux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1_cmd_mux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1_cmd_demux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1_router_002_default_decode File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Pyramic_Array_mm_interconnect_1_router_002 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_1_router_default_decode File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Pyramic_Array_mm_interconnect_1_router File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_rsp_mux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_cmd_mux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_cmd_demux File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_router_001_default_decode File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Pyramic_Array_mm_interconnect_0_router_001 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Pyramic_Array_mm_interconnect_0_router_default_decode File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Pyramic_Array_mm_interconnect_0_router File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v
    Info (12023): Found entity 1: Pyramic_Array_sysid File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v
    Info (12023): Found entity 1: Pyramic_Array_pll_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v Line: 2
Info (12021): Found 5 design units, including 5 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v
    Info (12023): Found entity 1: Pyramic_Array_jtag_uart_0_sim_scfifo_w File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: Pyramic_Array_jtag_uart_0_scfifo_w File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: Pyramic_Array_jtag_uart_0_sim_scfifo_r File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: Pyramic_Array_jtag_uart_0_scfifo_r File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: Pyramic_Array_jtag_uart_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v
    Info (12023): Found entity 1: Pyramic_Array_hps_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v
    Info (12023): Found entity 1: Pyramic_Array_hps_0_hps_io File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: Pyramic_Array_hps_0_hps_io_border File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: Pyramic_Array_hps_0_fpga_interfaces File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v
    Info (12023): Found entity 1: Pyramic_Array_audio_controller File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v
    Info (12023): Found entity 1: Pyramic_Array_audio_and_video_config_0 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/SPI_System.vhd
    Info (12022): Found design unit 1: SPI_System-project File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 71
    Info (12023): Found entity 1: SPI_System File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file Pyramic_Array/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (pyramic_array) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (pyramic_array) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (pyramic_array) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd
    Info (12022): Found design unit 1: Pyramic_Array_FIR_LEFT_rtl_core-normal File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 50
    Info (12023): Found entity 1: Pyramic_Array_FIR_LEFT_rtl_core File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd
    Info (12022): Found design unit 1: Pyramic_Array_FIR_LEFT_ast-struct File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 55
    Info (12023): Found entity 1: Pyramic_Array_FIR_LEFT_ast File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd
    Info (12022): Found design unit 1: Pyramic_Array_FIR_LEFT-syn File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd Line: 38
    Info (12023): Found entity 1: Pyramic_Array_FIR_LEFT File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd
    Info (12022): Found design unit 1: Beamformer_Adder-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd Line: 38
    Info (12023): Found entity 1: Beamformer_Adder File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd
    Info (12022): Found design unit 1: Beamformer_Adder-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd Line: 38
    Info (12023): Found entity 1: Beamformer_Adder File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 165
    Info (12023): Found entity 1: DE1_SoC_top_level File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 20
Warning (12019): Can't analyze file -- file ../hdl/DMA_Audio_Read.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd
    Info (12022): Found design unit 1: fifo_mic-SYN File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd Line: 56
    Info (12023): Found entity 1: FIFO_Mic File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd
    Info (12022): Found design unit 1: fifo_streaming-SYN File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd Line: 59
    Info (12023): Found entity 1: FIFO_Streaming File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd
    Info (12022): Found design unit 1: SPI_Controller-comp File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 55
    Info (12023): Found entity 1: SPI_Controller File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd
    Info (12022): Found design unit 1: SPI_DMA-master File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd Line: 48
    Info (12023): Found entity 1: SPI_DMA File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd
    Info (12022): Found design unit 1: SPI_Slave-slave File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd Line: 30
    Info (12023): Found entity 1: SPI_Slave File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd
    Info (12022): Found design unit 1: SPI_Streaming-streaming File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd Line: 41
    Info (12023): Found entity 1: SPI_Streaming File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd
    Info (12022): Found design unit 1: SPI_System-project File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd Line: 71
    Info (12023): Found entity 1: SPI_System File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd Line: 13
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(23): used implicit default value for signal "ADC_CS_n" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(24): used implicit default value for signal "ADC_DIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(26): used implicit default value for signal "ADC_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(75): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(137): used implicit default value for signal "HPS_FLASH_DCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 137
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(138): used implicit default value for signal "HPS_FLASH_NCSO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 138
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(151): used implicit default value for signal "HPS_SPIM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 151
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(153): used implicit default value for signal "HPS_SPIM_MOSI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 153
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(161): used implicit default value for signal "HPS_USB_STP" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 161
Info (12128): Elaborating entity "Pyramic_Array" for hierarchy "Pyramic_Array:u0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 250
Info (12128): Elaborating entity "Beamformer_Adder" for hierarchy "Pyramic_Array:u0|Beamformer_Adder:beamformer_left" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 757
Warning (10036): Verilog HDL or VHDL warning at Beamformer_Adder.vhd(45): object "tmp1" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at Beamformer_Adder.vhd(46): object "tmp2" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd Line: 46
Info (12128): Elaborating entity "Pyramic_Array_FIR_LEFT" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 793
Warning (10036): Verilog HDL or VHDL warning at Pyramic_Array_FIR_LEFT.vhd(59): object "coeff_in_read_sig" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd Line: 59
Info (12128): Elaborating entity "Pyramic_Array_FIR_LEFT_ast" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at Pyramic_Array_FIR_LEFT_ast.vhd(209): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 209
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 137
Info (12128): Elaborating entity "Pyramic_Array_FIR_LEFT_rtl_core" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 219
Warning (10631): VHDL Process Statement warning at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028): inferring latch(es) for signal or variable "u0_m0_wo0_wi0_r0_ra2_count0_i", which holds its previous value in one or more paths through the process File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1028
Info (10041): Inferred latch for "u0_m0_wo0_wi0_r0_ra2_count0_i[0]" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1028
Info (10041): Inferred latch for "u0_m0_wo0_wi0_r0_ra2_count0_i[1]" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1028
Info (10041): Inferred latch for "u0_m0_wo0_wi0_r0_ra2_count0_i[2]" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1028
Info (10041): Inferred latch for "u0_m0_wo0_wi0_r0_ra2_count0_i[3]" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1028
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 306
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 407
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 496
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 496
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 496
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "39"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "46"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "39"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "46"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_6pu3.tdf
    Info (12023): Found entity 1: altera_syncram_6pu3 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6pu3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_6pu3" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb4.tdf
    Info (12023): Found entity 1: altsyncram_9tb4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_9tb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9tb4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_6pu3:auto_generated|altsyncram_9tb4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6pu3.tdf Line: 38
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_bankIn_0_14" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 675
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 760
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 760
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 760
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_liu3.tdf
    Info (12023): Found entity 1: altera_syncram_liu3 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_liu3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_liu3" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_omb4.tdf
    Info (12023): Found entity 1: altsyncram_omb4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_omb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_omb4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_14_mem_dmem|altera_syncram_liu3:auto_generated|altsyncram_omb4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_liu3.tdf Line: 38
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 807
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 839
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 839
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 839
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "144"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "144"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_als3.tdf
    Info (12023): Found entity 1: altera_syncram_als3 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_als3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_als3" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dp94.tdf
    Info (12023): Found entity 1: altsyncram_dp94 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_dp94.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dp94" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_als3:auto_generated|altsyncram_dp94:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_als3.tdf Line: 35
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 914
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 914
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 914
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3056"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_4h34.tdf
    Info (12023): Found entity 1: altera_syncram_4h34 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_4h34.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_4h34" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6e4.tdf
    Info (12023): Found entity 1: altsyncram_i6e4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_i6e4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i6e4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem|altera_syncram_4h34:auto_generated|altsyncram_i6e4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_4h34.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 946
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1022
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1280
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1280
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1280
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_6us3.tdf
    Info (12023): Found entity 1: altera_syncram_6us3 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6us3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_6us3" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92a4.tdf
    Info (12023): Found entity 1: altsyncram_92a4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_92a4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_92a4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_6us3:auto_generated|altsyncram_92a4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6us3.tdf Line: 35
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1325
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1325
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1325
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3056"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_3h34.tdf
    Info (12023): Found entity 1: altera_syncram_3h34 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_3h34.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_3h34" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h6e4.tdf
    Info (12023): Found entity 1: altsyncram_h6e4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_h6e4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_h6e4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem|altera_syncram_3h34:auto_generated|altsyncram_h6e4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_3h34.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1352
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1383
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1383
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1383
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_aus3.tdf
    Info (12023): Found entity 1: altera_syncram_aus3 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_aus3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_aus3" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2a4.tdf
    Info (12023): Found entity 1: altsyncram_d2a4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_d2a4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_d2a4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_aus3:auto_generated|altsyncram_d2a4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_aus3.tdf Line: 35
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1445
Info (12128): Elaborating entity "altera_syncram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1453
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1453
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1453
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "3056"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_5h34.tdf
    Info (12023): Found entity 1: altera_syncram_5h34 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_5h34.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_5h34" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6e4.tdf
    Info (12023): Found entity 1: altsyncram_j6e4 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j6e4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j6e4" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem|altera_syncram_5h34:auto_generated|altsyncram_j6e4:altsyncram1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_5h34.tdf Line: 33
Info (12128): Elaborating entity "dspba_delay" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd Line: 1497
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd Line: 246
Info (12128): Elaborating entity "SPI_System" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 827
Warning (10036): Verilog HDL or VHDL warning at SPI_System.vhd(80): object "busy" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 80
Info (12128): Elaborating entity "SPI_Controller" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 203
Warning (10027): Verilog HDL or VHDL warning at the SPI_Controller.vhd(246): index expression is not wide enough to address all of the elements in the array File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 246
Warning (10027): Verilog HDL or VHDL warning at the SPI_Controller.vhd(247): index expression is not wide enough to address all of the elements in the array File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 247
Warning (10027): Verilog HDL or VHDL warning at the SPI_Controller.vhd(249): index expression is not wide enough to address all of the elements in the array File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 249
Warning (10027): Verilog HDL or VHDL warning at the SPI_Controller.vhd(250): index expression is not wide enough to address all of the elements in the array File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 250
Info (12128): Elaborating entity "FIFO_Mic" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 169
Info (12128): Elaborating entity "scfifo" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd Line: 90
Info (12133): Instantiated megafunction "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd Line: 90
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ii81.tdf
    Info (12023): Found entity 1: scfifo_ii81 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_ii81.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ii81" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_po81.tdf
    Info (12023): Found entity 1: a_dpfifo_po81 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_po81" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_ii81.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf
    Info (12023): Found entity 1: a_fefifo_m4f File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_m4f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_m4f" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf
    Info (12023): Found entity 1: cntr_sg7 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_sg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_sg7" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|a_fefifo_m4f:fifo_state|cntr_sg7:count_usedw" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_m4f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mns1.tdf
    Info (12023): Found entity 1: altsyncram_mns1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_mns1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mns1" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_mns1:FIFOram" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf
    Info (12023): Found entity 1: cntr_ggb File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_ggb.tdf Line: 26
Info (12128): Elaborating entity "cntr_ggb" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|FIFO_Mic:\G1:0:FIFO_Mic_inst|scfifo:scfifo_component|scfifo_ii81:auto_generated|a_dpfifo_po81:dpfifo|cntr_ggb:rd_ptr_count" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf Line: 42
Info (12128): Elaborating entity "SPI_DMA" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_DMA:DMA" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 237
Info (12128): Elaborating entity "SPI_Slave" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Slave:Slave" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 263
Info (12128): Elaborating entity "SPI_Streaming" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd Line: 282
Warning (10036): Verilog HDL or VHDL warning at SPI_Streaming.vhd(46): object "wrempty" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd Line: 46
Info (12128): Elaborating entity "FIFO_Streaming" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd Line: 79
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd Line: 101
Info (12133): Instantiated megafunction "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_widthu_r" = "7"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ucm1.tdf
    Info (12023): Found entity 1: dcfifo_ucm1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ucm1" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_e9b.tdf
    Info (12023): Found entity 1: a_gray2bin_e9b File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_gray2bin_e9b.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_e9b" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_gray2bin_e9b:wrptr_g_gray2bin" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ag6.tdf
    Info (12023): Found entity 1: a_graycounter_ag6 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_ag6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ag6" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_ag6:rdptr_g1p" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7ub.tdf
    Info (12023): Found entity 1: a_graycounter_7ub File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_7ub.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7ub" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|a_graycounter_7ub:wrptr_g1p" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j671.tdf
    Info (12023): Found entity 1: altsyncram_j671 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j671.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j671" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|altsyncram_j671:fifo_ram" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f9l File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_f9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_f9l" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_f9l:rs_dgwp|dffpipe_0v8:dffpipe12" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_f9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dffpipe_vu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|dffpipe_vu8:ws_brp" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g9l File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_g9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_g9l" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dffpipe_1v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|alt_synch_pipe_g9l:ws_dgrp|dffpipe_1v8:dffpipe16" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_g9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf
    Info (12023): Found entity 1: cmpr_vu5 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cmpr_vu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_vu5" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cmpr_vu5:rdempty_eq_comp" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aed.tdf
    Info (12023): Found entity 1: cntr_aed File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_aed.tdf Line: 28
Info (12128): Elaborating entity "cntr_aed" for hierarchy "Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming|FIFO_Streaming:FIFO_Streaming_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucm1:auto_generated|cntr_aed:cntr_b" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf Line: 75
Info (12128): Elaborating entity "Pyramic_Array_audio_and_video_config_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 875
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "Pyramic_Array_audio_controller" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 890
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_clock_edge:Bit_Clock_Edges" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v Line: 190
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v Line: 245
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_out_serializer:Audio_Out_Serializer" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v Line: 273
Info (12128): Elaborating entity "Pyramic_Array_hps_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 913
Info (12128): Elaborating entity "Pyramic_Array_hps_0_fpga_interfaces" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v Line: 179
Info (12128): Elaborating entity "Pyramic_Array_hps_0_hps_io" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v Line: 223
Info (12128): Elaborating entity "Pyramic_Array_hps_0_hps_io_border" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v Line: 95
Info (12128): Elaborating entity "hps_sdram" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv Line: 232
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "Pyramic_Array_jtag_uart_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1010
Info (12128): Elaborating entity "Pyramic_Array_jtag_uart_0_scfifo_w" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 137
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 137
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "Pyramic_Array_jtag_uart_0_scfifo_r" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 564
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 564
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "Pyramic_Array_pll_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1024
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v Line: 94
Info (12133): Instantiated megafunction "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "12.295081 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Pyramic_Array_sysid" for hierarchy "Pyramic_Array:u0|Pyramic_Array_sysid:sysid" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1035
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1043
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:spi_system_0_avalon_master_translator" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 174
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 238
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:spi_system_0_avalon_master_agent" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 319
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 403
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 444
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_router" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 460
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_router_default_decode" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router:router|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_router_001" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 476
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_router_001_default_decode" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_router_001:router_001|Pyramic_Array_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_cmd_demux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 493
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_cmd_mux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 510
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_rsp_mux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 544
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_avalon_st_adapter" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v Line: 573
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_0:mm_interconnect_0|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1065
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 340
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 404
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 532
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 616
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 657
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 698
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_router" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 880
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_router_default_decode" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router:router|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv Line: 180
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_router_002" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 912
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_router_002_default_decode" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_router_002:router_002|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 978
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 1078
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_cmd_demux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 1151
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_cmd_mux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 1197
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_rsp_demux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 1243
Info (12128): Elaborating entity "Pyramic_Array_mm_interconnect_1_rsp_mux" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v Line: 1289
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Pyramic_Array:u0|Pyramic_Array_mm_interconnect_1:mm_interconnect_1|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "Pyramic_Array_avalon_st_adapter" for hierarchy "Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1120
Info (12128): Elaborating entity "Pyramic_Array_avalon_st_adapter_error_adapter_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v Line: 214
Info (12128): Elaborating entity "Pyramic_Array_avalon_st_adapter_timing_adapter_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter:avalon_st_adapter|Pyramic_Array_avalon_st_adapter_timing_adapter_0:timing_adapter_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v Line: 230
Info (12128): Elaborating entity "Pyramic_Array_avalon_st_adapter_002" for hierarchy "Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1188
Info (12128): Elaborating entity "Pyramic_Array_avalon_st_adapter_002_error_adapter_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv(88): object "out_error" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv Line: 88
Warning (10230): Verilog HDL assignment warning at Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv(108): truncated value with size 2 to match size of target (1) File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv Line: 108
Info (12128): Elaborating entity "Pyramic_Array_avalon_st_adapter_002_timing_adapter_0" for hierarchy "Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v Line: 231
Warning (10036): Verilog HDL or VHDL warning at Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv(88): object "in_ready" assigned a value but never read File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv Line: 88
Info (12128): Elaborating entity "pyramic_array_rst_controller" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1260
Warning (10541): VHDL Signal Declaration warning at pyramic_array_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "pyramic_array_rst_controller_001" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1325
Warning (10541): VHDL Signal Declaration warning at pyramic_array_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "pyramic_array_rst_controller_001" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd Line: 1390
Warning (10541): VHDL Signal Declaration warning at pyramic_array_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd Line: 144
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.08.23.12:45:05 Progress: Loading sld2238b668/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 40
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 70
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 100
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 130
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 160
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 190
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 220
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 250
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 968
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf Line: 968
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]" File: /opt/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[27]" and its non-tri-state driver. File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 30
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 31
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 33
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 110
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[0]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 136
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[1]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 136
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[2]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 136
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[3]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 136
    Warning (13040): bidirectional pin "HPS_GPIO[0]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 139
    Warning (13040): bidirectional pin "HPS_GPIO[1]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 139
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 140
    Warning (13040): bidirectional pin "HPS_I2C_CONTROL" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 141
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 142
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 143
    Warning (13040): bidirectional pin "HPS_I2C2_SCLK" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 144
    Warning (13040): bidirectional pin "HPS_I2C2_SDAT" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 145
    Warning (13040): bidirectional pin "HPS_SPIM_SS" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 154
    Warning (13040): bidirectional pin "HPS_USB_DATA[0]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[1]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[2]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[3]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[4]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[5]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[6]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
    Warning (13040): bidirectional pin "HPS_USB_DATA[7]" has no driver File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 158
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[10]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[11]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[12]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[13]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[17]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[18]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[19]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[20]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[24]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[25]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[26]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[27]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 119
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 120
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 121
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 128
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 130
    Warning (13010): Node "HPS_KEY_N~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 146
    Warning (13010): Node "HPS_LED~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 147
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 149
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 150
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 150
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 150
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 150
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CS_n" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 23
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 24
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 26
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "HPS_FLASH_DCLK" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 137
    Warning (13410): Pin "HPS_FLASH_NCSO" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 138
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 151
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 153
    Warning (13410): Pin "HPS_USB_STP" is stuck at GND File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 161
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntChannel[2] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[3] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[2] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[1] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntBit[0] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntChannel[1] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
    Critical Warning (18010): Register Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller|CntChannel[0] will power up to High File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd Line: 183
Info (17049): 383 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf Line: 36
Info (286031): Timing-Driven Synthesis is running on partition "Pyramic_Array_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 23 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 25
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 29
    Warning (15610): No output dependent on input pin "KEY_N[0]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 72
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 84
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 152
    Warning (15610): No output dependent on input pin "HPS_USB_CLKOUT" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 157
    Warning (15610): No output dependent on input pin "HPS_USB_DIR" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 159
    Warning (15610): No output dependent on input pin "HPS_USB_NXT" File: /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd Line: 160
Info (21057): Implemented 7515 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 5488 logic cells
    Info (21064): Implemented 1170 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 305 warnings
    Info: Peak virtual memory: 1721 megabytes
    Info: Processing ended: Tue Aug 23 12:51:15 2016
    Info: Elapsed time: 00:06:52
    Info: Total CPU time (on all processors): 00:07:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/lcav/Desktop/Master_Thesis/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.map.smsg.


