###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:03 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outA[6]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1282    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1282    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n994        |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1281    |               | OAI221_X1 | 0.09030 | n994        |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1281    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n993        |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1280    |               | NOR4_X1   | 0.06880 | n993        |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1280    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n989        |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1279    |               | NAND2_X1  | 0.16380 | n989        |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1279    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[6]     |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[6]     |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outA[7]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1247    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1247    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n976        |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1246    |               | OAI221_X1 | 0.09030 | n976        |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1246    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n975        |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1245    |               | NOR4_X1   | 0.06880 | n975        |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1245    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n971        |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1244    |               | NAND2_X1  | 0.16380 | n971        |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1244    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[7]     |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[7]     |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outA[8]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1212    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1212    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n958        |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1211    |               | OAI221_X1 | 0.09030 | n958        |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1211    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n957        |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1210    |               | NOR4_X1   | 0.06880 | n957        |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1210    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n953        |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1209    |               | NAND2_X1  | 0.16380 | n953        |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1209    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[8]     |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[8]     |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outA[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1177    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1177    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n910        |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1176    |               | OAI221_X1 | 0.09030 | n910        |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1176    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n907        |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1175    |               | NOR4_X1   | 0.06880 | n907        |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1175    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n903        |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1174    |               | NAND2_X1  | 0.16380 | n903        |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1174    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[9]     |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[9]     |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outA[10]    (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1667    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1667    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n1192       |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1666    |               | OAI221_X1 | 0.09030 | n1192       |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1666    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n1191       |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1665    |               | NOR4_X1   | 0.06880 | n1191       |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1665    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n1187       |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1664    |               | NAND2_X1  | 0.16380 | n1187       |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1664    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[10]    |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[10]    |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outA[11]    (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1632    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1632    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n1174       |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1631    |               | OAI221_X1 | 0.09030 | n1174       |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1631    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n1173       |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1630    |               | NOR4_X1   | 0.06880 | n1173       |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1630    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n1169       |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1629    |               | NAND2_X1  | 0.16380 | n1169       |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1629    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[11]    |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[11]    |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outA[12]    (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1597    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1597    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n1156       |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1596    |               | OAI221_X1 | 0.09030 | n1156       |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1596    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n1155       |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1595    |               | NOR4_X1   | 0.06880 | n1155       |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1595    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n1151       |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1594    |               | NAND2_X1  | 0.16380 | n1151       |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1594    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[12]    |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[12]    |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outA[13]    (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1562    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1562    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n1138       |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1561    |               | OAI221_X1 | 0.09030 | n1138       |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1561    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n1137       |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1560    |               | NOR4_X1   | 0.06880 | n1137       |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1560    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n1133       |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1559    |               | NAND2_X1  | 0.16380 | n1133       |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1559    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[13]    |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[13]    |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outA[14]    (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1527    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1527    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n1120       |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1526    |               | OAI221_X1 | 0.09030 | n1120       |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1526    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n1119       |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1525    |               | NOR4_X1   | 0.06880 | n1119       |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1525    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n1115       |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1524    |               | NAND2_X1  | 0.16380 | n1115       |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1524    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[14]    |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[14]    |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outA[15]    (v) checked with  leading edge of 'CLK'
Beginpoint: addressA[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.34391
= Slack Time                  21.85609
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressA[4] v |           | 1.00000 | addressA[4] |            | 0.00076 |         | 0.80000 | 
     | U1794    |               | CLKBUF_X1 | 1.00000 | addressA[4] |            | 0.00076 | 0.00000 | 0.80000 | 
     | U1794    | A v -> Z v    | CLKBUF_X1 | 0.06680 | n1248       |            | 0.00497 | 0.43480 | 1.23480 | 
     | U1718    |               | AND2_X1   | 0.06680 | n1248       |            | 0.00497 | 0.00000 | 1.23480 | 
     | U1718    | A1 v -> ZN v  | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.12260 | 1.35740 | 
     | U1714    |               | AND2_X1   | 0.01840 | n1218       |            | 0.00179 | 0.00000 | 1.35740 | 
     | U1714    | A1 v -> ZN v  | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.10780 | 1.46520 | 
     | U1703    |               | AND2_X1   | 0.02490 | n1211       |            | 0.00493 | 0.00000 | 1.46520 | 
     | U1703    | A1 v -> ZN v  | AND2_X1   | 0.06290 | n912        |            | 0.02477 | 0.16850 | 1.63370 | 
     | U1492    |               | AOI22_X1  | 0.06290 | n912        |            | 0.02477 | 0.00000 | 1.63370 | 
     | U1492    | B1 v -> ZN ^  | AOI22_X1  | 0.09030 | n1102       |            | 0.00160 | 0.17060 | 1.80430 | 
     | U1491    |               | OAI221_X1 | 0.09030 | n1102       |            | 0.00160 | 0.00000 | 1.80430 | 
     | U1491    | A ^ -> ZN v   | OAI221_X1 | 0.06880 | n1101       |            | 0.00154 | 0.10580 | 1.91010 | 
     | U1490    |               | NOR4_X1   | 0.06880 | n1101       |            | 0.00154 | 0.00000 | 1.91010 | 
     | U1490    | A4 v -> ZN ^  | NOR4_X1   | 0.16380 | n1097       |            | 0.00161 | 0.33230 | 2.24240 | 
     | U1489    |               | NAND2_X1  | 0.16380 | n1097       |            | 0.00161 | 0.00000 | 2.24240 | 
     | U1489    | A2 ^ -> ZN v  | NAND2_X1  | 0.05640 | outA[15]    |            | 0.00500 | 0.10150 | 2.34391 | 
     |          |               | RegFile   | 0.05640 | outA[15]    |            | 0.00500 | 0.00000 | 2.34391 | 
     +---------------------------------------------------------------------------------------------------------+ 

