$date
	Thu Sep  1 11:47:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module magnitude_comparator_tb $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$var reg 4 $ data_a [3:0] $end
$var reg 4 % data_b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 1 # aeqb $end
$var wire 1 " agtb $end
$var wire 1 ! altb $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( x0 $end
$var wire 1 ) x1 $end
$var wire 1 * x2 $end
$var wire 1 + x3 $end
$var wire 1 , x4 $end
$var wire 1 - x5 $end
$var wire 1 . x6 $end
$var wire 1 / x7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
1-
0,
1+
0*
0)
0(
b11 '
b100 &
b11 %
b100 $
0#
1"
0!
$end
#1
1#
0"
1)
1*
1(
0-
b1 %
b1 '
b1 $
b1 &
#2
1!
0#
0/
0"
0*
0(
0)
0.
b100 %
b100 '
b11 $
b11 &
#3
0!
1#
0"
1*
1)
1(
0,
b1010 %
b1010 '
b1010 $
b1010 &
#4
0#
1"
0*
0)
1-
b1100 $
b1100 &
#5
