\section{Logique s√©quentielle}

\input{src/initiation_vhdl/logique_sequentielle/counter}
\input{src/initiation_vhdl/logique_sequentielle/state_machine}