ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f1xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NMI_Handler,"ax",%progbits
  20              		.align	2
  21              		.global	NMI_Handler
  22              		.thumb
  23              		.thumb_func
  25              	NMI_Handler:
  26              	.LFB65:
  27              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 2


  32:Core/Src/stm32f1xx_it.c **** 
  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** extern I2C_HandleTypeDef hi2c1;
  60:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  61:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  62:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  63:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart1;
  64:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  65:Core/Src/stm32f1xx_it.c **** 
  66:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  67:Core/Src/stm32f1xx_it.c **** 
  68:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  70:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32f1xx_it.c **** /**
  72:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  73:Core/Src/stm32f1xx_it.c ****   */
  74:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  75:Core/Src/stm32f1xx_it.c **** {
  28              		.loc 1 75 0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.L2:
  35 0000 FEE7     		b	.L2
  36              		.cfi_endproc
  37              	.LFE65:
  39 0002 00BF     		.section	.text.HardFault_Handler,"ax",%progbits
  40              		.align	2
  41              		.global	HardFault_Handler
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 3


  42              		.thumb
  43              		.thumb_func
  45              	HardFault_Handler:
  46              	.LFB66:
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f1xx_it.c **** 
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f1xx_it.c ****   while (1)
  81:Core/Src/stm32f1xx_it.c ****   {
  82:Core/Src/stm32f1xx_it.c ****   }
  83:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32f1xx_it.c **** }
  85:Core/Src/stm32f1xx_it.c **** 
  86:Core/Src/stm32f1xx_it.c **** /**
  87:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  88:Core/Src/stm32f1xx_it.c ****   */
  89:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  90:Core/Src/stm32f1xx_it.c **** {
  47              		.loc 1 90 0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L4:
  54 0000 FEE7     		b	.L4
  55              		.cfi_endproc
  56              	.LFE66:
  58 0002 00BF     		.section	.text.MemManage_Handler,"ax",%progbits
  59              		.align	2
  60              		.global	MemManage_Handler
  61              		.thumb
  62              		.thumb_func
  64              	MemManage_Handler:
  65              	.LFB67:
  91:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  92:Core/Src/stm32f1xx_it.c **** 
  93:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****   while (1)
  95:Core/Src/stm32f1xx_it.c ****   {
  96:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  98:Core/Src/stm32f1xx_it.c ****   }
  99:Core/Src/stm32f1xx_it.c **** }
 100:Core/Src/stm32f1xx_it.c **** 
 101:Core/Src/stm32f1xx_it.c **** /**
 102:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 103:Core/Src/stm32f1xx_it.c ****   */
 104:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 105:Core/Src/stm32f1xx_it.c **** {
  66              		.loc 1 105 0
  67              		.cfi_startproc
  68              		@ Volatile: function does not return.
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 4


  72              	.L6:
  73 0000 FEE7     		b	.L6
  74              		.cfi_endproc
  75              	.LFE67:
  77 0002 00BF     		.section	.text.BusFault_Handler,"ax",%progbits
  78              		.align	2
  79              		.global	BusFault_Handler
  80              		.thumb
  81              		.thumb_func
  83              	BusFault_Handler:
  84              	.LFB68:
 106:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f1xx_it.c **** 
 108:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****   while (1)
 110:Core/Src/stm32f1xx_it.c ****   {
 111:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 113:Core/Src/stm32f1xx_it.c ****   }
 114:Core/Src/stm32f1xx_it.c **** }
 115:Core/Src/stm32f1xx_it.c **** 
 116:Core/Src/stm32f1xx_it.c **** /**
 117:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 118:Core/Src/stm32f1xx_it.c ****   */
 119:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 120:Core/Src/stm32f1xx_it.c **** {
  85              		.loc 1 120 0
  86              		.cfi_startproc
  87              		@ Volatile: function does not return.
  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  91              	.L8:
  92 0000 FEE7     		b	.L8
  93              		.cfi_endproc
  94              	.LFE68:
  96 0002 00BF     		.section	.text.UsageFault_Handler,"ax",%progbits
  97              		.align	2
  98              		.global	UsageFault_Handler
  99              		.thumb
 100              		.thumb_func
 102              	UsageFault_Handler:
 103              	.LFB69:
 121:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 122:Core/Src/stm32f1xx_it.c **** 
 123:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****   while (1)
 125:Core/Src/stm32f1xx_it.c ****   {
 126:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 128:Core/Src/stm32f1xx_it.c ****   }
 129:Core/Src/stm32f1xx_it.c **** }
 130:Core/Src/stm32f1xx_it.c **** 
 131:Core/Src/stm32f1xx_it.c **** /**
 132:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 133:Core/Src/stm32f1xx_it.c ****   */
 134:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 5


 135:Core/Src/stm32f1xx_it.c **** {
 104              		.loc 1 135 0
 105              		.cfi_startproc
 106              		@ Volatile: function does not return.
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110              	.L10:
 111 0000 FEE7     		b	.L10
 112              		.cfi_endproc
 113              	.LFE69:
 115 0002 00BF     		.section	.text.SVC_Handler,"ax",%progbits
 116              		.align	2
 117              		.global	SVC_Handler
 118              		.thumb
 119              		.thumb_func
 121              	SVC_Handler:
 122              	.LFB70:
 136:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 137:Core/Src/stm32f1xx_it.c **** 
 138:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****   while (1)
 140:Core/Src/stm32f1xx_it.c ****   {
 141:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 143:Core/Src/stm32f1xx_it.c ****   }
 144:Core/Src/stm32f1xx_it.c **** }
 145:Core/Src/stm32f1xx_it.c **** 
 146:Core/Src/stm32f1xx_it.c **** /**
 147:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 148:Core/Src/stm32f1xx_it.c ****   */
 149:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 150:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 150 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 128 0000 7047     		bx	lr
 129              		.cfi_endproc
 130              	.LFE70:
 132 0002 00BF     		.section	.text.DebugMon_Handler,"ax",%progbits
 133              		.align	2
 134              		.global	DebugMon_Handler
 135              		.thumb
 136              		.thumb_func
 138              	DebugMon_Handler:
 139              	.LFB71:
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 152:Core/Src/stm32f1xx_it.c **** 
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 154:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 157:Core/Src/stm32f1xx_it.c **** }
 158:Core/Src/stm32f1xx_it.c **** 
 159:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 6


 160:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 161:Core/Src/stm32f1xx_it.c ****   */
 162:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 163:Core/Src/stm32f1xx_it.c **** {
 140              		.loc 1 163 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145 0000 7047     		bx	lr
 146              		.cfi_endproc
 147              	.LFE71:
 149 0002 00BF     		.section	.text.PendSV_Handler,"ax",%progbits
 150              		.align	2
 151              		.global	PendSV_Handler
 152              		.thumb
 153              		.thumb_func
 155              	PendSV_Handler:
 156              	.LFB72:
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 165:Core/Src/stm32f1xx_it.c **** 
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 167:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 168:Core/Src/stm32f1xx_it.c **** 
 169:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 170:Core/Src/stm32f1xx_it.c **** }
 171:Core/Src/stm32f1xx_it.c **** 
 172:Core/Src/stm32f1xx_it.c **** /**
 173:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 174:Core/Src/stm32f1xx_it.c ****   */
 175:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 176:Core/Src/stm32f1xx_it.c **** {
 157              		.loc 1 176 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0000 7047     		bx	lr
 163              		.cfi_endproc
 164              	.LFE72:
 166 0002 00BF     		.section	.text.SysTick_Handler,"ax",%progbits
 167              		.align	2
 168              		.global	SysTick_Handler
 169              		.thumb
 170              		.thumb_func
 172              	SysTick_Handler:
 173              	.LFB73:
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 178:Core/Src/stm32f1xx_it.c **** 
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 180:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 181:Core/Src/stm32f1xx_it.c **** 
 182:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 183:Core/Src/stm32f1xx_it.c **** }
 184:Core/Src/stm32f1xx_it.c **** 
 185:Core/Src/stm32f1xx_it.c **** /**
 186:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 7


 187:Core/Src/stm32f1xx_it.c ****   */
 188:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 189:Core/Src/stm32f1xx_it.c **** {
 174              		.loc 1 189 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		.loc 1 189 0
 179 0000 08B5     		push	{r3, lr}
 180              	.LCFI0:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 3, -8
 183              		.cfi_offset 14, -4
 190:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 191:Core/Src/stm32f1xx_it.c **** 
 192:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 193:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 184              		.loc 1 193 0
 185 0002 FFF7FEFF 		bl	HAL_IncTick
 186              	.LVL0:
 187 0006 08BD     		pop	{r3, pc}
 188              		.cfi_endproc
 189              	.LFE73:
 191              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
 192              		.align	2
 193              		.global	DMA1_Channel4_IRQHandler
 194              		.thumb
 195              		.thumb_func
 197              	DMA1_Channel4_IRQHandler:
 198              	.LFB74:
 194:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 195:Core/Src/stm32f1xx_it.c **** 
 196:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 197:Core/Src/stm32f1xx_it.c **** }
 198:Core/Src/stm32f1xx_it.c **** 
 199:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 200:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 201:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 202:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 203:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 204:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 205:Core/Src/stm32f1xx_it.c **** 
 206:Core/Src/stm32f1xx_it.c **** /**
 207:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel4 global interrupt.
 208:Core/Src/stm32f1xx_it.c ****   */
 209:Core/Src/stm32f1xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 210:Core/Src/stm32f1xx_it.c **** {
 199              		.loc 1 210 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203 0000 08B5     		push	{r3, lr}
 204              	.LCFI1:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 3, -8
 207              		.cfi_offset 14, -4
 211:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 8


 212:Core/Src/stm32f1xx_it.c **** 
 213:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 214:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 208              		.loc 1 214 0
 209 0002 0248     		ldr	r0, .L18
 210 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 211              	.LVL1:
 212 0008 08BD     		pop	{r3, pc}
 213              	.L19:
 214 000a 00BF     		.align	2
 215              	.L18:
 216 000c 00000000 		.word	hdma_usart1_tx
 217              		.cfi_endproc
 218              	.LFE74:
 220              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 221              		.align	2
 222              		.global	DMA1_Channel5_IRQHandler
 223              		.thumb
 224              		.thumb_func
 226              	DMA1_Channel5_IRQHandler:
 227              	.LFB75:
 215:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 216:Core/Src/stm32f1xx_it.c **** 
 217:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 218:Core/Src/stm32f1xx_it.c **** }
 219:Core/Src/stm32f1xx_it.c **** 
 220:Core/Src/stm32f1xx_it.c **** /**
 221:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel5 global interrupt.
 222:Core/Src/stm32f1xx_it.c ****   */
 223:Core/Src/stm32f1xx_it.c **** void DMA1_Channel5_IRQHandler(void)
 224:Core/Src/stm32f1xx_it.c **** {
 228              		.loc 1 224 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232 0000 08B5     		push	{r3, lr}
 233              	.LCFI2:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 3, -8
 236              		.cfi_offset 14, -4
 225:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 226:Core/Src/stm32f1xx_it.c **** 
 227:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 228:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 237              		.loc 1 228 0
 238 0002 0248     		ldr	r0, .L22
 239 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 240              	.LVL2:
 241 0008 08BD     		pop	{r3, pc}
 242              	.L23:
 243 000a 00BF     		.align	2
 244              	.L22:
 245 000c 00000000 		.word	hdma_usart1_rx
 246              		.cfi_endproc
 247              	.LFE75:
 249              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 250              		.align	2
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 9


 251              		.global	TIM2_IRQHandler
 252              		.thumb
 253              		.thumb_func
 255              	TIM2_IRQHandler:
 256              	.LFB76:
 229:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 230:Core/Src/stm32f1xx_it.c **** 
 231:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 1 */
 232:Core/Src/stm32f1xx_it.c **** }
 233:Core/Src/stm32f1xx_it.c **** 
 234:Core/Src/stm32f1xx_it.c **** /**
 235:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 236:Core/Src/stm32f1xx_it.c ****   */
 237:Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 238:Core/Src/stm32f1xx_it.c **** {
 257              		.loc 1 238 0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261 0000 08B5     		push	{r3, lr}
 262              	.LCFI3:
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 3, -8
 265              		.cfi_offset 14, -4
 239:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 240:Core/Src/stm32f1xx_it.c **** 
 241:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 242:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 266              		.loc 1 242 0
 267 0002 0248     		ldr	r0, .L26
 268 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 269              	.LVL3:
 270 0008 08BD     		pop	{r3, pc}
 271              	.L27:
 272 000a 00BF     		.align	2
 273              	.L26:
 274 000c 00000000 		.word	htim2
 275              		.cfi_endproc
 276              	.LFE76:
 278              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 279              		.align	2
 280              		.global	I2C1_EV_IRQHandler
 281              		.thumb
 282              		.thumb_func
 284              	I2C1_EV_IRQHandler:
 285              	.LFB77:
 243:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 244:Core/Src/stm32f1xx_it.c **** 
 245:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 246:Core/Src/stm32f1xx_it.c **** }
 247:Core/Src/stm32f1xx_it.c **** 
 248:Core/Src/stm32f1xx_it.c **** /**
 249:Core/Src/stm32f1xx_it.c ****   * @brief This function handles I2C1 event interrupt.
 250:Core/Src/stm32f1xx_it.c ****   */
 251:Core/Src/stm32f1xx_it.c **** void I2C1_EV_IRQHandler(void)
 252:Core/Src/stm32f1xx_it.c **** {
 286              		.loc 1 252 0
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 10


 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0000 08B5     		push	{r3, lr}
 291              	.LCFI4:
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 3, -8
 294              		.cfi_offset 14, -4
 253:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 0 */
 254:Core/Src/stm32f1xx_it.c **** 
 255:Core/Src/stm32f1xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 0 */
 256:Core/Src/stm32f1xx_it.c ****   HAL_I2C_EV_IRQHandler(&hi2c1);
 295              		.loc 1 256 0
 296 0002 0248     		ldr	r0, .L30
 297 0004 FFF7FEFF 		bl	HAL_I2C_EV_IRQHandler
 298              	.LVL4:
 299 0008 08BD     		pop	{r3, pc}
 300              	.L31:
 301 000a 00BF     		.align	2
 302              	.L30:
 303 000c 00000000 		.word	hi2c1
 304              		.cfi_endproc
 305              	.LFE77:
 307              		.section	.text.USART1_IRQHandler,"ax",%progbits
 308              		.align	2
 309              		.global	USART1_IRQHandler
 310              		.thumb
 311              		.thumb_func
 313              	USART1_IRQHandler:
 314              	.LFB78:
 257:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN I2C1_EV_IRQn 1 */
 258:Core/Src/stm32f1xx_it.c **** 
 259:Core/Src/stm32f1xx_it.c ****   /* USER CODE END I2C1_EV_IRQn 1 */
 260:Core/Src/stm32f1xx_it.c **** }
 261:Core/Src/stm32f1xx_it.c **** 
 262:Core/Src/stm32f1xx_it.c **** /**
 263:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USART1 global interrupt.
 264:Core/Src/stm32f1xx_it.c ****   */
 265:Core/Src/stm32f1xx_it.c **** void USART1_IRQHandler(void)
 266:Core/Src/stm32f1xx_it.c **** {
 315              		.loc 1 266 0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319 0000 08B5     		push	{r3, lr}
 320              	.LCFI5:
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 3, -8
 323              		.cfi_offset 14, -4
 267:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 268:Core/Src/stm32f1xx_it.c **** 
 269:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 270:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 324              		.loc 1 270 0
 325 0002 0248     		ldr	r0, .L34
 326 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 327              	.LVL5:
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 11


 328 0008 08BD     		pop	{r3, pc}
 329              	.L35:
 330 000a 00BF     		.align	2
 331              	.L34:
 332 000c 00000000 		.word	huart1
 333              		.cfi_endproc
 334              	.LFE78:
 336              		.text
 337              	.Letext0:
 338              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\mach
 339              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\sys\
 340              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 341              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 342              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 343              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 344              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 345              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 346              		.file 10 "Drivers/CMSIS/Include/core_cm3.h"
 347              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\master\AppData\Local\Temp\ccSRbWCM.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:20     .text.NMI_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:25     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:40     .text.HardFault_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:45     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:59     .text.MemManage_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:64     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:78     .text.BusFault_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:83     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:97     .text.UsageFault_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:102    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:116    .text.SVC_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:121    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:133    .text.DebugMon_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:138    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:150    .text.PendSV_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:155    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:167    .text.SysTick_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:172    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:192    .text.DMA1_Channel4_IRQHandler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:197    .text.DMA1_Channel4_IRQHandler:00000000 DMA1_Channel4_IRQHandler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:216    .text.DMA1_Channel4_IRQHandler:0000000c $d
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:221    .text.DMA1_Channel5_IRQHandler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:226    .text.DMA1_Channel5_IRQHandler:00000000 DMA1_Channel5_IRQHandler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:245    .text.DMA1_Channel5_IRQHandler:0000000c $d
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:250    .text.TIM2_IRQHandler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:255    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:274    .text.TIM2_IRQHandler:0000000c $d
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:279    .text.I2C1_EV_IRQHandler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:284    .text.I2C1_EV_IRQHandler:00000000 I2C1_EV_IRQHandler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:303    .text.I2C1_EV_IRQHandler:0000000c $d
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:308    .text.USART1_IRQHandler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:313    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\master\AppData\Local\Temp\ccSRbWCM.s:332    .text.USART1_IRQHandler:0000000c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_DMA_IRQHandler
hdma_usart1_tx
hdma_usart1_rx
HAL_TIM_IRQHandler
htim2
HAL_I2C_EV_IRQHandler
hi2c1
HAL_UART_IRQHandler
huart1
