
---------- Begin Simulation Statistics ----------
final_tick                               1646081069535                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 572767                       # Simulator instruction rate (inst/s)
host_mem_usage                                8641496                       # Number of bytes of host memory used
host_op_rate                                   997469                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3110.77                       # Real time elapsed on the host
host_tick_rate                              529155381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1781746136                       # Number of instructions simulated
sim_ops                                    3102896114                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.646081                       # Number of seconds simulated
sim_ticks                                1646081069535                       # Number of ticks simulated
system.cpu0.Branches                         78178859                       # Number of branches fetched
system.cpu0.committedInsts                  781746135                       # Number of instructions committed
system.cpu0.committedOps                   1485320146                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  312692027                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       152933                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  156347523                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           35                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1016271248                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      4943186394                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                4943186394                       # Number of busy cycles
system.cpu0.num_cc_register_reads           390894558                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          469048331                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts     78176891                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  4897                       # Number of float alu accesses
system.cpu0.num_fp_insts                         4897                       # number of float instructions
system.cpu0.num_fp_register_reads                7371                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               3662                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1100                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1485316351                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1485316351                       # number of integer instructions
system.cpu0.num_int_register_reads         2970628720                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1250789715                       # number of times the integer registers were written
system.cpu0.num_load_insts                  312691995                       # Number of load instructions
system.cpu0.num_mem_refs                    469039490                       # number of memory refs
system.cpu0.num_store_insts                 156347495                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1049      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1016276482     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      51      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      224      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    196      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     654      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                     942      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1058      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               312691222     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              156346754     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                773      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               741      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1485320146                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.Branches                         23008527                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   1617575968                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  343819956                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        68713                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   99058720                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        33418                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1364911729                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          128                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      4943186395                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                4943186395                       # Number of busy cycles
system.cpu1.num_cc_register_reads           227944540                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          797988446                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     19304568                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              44477827                       # Number of float alu accesses
system.cpu1.num_fp_insts                     44477827                       # number of float instructions
system.cpu1.num_fp_register_reads            53302410                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           33595578                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2570266                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1597434578                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1597434578                       # number of integer instructions
system.cpu1.num_int_register_reads         3747515143                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1554931162                       # number of times the integer registers were written
system.cpu1.num_load_insts                  343812017                       # Number of load instructions
system.cpu1.num_mem_refs                    442870477                       # number of memory refs
system.cpu1.num_store_insts                  99058460                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              2034530      0.13%      0.13% # Class of executed instruction
system.cpu1.op_class::IntAlu               1058697980     65.45%     65.58% # Class of executed instruction
system.cpu1.op_class::IntMult                94970277      5.87%     71.45% # Class of executed instruction
system.cpu1.op_class::IntDiv                    97135      0.01%     71.45% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1716706      0.11%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::SimdAdd                    1792      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     71.56% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 2854714      0.18%     71.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                     192      0.00%     71.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                    3968      0.00%     71.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                3003961      0.19%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdMult                    400      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1298      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     71.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd            5186086      0.32%     72.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            2520598      0.16%     72.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 15      0.00%     72.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     72.40% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult           3615839      0.22%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     72.62% # Class of executed instruction
system.cpu1.op_class::MemRead               329452459     20.37%     92.99% # Class of executed instruction
system.cpu1.op_class::MemWrite               89748799      5.55%     98.54% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           14359558      0.89%     99.42% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           9309661      0.58%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1617575968                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  579                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10070572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20404213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33251503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66503947                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1541                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8479524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1808597                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8261975                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1854117                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1854117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8479524                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30737854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30737854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30737854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    777103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    777103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               777103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10333641                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10333641    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10333641                       # Request fanout histogram
system.membus.reqLayer4.occupancy         41268969489                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        55247199157                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1016270795                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1016270795                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1016270795                       # number of overall hits
system.cpu0.icache.overall_hits::total     1016270795                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38246049                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38246049                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38246049                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38246049                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1016271248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1016271248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1016271248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1016271248                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84428.364238                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84428.364238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84428.364238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84428.364238                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37944351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37944351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37944351                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37944351                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83762.364238                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83762.364238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83762.364238                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83762.364238                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1016270795                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1016270795                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38246049                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38246049                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1016271248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1016271248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84428.364238                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84428.364238                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37944351                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37944351                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83762.364238                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83762.364238                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.097356                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1016271248                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2243424.388521                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.097356                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.800971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.800971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       8130170437                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      8130170437                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    459265206                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       459265206                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    459265206                       # number of overall hits
system.cpu0.dcache.overall_hits::total      459265206                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9774344                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9774344                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9774344                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9774344                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 663335895438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 663335895438                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 663335895438                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 663335895438                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    469039550                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    469039550                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    469039550                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    469039550                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67865.004080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67865.004080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67865.004080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67865.004080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         1765                       # number of writebacks
system.cpu0.dcache.writebacks::total             1765                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9774344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9774344                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9774344                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9774344                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 656826182334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 656826182334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 656826182334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 656826182334                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67199.004080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67199.004080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67199.004080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67199.004080                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9774336                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    302918594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      302918594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9773433                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9773433                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 663292902141                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 663292902141                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    312692027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    312692027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67866.930908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67866.930908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9773433                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9773433                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 656783795763                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 656783795763                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67200.930908                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67200.930908                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    156346612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     156346612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     42993297                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     42993297                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    156347523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    156347523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47193.520307                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47193.520307                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          911                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     42386571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     42386571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46527.520307                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46527.520307                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          469039550                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9774344                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.986806                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       3762090744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      3762090744                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1364909746                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1364909746                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1364909746                       # number of overall hits
system.cpu1.icache.overall_hits::total     1364909746                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1983                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1983                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1983                       # number of overall misses
system.cpu1.icache.overall_misses::total         1983                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    150971877                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    150971877                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    150971877                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    150971877                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1364911729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1364911729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1364911729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1364911729                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76133.069592                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76133.069592                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76133.069592                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76133.069592                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1471                       # number of writebacks
system.cpu1.icache.writebacks::total             1471                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1983                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1983                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    149651199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    149651199                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    149651199                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    149651199                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75467.069592                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75467.069592                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75467.069592                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75467.069592                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1471                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1364909746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1364909746                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    150971877                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    150971877                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1364911729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1364911729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76133.069592                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76133.069592                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    149651199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    149651199                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75467.069592                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75467.069592                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.983732                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1364911729                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1983                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         688306.469491                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.983732                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10919295815                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10919295815                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    419403012                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       419403012                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    419403012                       # number of overall hits
system.cpu1.dcache.overall_hits::total      419403012                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23475664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23475664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23475664                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23475664                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 457656411807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 457656411807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 457656411807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 457656411807                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    442878676                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    442878676                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    442878676                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    442878676                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.053007                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053007                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.053007                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053007                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19494.929379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19494.929379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19494.929379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19494.929379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14009770                       # number of writebacks
system.cpu1.dcache.writebacks::total         14009770                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     23475664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     23475664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     23475664                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     23475664                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 442021619583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 442021619583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 442021619583                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 442021619583                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053007                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053007                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053007                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053007                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18828.929379                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18828.929379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18828.929379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18828.929379                       # average overall mshr miss latency
system.cpu1.dcache.replacements              23475656                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    326712892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      326712892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17107064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17107064                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 255741714288                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 255741714288                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    343819956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    343819956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.049756                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.049756                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14949.480185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14949.480185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     17107064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     17107064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 244348409664                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 244348409664                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.049756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049756                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14283.480185                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14283.480185                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     92690120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      92690120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6368600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6368600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 201914697519                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 201914697519                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     99058720                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     99058720                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.064291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.064291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31704.722784                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31704.722784                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      6368600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      6368600                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 197673209919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 197673209919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064291                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31038.722784                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31038.722784                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          442878676                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         23475664                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.865438                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3566505072                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3566505072                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2361257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            20557340                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22918803                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2361257                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                205                       # number of overall hits
system.l2.overall_hits::.cpu1.data           20557340                       # number of overall hits
system.l2.overall_hits::total                22918803                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7413087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2918324                       # number of demand (read+write) misses
system.l2.demand_misses::total               10333641                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7413087                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1778                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2918324                       # number of overall misses
system.l2.overall_misses::total              10333641                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37475820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 627356613069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    145932255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 242790750549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     870330771693                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37475820                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 627356613069                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    145932255                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 242790750549                       # number of overall miss cycles
system.l2.overall_miss_latency::total    870330771693                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9774344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        23475664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33252444                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9774344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       23475664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33252444                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.758423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.896621                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.124313                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310763                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.758423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.896621                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.124313                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82911.106195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84628.254473                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82076.633858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83195.269116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84223.050878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82911.106195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84628.254473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82076.633858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83195.269116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84223.050878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1808597                       # number of writebacks
system.l2.writebacks::total                   1808597                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7413087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2918324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10333641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7413087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2918324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10333641                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34390183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 576754117002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133791014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 222870098481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 799792396680                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34390183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 576754117002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133791014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 222870098481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 799792396680                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.758423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.896621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.124313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.310763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.758423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.896621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.124313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310763                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76084.475664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77802.151385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75248.039370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76369.210026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77396.959763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76084.475664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77802.151385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75248.039370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76369.210026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77396.959763                       # average overall mshr miss latency
system.l2.replacements                       10071958                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14011535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14011535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14011535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14011535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1511                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          155                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           155                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          4514922                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4515394                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1853678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1854117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     37112517                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153681367797                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  153718480314                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      6368600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6369511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.481888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.291065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84538.763098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82906.183165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82906.569712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1853678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1854117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     34115961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 141028188019                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141062303980                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.481888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.291065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.291093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77712.895216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76080.197326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76080.583901                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37475820                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    145932255                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    183408075                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.896621                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82911.106195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82076.633858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82245.773543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34390183                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133791014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    168181197                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.896621                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76084.475664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75248.039370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75417.577130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2360785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     16042418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18403203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7412648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1064646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8477294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 627319500552                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89109382752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 716428883304                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9773433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     17107064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26880497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.758449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.062234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.315370                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84628.259773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83698.602871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84511.506066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7412648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1064646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8477294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 576720001041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81841910462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 658561911503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.758449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.062234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.315370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77802.156671                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76872.416242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77685.392473                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258589.339885                       # Cycle average of tags in use
system.l2.tags.total_refs                    66503792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10334102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.435372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.977093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       22.274408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    187374.504621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       77.493340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    71104.090424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.714777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.271241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        49082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       207928                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1074397254                       # Number of tag accesses
system.l2.tags.data_accesses               1074397254                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     474437568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     186772736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          661353024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        142720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    115750208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       115750208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7413087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2918324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10333641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1808597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1808597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        288222480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            69129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        113465090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             401774272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        69129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            86703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70318656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70318656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70318656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       288222480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           69129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       113465090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            472092928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1808597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7413087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2916299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005029149500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       103402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       103402                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22852263                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1706703                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10333641                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1808597                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10333641                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1808597                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            323322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            323241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            323493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            322788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            322693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            323005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            322944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            322414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            322942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            323012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           322847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           322844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           323267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           322903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           322722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           323150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           322771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           322567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           323148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           322753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           323074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           322966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           322647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           322851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           322747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           322848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           322931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           322378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           322485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           323007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           322597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           322259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             56591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             56449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            56560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            56567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            56542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            56454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            56451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            56440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            56460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            56486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            56485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            56501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            56558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            56458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            56492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            56456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            56449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            56444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            56513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            56488                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 213687223509                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34424944512                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            394407850581                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20682.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38174.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10333641                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1808597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9433726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  897888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  74557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  78357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 102678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 103607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 103556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 103621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 103523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 103559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 103535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 103538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 103614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 103528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 103834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 103406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 103403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 103403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 103402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 103402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12140150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     12140150    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12140150                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       103402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.916104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.739460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    783.072972                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       103401    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::249856-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        103402                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       103402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.490319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.468042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24927     24.11%     24.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3869      3.74%     27.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            73587     71.17%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1017      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        103402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              661223424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               115746176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               661353024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            115750208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       401.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    401.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1646081023248                       # Total gap between requests
system.mem_ctrls.avgGap                     135566.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    474437568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    186643136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    115746176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17573.861054226109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 288222479.913473188877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 69129.037509765534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 113386357.120749011636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70316206.256291508675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7413087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2918324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1808597                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16680504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 285709146364                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64068392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 108617955321                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 89352587939283                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36903.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38541.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36033.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37219.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49404365.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         9461835111.456142                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         16703778139.058443                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        14164427537.776392                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       2131824648.908477                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     142888704441.359314                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     114502722937.052856                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     458233296150.862732                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       758086588966.020630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        460.540251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1330570865972                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73996650000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 241513553563                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         9469223434.943869                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16716821371.677462                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        14174186784.515574                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2134608334.988469                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     142888704441.359314                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     114566252866.911148                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     458189437925.163879                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       758139235159.114624                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        460.572234                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1330391361353                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73996650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 241693058182                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1646081069535                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26882933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15820132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1511                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27501818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6369511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6369511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2436                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26880497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     29323024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     70426984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99756391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    625670976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       221056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2399067776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3024991360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10071958                       # Total snoops (count)
system.tol2bus.snoopTraffic                 115750208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         43324402                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43322861    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1541      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           43324402                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31478502987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       23452360976                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1981681                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9774226872                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            453211                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
