---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AMDGPUDisassembler.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>

This file contains definition for <a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a> ISA disassembler. <a href="#details">More...</a>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Disassembler/AMDGPUDisassembler.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/AMDGPUMCTargetDesc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/mctargetdesc/amdgpumctargetdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="SIDefines.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h"
  isLocal="true" />
<IncludesListItem
  filePath="SIRegisterInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="TargetInfo/AMDGPUTargetInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/targetinfo/amdgputargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="Utils/AMDGPUAsmUtils.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/utils/amdgpuasmutils-h"
  isLocal="true" />
<IncludesListItem
  filePath="Utils/AMDGPUBaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/utils/amdgpubaseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm-c/DisassemblerTypes.h"
  permalink="/docs/api/files/include/include/llvm-c/disassemblertypes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/BinaryFormat/ELF.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/binaryformat/elf-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCAsmInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcasminfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCContext.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mccontext-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDecoderOps.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcdecoderops-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCExpr.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcexpr-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrDesc.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/AMDHSAKernelDescriptor.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/amdhsakerneldescriptor-h"
  isLocal="true" />
<IncludesListItem
  filePath="AMDGPUGenDisassemblerTables.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/vopmodifiers">VOPModifiers</a></>}>
</MembersIndexItem>

</MembersIndex>

## Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#af93d373e6e95b58feb6c1fdf50a0e396">DecodeStatus</a> = <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></>}
  name={<><a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a> (MCInst &amp;Inst, const MCOperand &amp;Opnd)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aff9a81d3a94f8d3b4530e6430d5c772c">adjustMFMA&#95;F8F6F4OpRegClass</a> (const MCRegisterInfo &amp;MRI, MCOperand &amp;MO, uint8&#95;t NumRegs)</>}>
Adjust the register values used by V&#95;MFMA&#95;F8F6F4&#95;f8&#95;f8 instructions to the appropriate subregister for the used format width. <a href="#aff9a81d3a94f8d3b4530e6430d5c772c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/vopmodifiers">VOPModifiers</a></>}
  name={<><a href="#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a> (const MCInst &amp;MI, bool IsVOP3P=false)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;</>}
  name={<><a href="#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a> (const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcsymbolizer">MCSymbolizer</a> &#42;</>}
  name={<><a href="#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a> (const Triple &amp;, LLVMOpInfoCallback, LLVMSymbolLookupCallback, void &#42;DisInfo, MCContext &#42;Ctx, std::unique&#95;ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/error">Error</a></>}
  name={<><a href="#aff86ab78c9551cfaa6fd58da22f49dc5">createReservedKDBitsError</a> (uint32&#95;t Mask, unsigned BaseBytes, const char &#42;Msg=&quot;&quot;)</>}>
Create an error object to return from onSymbolStart for reserved kernel descriptor bits being set. <a href="#aff86ab78c9551cfaa6fd58da22f49dc5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/error">Error</a></>}
  name={<><a href="#aef7ddc0af2349fa45789289f716de36a">createReservedKDBytesError</a> (unsigned BaseInBytes, unsigned WidthInBytes)</>}>
Create an error object to return from onSymbolStart for reserved kernel descriptor bytes being set. <a href="#aef7ddc0af2349fa45789289f716de36a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#af3c6d1f202232b10665e32f3c9c5170a">decodeAV10</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ac34073953af52bfb6d10afcfa08233cd">decodeAVLdSt</a> (MCInst &amp;Inst, unsigned Imm, AMDGPUDisassembler::OpWidthTy Opw, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy Opw&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4ddc5958507d83b34305967186bb3ad1">decodeAVLdSt</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a> (MCInst &amp;Inst, unsigned Val, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4e82e523aa3cdb6231fee9301ec1e93b">decodeDpp8FI</a> (MCInst &amp;Inst, unsigned Val, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ab13514a8df17e5cc0eb7a570110c8aaa">decodeOperand&#95;KImmFP</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a358acca39fd0fcf3a282b6050564162f">decodeOperand&#95;VGPR&#95;16</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a518f398e1650cebe32756b5cb45c3da8">decodeOperand&#95;VSrc&#95;f64</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ab64db06c075d376148faa2794e8a4d0c">decodeOperand&#95;VSrcT16</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a501ee3504108a954dc813a4712ed3cb7">decodeOperand&#95;VSrcT16&#95;Lo128</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a7efe6ae246d870766f8d98f24906cde6">decodeOperand&#95;VSrcT16&#95;Lo128&#95;Deferred</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a> (MCInst &amp;Inst, unsigned Val, uint64&#95;t Addr, const void &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a5dc7b2dd9907d083db5fb49ac5490b97">decodeSOPPBrTarget</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#af2f35a568e622ec0fa2fc9a0678d3d48">decodeSplitBarrier</a> (MCInst &amp;Inst, unsigned Val, uint64&#95;t Addr, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a35212d69efb20b5a402c000fc99bc2fa">decodeSrcA9</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#aa8e88e4f3dac78e1282e220487ae2ab9">decodeSrcAV10</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a> (MCInst &amp;Inst, unsigned EncSize, AMDGPUDisassembler::OpWidthTy OpWidth, unsigned Imm, unsigned EncImm, bool MandatoryLiteral, unsigned ImmWidth, AMDGPU::OperandSemantics Sema, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a89ff868f77585a2e2f4ed4cb3495b627">decodeSrcReg9</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a0e3809fc5da6085c65e5c7ed95d60485">decodeSrcRegOrImm9</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a67efe1254e42ec0e86f7823257a40a38">decodeSrcRegOrImmA9</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt; ... &gt;</>}
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a4d5e8e8a196119453b96d7b758d8008b">decodeSrcRegOrImmDeferred9</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a31d2138e4e8a3d618d9841a3b13c5609">decodeVersionImm</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#ac4f043e93fc1f83ea48a4f98bdfa8958">DecodeVGPR&#95;16&#95;Lo128RegisterClass</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></>}
  name={<><a href="#a869eb0ec1821f8576c98ced8745b1f30">DecodeVGPR&#95;16RegisterClass</a> (MCInst &amp;Inst, unsigned Imm, uint64&#95;t, const MCDisassembler &#42;Decoder)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a></>}
  name={<><a href="#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a> (ArrayRef&lt; uint8&#95;t &gt; &amp;Bytes)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a></>}
  name={<><a href="#a7d8ee6944c8121c49c2a8da4b1695fe7">eat16Bytes</a> (ArrayRef&lt; uint8&#95;t &gt; &amp;Bytes)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;typename T&gt;</>}
  type="T"
  name={<><a href="#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a> (ArrayRef&lt; uint8&#95;t &gt; &amp;Bytes)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smallstring">SmallString</a>&lt; 32 &gt;</>}
  name={<><a href="#a198680a0e69a43b37693d17862fffe63">getBitRangeFromMask</a> (uint32&#95;t Mask, unsigned BaseBytes)</>}>
Print a string describing the reserved bit range specified by Mask with offset BaseBytes for use in error comments. <a href="#a198680a0e69a43b37693d17862fffe63">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#a51cb222cd0ee12f7f7eb5c1aba1f1803">getInlineImmVal16</a> (unsigned Imm, AMDGPU::OperandSemantics Sema)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a> (unsigned Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a> (unsigned Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#a596016f0072634c2d21a74e672d29719">getInlineImmValBF16</a> (unsigned Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>int64&#95;t</>}
  name={<><a href="#ad74d02e562b22b0af8c697d2df57a09e">getInlineImmValF16</a> (unsigned Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a> (MCInst &amp;MI, const MCOperand &amp;Op, uint16&#95;t NameIdx)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a67245482e0fb8189af448dfed2bc154a">IsAGPROperand</a> (const MCInst &amp;Inst, int OpIdx, const MCRegisterInfo &#42;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> void</>}
  name={<><a href="#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>&nbsp;&nbsp;&nbsp;<a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, #MASK, &quot;&quot;)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a00cbaf3dc4f08d1784589594dfe6149d">CHECK&#95;RESERVED&#95;BITS&#95;DESC</a>&nbsp;&nbsp;&nbsp;  <a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, &quot;&quot;)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>&nbsp;&nbsp;&nbsp;  <a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, &quot;, &quot; MSG)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#acdfbcf188e2d4a80837e89de2ccdffab">if</a> (FourByteBuffer &amp; (MASK)) &#123;                                             \\
      return createStringError(std::errc::invalid&#95;argument,                    \\
                               &quot;kernel descriptor &quot; DESC                       \\
                               &quot; reserved %s set&quot; MSG,                         \\
                               <a href="#a198680a0e69a43b37693d17862fffe63">getBitRangeFromMask</a>((MASK), 0).c&#95;str());        \\
    &#125;                                                                          \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ac67c208c1ef5d548e50e8d2efb76fc2c">CHECK&#95;RESERVED&#95;BITS&#95;MSG</a>&nbsp;&nbsp;&nbsp;  <a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, #MASK, &quot;, &quot; MSG)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;amdgpu-disassembler&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#afec291717f10788ac7009575db1dc651">DECODE&#95;OPERAND</a>&nbsp;&nbsp;&nbsp;  static <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> StaticDecoderName(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, unsigned Imm,            \\
                                        uint64&#95;t /&#42;Addr&#42;/,                     \\
                                        <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;       \\
    auto DAsm = static&#95;cast&lt;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;&gt;(Decoder);              \\
    return <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;DecoderName(Imm));                           \\
  &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>&nbsp;&nbsp;&nbsp;  <a href="#a36efcd12c7aade02f99937d563a9dd16">DECODE&#95;SrcOp</a>(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, false, 0)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>&nbsp;&nbsp;&nbsp;  static <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Decode##RegClass##RegisterClass(                         \\
      <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, unsigned Imm, uint64&#95;t /&#42;Addr&#42;/,                           \\
      <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;                                         \\
    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1 &lt;&lt; 8) &amp;&amp; &quot;8-bit encoding&quot;);                                \\
    auto DAsm = static&#95;cast&lt;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;&gt;(Decoder);              \\
    return <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(                                                         \\
        Inst, DAsm-&gt;createRegOperand(AMDGPU::RegClass##RegClassID, Imm));      \\
  &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a5d7e4c42994334246aaea74d14f0f08c">DECODE&#95;SDWA</a>&nbsp;&nbsp;&nbsp;<a href="#afec291717f10788ac7009575db1dc651">DECODE&#95;OPERAND</a>(decodeSDWA##DecName, decodeSDWA##DecName)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a36efcd12c7aade02f99937d563a9dd16">DECODE&#95;SrcOp</a>&nbsp;&nbsp;&nbsp;  static <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Name(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, unsigned Imm, uint64&#95;t /&#42;Addr&#42;/,      \\
                           <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;                    \\
    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1 &lt;&lt; EncSize) &amp;&amp; #EncSize &quot;-bit encoding&quot;);                  \\
    auto DAsm = static&#95;cast&lt;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;&gt;(Decoder);              \\
    return <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst,                                                    \\
                      DAsm-&gt;<a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(AMDGPUDisassembler::OpWidth, EncImm,   \\
                                        MandatoryLiteral, ImmWidth));          \\
  &#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>&nbsp;&nbsp;&nbsp;(<a href="/docs/api/files/include/include/llvm/include/llvm/support/amdhsakerneldescriptor-h/#a286f2813b785a6b1d7f9c688580c2dc4">AMDHSA&#95;BITS&#95;GET</a>(FourByteBuffer, MASK))</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot; &lt;&lt; <a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(MASK) &lt;&lt; &#39;\\n&#39;;            \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;                                        \\
             &lt;&lt; ((TwoByteBuffer &amp; MASK) &gt;&gt; (MASK##&#95;SHIFT)) &lt;&lt; &#39;\\n&#39;;            \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    KdStream &lt;&lt; Indent &lt;&lt; MAI.getCommentString() &lt;&lt; &#39; &#39; &lt;&lt; DIRECTIVE &quot; &quot;       \\
             &lt;&lt; <a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(MASK) &lt;&lt; &#39;\\n&#39;;                                       \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aac8b18da22658e7589a0286322114803">SGPR&#95;MAX</a>&nbsp;&nbsp;&nbsp;  (isGFX10Plus() ? AMDGPU::EncValues::SGPR&#95;MAX&#95;GFX10                           \\
                 : AMDGPU::EncValues::SGPR&#95;MAX&#95;SI)</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

This file contains definition for <a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a> ISA disassembler.

<SectionDefinition>

## Typedefs

### DecodeStatus {#af93d373e6e95b58feb6c1fdf50a0e396}

<MemberDefinition
  prototype="using DecodeStatus =  llvm::MCDisassembler::DecodeStatus">

Definition at line <a href="#l00046">46</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### addOperand() {#a9fafc367cabbdce17ed971f70373c7c9}

<MemberDefinition
  prototype={<>static MCDisassembler::DecodeStatus addOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp; Opnd)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### adjustMFMA&#95;F8F6F4OpRegClass() {#aff9a81d3a94f8d3b4530e6430d5c772c}

<MemberDefinition
  prototype={<>static void adjustMFMA&#95;F8F6F4OpRegClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; MRI, <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp; MO, uint8&#95;t NumRegs)</>}
  labels = {["static"]}>
Adjust the register values used by V&#95;MFMA&#95;F8F6F4&#95;f8&#95;f8 instructions to the appropriate subregister for the used format width.

Definition at line <a href="#l00861">861</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### collectVOPModifiers() {#a0670115d0e8597ec2618045c1076d811}

<MemberDefinition
  prototype={<>static VOPModifiers collectVOPModifiers (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MI, bool IsVOP3P=false)</>}
  labels = {["static"]}>

Definition at line <a href="#l00921">921</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### createAMDGPUDisassembler() {#abb9c73627ba15ed73cd8b8502c4137b3}

<MemberDefinition
  prototype={<>static MCDisassembler &#42; createAMDGPUDisassembler (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/target">Target</a> &amp; T, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx)</>}
  labels = {["static"]}>

Definition at line <a href="#l02603">2603</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### createAMDGPUSymbolizer() {#ad088e3815766f6d9b2e8485f2e89351b}

<MemberDefinition
  prototype={<>static MCSymbolizer &#42; createAMDGPUSymbolizer (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;, <a href="/docs/api/groups/llvmcdisassembler/#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a>, <a href="/docs/api/groups/llvmcdisassembler/#ga05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a>, void &#42; DisInfo, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &#42; Ctx, std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mcrelocationinfo">MCRelocationInfo</a> &gt; &amp;&amp; RelInfo)</>}
  labels = {["static"]}>

Definition at line <a href="#l02594">2594</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### createReservedKDBitsError() {#aff86ab78c9551cfaa6fd58da22f49dc5}

<MemberDefinition
  prototype={<>static Error createReservedKDBitsError (uint32&#95;t Mask, unsigned BaseBytes, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; Msg=&quot;&quot;)</>}
  labels = {["static"]}>
Create an error object to return from onSymbolStart for reserved kernel descriptor bits being set.

Definition at line <a href="#l02296">2296</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### createReservedKDBytesError() {#aef7ddc0af2349fa45789289f716de36a}

<MemberDefinition
  prototype="static Error createReservedKDBytesError (unsigned BaseInBytes, unsigned WidthInBytes)"
  labels = {["static"]}>
Create an error object to return from onSymbolStart for reserved kernel descriptor bytes being set.

Definition at line <a href="#l02305">2305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeAV10() {#af3c6d1f202232b10665e32f3c9c5170a}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  prototype={<>static DecodeStatus decodeAV10 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00187">187</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeAVLdSt() {#ac34073953af52bfb6d10afcfa08233cd}

<MemberDefinition
  prototype={<>static DecodeStatus decodeAVLdSt (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> Opw, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00412">412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeAVLdSt() {#a4ddc5958507d83b34305967186bb3ad1}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy Opw&gt;</>}
  prototype={<>static DecodeStatus decodeAVLdSt (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00447">447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeBoolReg() {#ad52fe682480e5a4022a50ddb9b03b80a}

<MemberDefinition
  prototype={<>static DecodeStatus decodeBoolReg (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Val, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00115">115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeDpp8FI() {#a4e82e523aa3cdb6231fee9301ec1e93b}

<MemberDefinition
  prototype={<>static DecodeStatus decodeDpp8FI (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Val, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00128">128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperand&#95;KImmFP() {#ab13514a8df17e5cc0eb7a570110c8aaa}

<MemberDefinition
  prototype={<>static DecodeStatus decodeOperand&#95;KImmFP (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00385">385</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperand&#95;VGPR&#95;16() {#a358acca39fd0fcf3a282b6050564162f}

<MemberDefinition
  prototype={<>static DecodeStatus decodeOperand&#95;VGPR&#95;16 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00372">372</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperand&#95;VSrc&#95;f64() {#a518f398e1650cebe32756b5cb45c3da8}

<MemberDefinition
  prototype={<>static DecodeStatus decodeOperand&#95;VSrc&#95;f64 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00453">453</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperand&#95;VSrcT16() {#ab64db06c075d376148faa2794e8a4d0c}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth, unsigned ImmWidth, unsigned OperandSemantics&gt;</>}
  prototype={<>static DecodeStatus decodeOperand&#95;VSrcT16 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00356">356</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperand&#95;VSrcT16&#95;Lo128() {#a501ee3504108a954dc813a4712ed3cb7}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth, unsigned ImmWidth, unsigned OperandSemantics&gt;</>}
  prototype={<>static DecodeStatus decodeOperand&#95;VSrcT16&#95;Lo128 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00319">319</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperand&#95;VSrcT16&#95;Lo128&#95;Deferred() {#a7efe6ae246d870766f8d98f24906cde6}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth, unsigned ImmWidth, unsigned OperandSemantics&gt;</>}
  prototype={<>static DecodeStatus decodeOperand&#95;VSrcT16&#95;Lo128&#95;Deferred (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00338">338</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeOperandVOPDDstY() {#ac9fa71823613012495803a4be21971d3}

<MemberDefinition
  prototype={<>static DecodeStatus decodeOperandVOPDDstY (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Val, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> void &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00392">392</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSMEMOffset() {#a29ec63c03889b569a9f8ea9cc55e8f61}

<MemberDefinition
  prototype={<>static DecodeStatus decodeSMEMOffset (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00101">101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSOPPBrTarget() {#a5dc7b2dd9907d083db5fb49ac5490b97}

<MemberDefinition
  prototype={<>static DecodeStatus decodeSOPPBrTarget (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00088">88</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSplitBarrier() {#af2f35a568e622ec0fa2fc9a0678d3d48}

<MemberDefinition
  prototype={<>static DecodeStatus decodeSplitBarrier (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Val, uint64&#95;t Addr, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00121">121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcA9() {#a35212d69efb20b5a402c000fc99bc2fa}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  prototype={<>static DecodeStatus decodeSrcA9 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00206">206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcAV10() {#aa8e88e4f3dac78e1282e220487ae2ab9}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  prototype={<>static DecodeStatus decodeSrcAV10 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00215">215</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcOp() {#a724770ffa3ce3bb67ce53936f6123f72}

<MemberDefinition
  prototype={<>static DecodeStatus decodeSrcOp (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned EncSize, <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, unsigned Imm, unsigned EncImm, bool MandatoryLiteral, unsigned ImmWidth, <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00165">165</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcReg9() {#a89ff868f77585a2e2f4ed4cb3495b627}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth&gt;</>}
  prototype={<>static DecodeStatus decodeSrcReg9 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00195">195</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcRegOrImm9() {#a0e3809fc5da6085c65e5c7ed95d60485}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth, unsigned ImmWidth, unsigned OperandSemantics&gt;</>}
  prototype={<>static DecodeStatus decodeSrcRegOrImm9 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00229">229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcRegOrImmA9() {#a67efe1254e42ec0e86f7823257a40a38}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth, unsigned ImmWidth, unsigned OperandSemantics&gt;</>}
  prototype={<>static DecodeStatus decodeSrcRegOrImmA9 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00240">240</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeSrcRegOrImmDeferred9() {#a4d5e8e8a196119453b96d7b758d8008b}

<MemberDefinition
  template={<>template &lt;AMDGPUDisassembler::OpWidthTy OpWidth, unsigned ImmWidth, unsigned OperandSemantics&gt;</>}
  prototype={<>static DecodeStatus decodeSrcRegOrImmDeferred9 (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00249">249</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### decodeVersionImm() {#a31d2138e4e8a3d618d9841a3b13c5609}

<MemberDefinition
  prototype={<>static DecodeStatus decodeVersionImm (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00470">470</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVGPR&#95;16&#95;Lo128RegisterClass() {#ac4f043e93fc1f83ea48a4f98bdfa8958}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVGPR&#95;16&#95;Lo128RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00307">307</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DecodeVGPR&#95;16RegisterClass() {#a869eb0ec1821f8576c98ced8745b1f30}

<MemberDefinition
  prototype={<>static DecodeStatus DecodeVGPR&#95;16RegisterClass (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, unsigned Imm, uint64&#95;t, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42; Decoder)</>}
  labels = {["static"]}>

Definition at line <a href="#l00294">294</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### eat12Bytes() {#a434621cd1f8f1c0240a47b65ba19ea9b}

<MemberDefinition
  prototype={<>static DecoderUInt128 eat12Bytes (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; uint8&#95;t &gt; &amp; Bytes)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="#l00491">491</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### eat16Bytes() {#a7d8ee6944c8121c49c2a8da4b1695fe7}

<MemberDefinition
  prototype={<>static DecoderUInt128 eat16Bytes (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; uint8&#95;t &gt; &amp; Bytes)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="#l00502">502</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### eatBytes() {#aaff8a7b712c8ea0bb1275e621119e498}

<MemberDefinition
  template={<>template &lt;typename T&gt;</>}
  prototype={<>static T eatBytes (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; uint8&#95;t &gt; &amp; Bytes)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="#l00483">483</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### getBitRangeFromMask() {#a198680a0e69a43b37693d17862fffe63}

<MemberDefinition
  prototype={<>static SmallString&lt; 32 &gt; getBitRangeFromMask (uint32&#95;t Mask, unsigned BaseBytes)</>}
  labels = {["static"]}>
Print a string describing the reserved bit range specified by Mask with offset BaseBytes for use in error comments.

Mask is a single continuous range of 1s surrounded by zeros. The format here is meant to align with the tables that describe these bits in llvm.org/docs/AMDGPUUsage.html.

Definition at line <a href="#l01998">1998</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### getInlineImmVal16() {#a51cb222cd0ee12f7f7eb5c1aba1f1803}

<MemberDefinition
  prototype={<>static int64&#95;t getInlineImmVal16 (unsigned Imm, <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema)</>}
  labels = {["static"]}>

Definition at line <a href="#l01518">1518</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### getInlineImmVal32() {#a96eff11e4ce91e92cfaa3e59f7600100}

<MemberDefinition
  prototype={<>static int64&#95;t getInlineImmVal32 (unsigned Imm)</>}
  labels = {["static"]}>

Definition at line <a href="#l01418">1418</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### getInlineImmVal64() {#aadb457499c6b9db87a068c5ae53ba32e}

<MemberDefinition
  prototype={<>static int64&#95;t getInlineImmVal64 (unsigned Imm)</>}
  labels = {["static"]}>

Definition at line <a href="#l01443">1443</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### getInlineImmValBF16() {#a596016f0072634c2d21a74e672d29719}

<MemberDefinition
  prototype={<>static int64&#95;t getInlineImmValBF16 (unsigned Imm)</>}
  labels = {["static"]}>

Definition at line <a href="#l01493">1493</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### getInlineImmValF16() {#ad74d02e562b22b0af8c697d2df57a09e}

<MemberDefinition
  prototype={<>static int64&#95;t getInlineImmValF16 (unsigned Imm)</>}
  labels = {["static"]}>

Definition at line <a href="#l01468">1468</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### insertNamedMCOperand() {#a39c0a22d457ccc212829d0a052685264}

<MemberDefinition
  prototype={<>static int insertNamedMCOperand (<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp; Op, uint16&#95;t NameIdx)</>}
  labels = {["static"]}>

Definition at line <a href="#l00077">77</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### IsAGPROperand() {#a67245482e0fb8189af448dfed2bc154a}

<MemberDefinition
  prototype={<>static bool IsAGPROperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; Inst, int OpIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42; MRI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00398">398</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### LLVMInitializeAMDGPUDisassembler() {#abf297f3f63ca3282686b6b725d3ca818}

<MemberDefinition
  prototype={<>LLVM&#95;EXTERNAL&#95;VISIBILITY void LLVMInitializeAMDGPUDisassembler ()</>}>

Definition at line <a href="#l02609">2609</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### CHECK&#95;RESERVED&#95;BITS {#aa33da5c37d93576ec4aacb9ce7672368}

<MemberDefinition
  prototype={<>#define CHECK&#95;RESERVED&#95;BITS&nbsp;&nbsp;&nbsp;<a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, #MASK, &quot;&quot;)</>}>

Definition at line <a href="#l02037">2037</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### CHECK&#95;RESERVED&#95;BITS&#95;DESC {#a00cbaf3dc4f08d1784589594dfe6149d}

<MemberDefinition
  prototype={<>#define CHECK&#95;RESERVED&#95;BITS&#95;DESC&nbsp;&nbsp;&nbsp;  <a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, &quot;&quot;)</>}>

Definition at line <a href="#l02040">2040</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG {#afa52988bf1e093da5f3499a666cf0a63}

<MemberDefinition
  prototype={<>#define CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG&nbsp;&nbsp;&nbsp;  <a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, <a href="/docs/api/files/lib/lib/target/lib/target/arm/mvetailpredication-cpp/#a51f62d37762db1aa829ad4fe2627fbf9">DESC</a>, &quot;, &quot; MSG)</>}>

Definition at line <a href="#l02042">2042</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### CHECK&#95;RESERVED&#95;BITS&#95;IMPL {#aedb8704fbe2ff70f458c06faec5462a7}

<MemberDefinition
  prototype={<>#define CHECK&#95;RESERVED&#95;BITS&#95;IMPL&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#acdfbcf188e2d4a80837e89de2ccdffab">if</a> (FourByteBuffer &amp; (MASK)) &#123;                                             \\
      return createStringError(std::errc::invalid&#95;argument,                    \\
                               &quot;kernel descriptor &quot; DESC                       \\
                               &quot; reserved %s set&quot; MSG,                         \\
                               <a href="#a198680a0e69a43b37693d17862fffe63">getBitRangeFromMask</a>((MASK), 0).c&#95;str());        \\
    &#125;                                                                          \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>

Definition at line <a href="#l02027">2027</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### CHECK&#95;RESERVED&#95;BITS&#95;MSG {#ac67c208c1ef5d548e50e8d2efb76fc2c}

<MemberDefinition
  prototype={<>#define CHECK&#95;RESERVED&#95;BITS&#95;MSG&nbsp;&nbsp;&nbsp;  <a href="#aedb8704fbe2ff70f458c06faec5462a7">CHECK&#95;RESERVED&#95;BITS&#95;IMPL</a>(MASK, #MASK, &quot;, &quot; MSG)</>}>

Definition at line <a href="#l02038">2038</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;amdgpu-disassembler&quot;</>}>

Definition at line <a href="#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DECODE&#95;OPERAND {#afec291717f10788ac7009575db1dc651}

<MemberDefinition
  prototype={<>#define DECODE&#95;OPERAND&nbsp;&nbsp;&nbsp;  static <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> StaticDecoderName(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, unsigned Imm,            \\
                                        uint64&#95;t /&#42;Addr&#42;/,                     \\
                                        <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;       \\
    auto DAsm = static&#95;cast&lt;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;&gt;(Decoder);              \\
    return <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;DecoderName(Imm));                           \\
  &#125;</>}>

Definition at line <a href="#l00134">134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DECODE&#95;OPERAND&#95;REG&#95;7 {#a9a33e20626a398a086dc8f51c676b75e}

<MemberDefinition
  prototype={<>#define DECODE&#95;OPERAND&#95;REG&#95;7&nbsp;&nbsp;&nbsp;  <a href="#a36efcd12c7aade02f99937d563a9dd16">DECODE&#95;SrcOp</a>(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, false, 0)</>}>

Definition at line <a href="#l00179">179</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DECODE&#95;OPERAND&#95;REG&#95;8 {#a6f4aff7bd0c86d4158d48058d67825ba}

<MemberDefinition
  prototype={<>#define DECODE&#95;OPERAND&#95;REG&#95;8&nbsp;&nbsp;&nbsp;  static <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Decode##RegClass##RegisterClass(                         \\
      <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, unsigned Imm, uint64&#95;t /&#42;Addr&#42;/,                           \\
      <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;                                         \\
    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1 &lt;&lt; 8) &amp;&amp; &quot;8-bit encoding&quot;);                                \\
    auto DAsm = static&#95;cast&lt;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;&gt;(Decoder);              \\
    return <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(                                                         \\
        Inst, DAsm-&gt;createRegOperand(AMDGPU::RegClass##RegClassID, Imm));      \\
  &#125;</>}>

Definition at line <a href="#l00144">144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DECODE&#95;SDWA {#a5d7e4c42994334246aaea74d14f0f08c}

<MemberDefinition
  prototype={<>#define DECODE&#95;SDWA&nbsp;&nbsp;&nbsp;<a href="#afec291717f10788ac7009575db1dc651">DECODE&#95;OPERAND</a>(decodeSDWA##DecName, decodeSDWA##DecName)</>}>

Definition at line <a href="#l00463">463</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### DECODE&#95;SrcOp {#a36efcd12c7aade02f99937d563a9dd16}

<MemberDefinition
  prototype={<>#define DECODE&#95;SrcOp&nbsp;&nbsp;&nbsp;  static <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Name(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, unsigned Imm, uint64&#95;t /&#42;Addr&#42;/,      \\
                           <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;                    \\
    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1 &lt;&lt; EncSize) &amp;&amp; #EncSize &quot;-bit encoding&quot;);                  \\
    auto DAsm = static&#95;cast&lt;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;&gt;(Decoder);              \\
    return <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst,                                                    \\
                      DAsm-&gt;<a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(AMDGPUDisassembler::OpWidth, EncImm,   \\
                                        MandatoryLiteral, ImmWidth));          \\
  &#125;</>}>

Definition at line <a href="#l00155">155</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### GET&#95;FIELD {#adbe651d6dbda0f8eacf67b705a8d3b13}

<MemberDefinition
  prototype={<>#define GET&#95;FIELD&nbsp;&nbsp;&nbsp;(<a href="/docs/api/files/include/include/llvm/include/llvm/support/amdhsakerneldescriptor-h/#a286f2813b785a6b1d7f9c688580c2dc4">AMDHSA&#95;BITS&#95;GET</a>(FourByteBuffer, MASK))</>}>

Definition at line <a href="#l02016">2016</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### PRINT&#95;DIRECTIVE {#a7b14fc850e8e58263a51cd89e7d6c838}

<MemberDefinition
  prototype={<>#define PRINT&#95;DIRECTIVE&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot; &lt;&lt; <a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(MASK) &lt;&lt; &#39;\\n&#39;;            \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>

Definition at line <a href="#l02017">2017</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### PRINT&#95;DIRECTIVE {#a7b14fc850e8e58263a51cd89e7d6c838}

<MemberDefinition
  prototype={<>#define PRINT&#95;DIRECTIVE&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;                                        \\
             &lt;&lt; ((TwoByteBuffer &amp; MASK) &gt;&gt; (MASK##&#95;SHIFT)) &lt;&lt; &#39;\\n&#39;;            \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>

Definition at line <a href="#l02318">2318</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT {#a44e38092dcf380740d2ead9690ae9bfc}

<MemberDefinition
  prototype={<>#define PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT&nbsp;&nbsp;&nbsp;  do &#123;                                                                         \\
    KdStream &lt;&lt; Indent &lt;&lt; MAI.getCommentString() &lt;&lt; &#39; &#39; &lt;&lt; DIRECTIVE &quot; &quot;       \\
             &lt;&lt; <a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(MASK) &lt;&lt; &#39;\\n&#39;;                                       \\
  &#125; <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmreflect-cpp/#a503c0214540e80733c0a0c53c067e6ee">while</a> (0)</>}>

Definition at line <a href="#l02021">2021</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

### SGPR&#95;MAX {#aac8b18da22658e7589a0286322114803}

<MemberDefinition
  prototype={<>#define SGPR&#95;MAX&nbsp;&nbsp;&nbsp;  (isGFX10Plus() ? AMDGPU::EncValues::SGPR&#95;MAX&#95;GFX10                           \\
                 : AMDGPU::EncValues::SGPR&#95;MAX&#95;SI)</>}>

Definition at line <a href="#l00042">42</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-cpp">AMDGPUDisassembler.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">/// \\file</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><span class="doxyHighlightComment">///</span></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><span class="doxyHighlightComment">/// This file contains definition for AMDGPU ISA disassembler</span></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><span class="doxyHighlightComment">// ToDo: What to do with instruction suffixes (v&#95;mov&#95;b32 vs v&#95;mov&#95;b32&#95;e32)?</span></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/disassembler/amdgpudisassembler-h">Disassembler/AMDGPUDisassembler.h</a>&quot;</span></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/mctargetdesc/amdgpumctargetdesc-h">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h">SIDefines.h</a>&quot;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/siregisterinfo-h">SIRegisterInfo.h</a>&quot;</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/targetinfo/amdgputargetinfo-h">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/utils/amdgpuasmutils-h">Utils/AMDGPUAsmUtils.h</a>&quot;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/utils/amdgpubaseinfo-h">Utils/AMDGPUBaseInfo.h</a>&quot;</span></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm-c/disassemblertypes-h">llvm-c/DisassemblerTypes.h</a>&quot;</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/binaryformat/elf-h">llvm/BinaryFormat/ELF.h</a>&quot;</span></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcasminfo-h">llvm/MC/MCAsmInfo.h</a>&quot;</span></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mccontext-h">llvm/MC/MCContext.h</a>&quot;</span></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcdecoderops-h">llvm/MC/MCDecoderOps.h</a>&quot;</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcexpr-h">llvm/MC/MCExpr.h</a>&quot;</span></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">llvm/MC/MCInstrDesc.h</a>&quot;</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h">llvm/MC/MCRegisterInfo.h</a>&quot;</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/amdhsakerneldescriptor-h">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a>;</span></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><span class="doxyHighlightPreprocessor">#define DEBUG&#95;TYPE &quot;amdgpu-disassembler&quot;</span></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42" lineLink="#aac8b18da22658e7589a0286322114803"><span class="doxyHighlightPreprocessor">#define SGPR&#95;MAX                                                               \\</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><span class="doxyHighlightPreprocessor">  (isGFX10Plus() ? AMDGPU::EncValues::SGPR&#95;MAX&#95;GFX10                           \\</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><span class="doxyHighlightPreprocessor">                 : AMDGPU::EncValues::SGPR&#95;MAX&#95;SI)</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46" lineLink="#af93d373e6e95b58feb6c1fdf50a0e396"><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight"><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> = <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a>;</span></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a852783bf1f53ae8e8e22a3042759f90b"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler/#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler::AMDGPUDisassembler</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>,</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><span class="doxyHighlight">                                       <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx, <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> &#42;MCII)</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><span class="doxyHighlight">    : <a href="/docs/api/classes/llvm/mcdisassembler/#a07639073d0bfe2f90b94ced7f2944596">MCDisassembler</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, Ctx), MCII(MCII), MRI(&#42;Ctx.getRegisterInfo()),</span></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><span class="doxyHighlight">      MAI(&#42;Ctx.getAsmInfo()), TargetMaxInstBytes(MAI.getMaxInstLength(&amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)),</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><span class="doxyHighlight">      CodeObjectVersion(<a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>::getDefaultAMDHSACodeObjectVersion()) &#123;</span></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: AMDGPUDisassembler supports only VI ISA.</span></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGCN3Encoding) &amp;&amp; !<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>())</span></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/#a7f2a3d4dcfee70225988aec53ff1e173">report&#95;fatal&#95;error</a>(</span><span class="doxyHighlightStringLiteral">&quot;Disassembly not yet supported for subtarget&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#91;Symbol, Code&#93; : <a href="/docs/api/namespaces/llvm/amdgpu/ucversion/#a826e7eb7566b6093e87bf78f186b96a2">AMDGPU::UCVersion::getGFXVersions</a>())</span></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><span class="doxyHighlight">    createConstantSymbolExpr(Symbol, Code);</span></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><span class="doxyHighlight">  UCVersionW64Expr = createConstantSymbolExpr(</span><span class="doxyHighlightStringLiteral">&quot;UC&#95;VERSION&#95;W64&#95;BIT&quot;</span><span class="doxyHighlight">, 0x2000);</span></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><span class="doxyHighlight">  UCVersionW32Expr = createConstantSymbolExpr(</span><span class="doxyHighlightStringLiteral">&quot;UC&#95;VERSION&#95;W32&#95;BIT&quot;</span><span class="doxyHighlight">, 0x4000);</span></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><span class="doxyHighlight">  UCVersionMDPExpr = createConstantSymbolExpr(</span><span class="doxyHighlightStringLiteral">&quot;UC&#95;VERSION&#95;MDP&#95;BIT&quot;</span><span class="doxyHighlight">, 0x8000);</span></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a3391e8d688dabff24f81458e8867e450"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a3391e8d688dabff24f81458e8867e450">AMDGPUDisassembler::setABIVersion</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>) &#123;</span></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><span class="doxyHighlight">  CodeObjectVersion = <a href="/docs/api/namespaces/llvm/amdgpu/#a5f9a0bcc6ecfeef7109258c6a8012978">AMDGPU::getAMDHSACodeObjectVersion</a>(<a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>);</span></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></span></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="#a9fafc367cabbdce17ed971f70373c7c9"><span class="doxyHighlight"><a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a>&amp; Opnd) &#123;</span></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><span class="doxyHighlight">  Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(Opnd);</span></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Opnd.<a href="/docs/api/classes/llvm/mcoperand/#abbfcefd1ec45289db58eeb5622b6bd7e">isValid</a>() ?</span></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> :</span></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</span></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77" lineLink="#a39c0a22d457ccc212829d0a052685264"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</span></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><span class="doxyHighlight">                                uint16&#95;t NameIdx) &#123;</span></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> OpIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), NameIdx);</span></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OpIdx != -1) &#123;</span></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</span></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><span class="doxyHighlight">    std::advance(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OpIdx);</span></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>);</span></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> OpIdx;</span></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88" lineLink="#a5dc7b2dd9907d083db5fb49ac5490b97"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a5dc7b2dd9907d083db5fb49ac5490b97">decodeSOPPBrTarget</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><span class="doxyHighlight">                                       uint64&#95;t Addr,</span></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><span class="doxyHighlight">                                       </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Our branches take a simm16.</span></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><span class="doxyHighlight">  int64&#95;t <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a href="/docs/api/namespaces/llvm/#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64&lt;16&gt;</a>(Imm) &#42; 4 + 4 + Addr;</span></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DAsm-&gt;tryAddingSymbolicOperand(Inst, <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, Addr, </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">, 2, 2, 0))</span></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</span></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</span></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="#a29ec63c03889b569a9f8ea9cc55e8f61"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm, uint64&#95;t Addr,</span></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><span class="doxyHighlight">                                     </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><span class="doxyHighlight">  int64&#95;t <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</span></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DAsm-&gt;isGFX12Plus()) &#123; </span><span class="doxyHighlightComment">// GFX12 supports 24-bit signed offsets.</span></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a href="/docs/api/namespaces/llvm/#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64&lt;24&gt;</a>(Imm);</span></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DAsm-&gt;isVI()) &#123; </span><span class="doxyHighlightComment">// VI supports 20-bit unsigned offsets.</span></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = Imm &amp; 0xFFFFF;</span></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123; </span><span class="doxyHighlightComment">// GFX9+ supports 21-bit signed offsets.</span></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a href="/docs/api/namespaces/llvm/#ad12a58d7f81a304e0c568ad2210bc4fe">SignExtend64&lt;21&gt;</a>(Imm);</span></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>));</span></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="#ad52fe682480e5a4022a50ddb9b03b80a"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val, uint64&#95;t Addr,</span></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><span class="doxyHighlight">                                  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeBoolReg(Val));</span></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121" lineLink="#af2f35a568e622ec0fa2fc9a0678d3d48"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#af2f35a568e622ec0fa2fc9a0678d3d48">decodeSplitBarrier</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val,</span></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><span class="doxyHighlight">                                       uint64&#95;t Addr,</span></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><span class="doxyHighlight">                                       </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSplitBarrier(Val));</span></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="#a4e82e523aa3cdb6231fee9301ec1e93b"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a4e82e523aa3cdb6231fee9301ec1e93b">decodeDpp8FI</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val, uint64&#95;t Addr,</span></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><span class="doxyHighlight">                                 </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeDpp8FI(Val));</span></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="#afec291717f10788ac7009575db1dc651"><span class="doxyHighlightPreprocessor">#define DECODE&#95;OPERAND(StaticDecoderName, DecoderName)                         \\</span></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><span class="doxyHighlightPreprocessor">  static DecodeStatus StaticDecoderName(MCInst &amp;Inst, unsigned Imm,            \\</span></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><span class="doxyHighlightPreprocessor">                                        uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlightPreprocessor">,                     \\</span></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><span class="doxyHighlightPreprocessor">                                        const MCDisassembler &#42;Decoder) &#123;       \\</span></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><span class="doxyHighlightPreprocessor">    auto DAsm = static&#95;cast&lt;const AMDGPUDisassembler &#42;&gt;(Decoder);              \\</span></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><span class="doxyHighlightPreprocessor">    return addOperand(Inst, DAsm-&gt;DecoderName(Imm));                           \\</span></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><span class="doxyHighlightPreprocessor">  &#125;</span></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><span class="doxyHighlightComment">// Decoder for registers, decode directly using RegClassID. Imm(8-bit) is</span></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><span class="doxyHighlightComment">// number of register. Used by VGPR only and AGPR only operands.</span></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144" lineLink="#a6f4aff7bd0c86d4158d48058d67825ba"><span class="doxyHighlightPreprocessor">#define DECODE&#95;OPERAND&#95;REG&#95;8(RegClass)                                         \\</span></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><span class="doxyHighlightPreprocessor">  static DecodeStatus Decode##RegClass##RegisterClass(                         \\</span></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><span class="doxyHighlightPreprocessor">      MCInst &amp;Inst, unsigned Imm, uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlightPreprocessor">,                           \\</span></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><span class="doxyHighlightPreprocessor">      const MCDisassembler &#42;Decoder) &#123;                                         \\</span></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><span class="doxyHighlightPreprocessor">    assert(Imm &lt; (1 &lt;&lt; 8) &amp;&amp; &quot;8-bit encoding&quot;);                                \\</span></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><span class="doxyHighlightPreprocessor">    auto DAsm = static&#95;cast&lt;const AMDGPUDisassembler &#42;&gt;(Decoder);              \\</span></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><span class="doxyHighlightPreprocessor">    return addOperand(                                                         \\</span></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><span class="doxyHighlightPreprocessor">        Inst, DAsm-&gt;createRegOperand(AMDGPU::RegClass##RegClassID, Imm));      \\</span></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><span class="doxyHighlightPreprocessor">  &#125;</span></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154" lineLink="#a36efcd12c7aade02f99937d563a9dd16"><span class="doxyHighlightPreprocessor">#define DECODE&#95;SrcOp(Name, EncSize, OpWidth, EncImm, MandatoryLiteral,         \\</span></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><span class="doxyHighlightPreprocessor">                     ImmWidth)                                                 \\</span></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><span class="doxyHighlightPreprocessor">  static DecodeStatus Name(MCInst &amp;Inst, unsigned Imm, uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlightPreprocessor">,      \\</span></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><span class="doxyHighlightPreprocessor">                           const MCDisassembler &#42;Decoder) &#123;                    \\</span></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><span class="doxyHighlightPreprocessor">    assert(Imm &lt; (1 &lt;&lt; EncSize) &amp;&amp; #EncSize &quot;-bit encoding&quot;);                  \\</span></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><span class="doxyHighlightPreprocessor">    auto DAsm = static&#95;cast&lt;const AMDGPUDisassembler &#42;&gt;(Decoder);              \\</span></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><span class="doxyHighlightPreprocessor">    return addOperand(Inst,                                                    \\</span></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><span class="doxyHighlightPreprocessor">                      DAsm-&gt;decodeSrcOp(AMDGPUDisassembler::OpWidth, EncImm,   \\</span></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><span class="doxyHighlightPreprocessor">                                        MandatoryLiteral, ImmWidth));          \\</span></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><span class="doxyHighlightPreprocessor">  &#125;</span></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165" lineLink="#a724770ffa3ce3bb67ce53936f6123f72"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> EncSize,</span></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><span class="doxyHighlight">                                <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth,</span></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><span class="doxyHighlight">                                </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> EncImm,</span></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><span class="doxyHighlight">                                </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> MandatoryLiteral, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><span class="doxyHighlight">                                <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema,</span></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><span class="doxyHighlight">                                </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1U &lt;&lt; EncSize) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Operand doesn&#39;t fit encoding!&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(OpWidth, EncImm, MandatoryLiteral,</span></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><span class="doxyHighlight">                                            ImmWidth, Sema));</span></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><span class="doxyHighlightComment">// Decoder for registers. Imm(7-bit) is number of register, uses decodeSrcOp to</span></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><span class="doxyHighlightComment">// get register class. Used by SGPR only operands.</span></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179" lineLink="#a9a33e20626a398a086dc8f51c676b75e"><span class="doxyHighlightPreprocessor">#define DECODE&#95;OPERAND&#95;REG&#95;7(RegClass, OpWidth)                                \\</span></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><span class="doxyHighlightPreprocessor">  DECODE&#95;SrcOp(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, false, 0)</span></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><span class="doxyHighlightComment">// Decoder for registers. Imm(10-bit): Imm&#123;7-0&#125; is number of register,</span></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><span class="doxyHighlightComment">// Imm&#123;9&#125; is acc(agpr or vgpr) Imm&#123;8&#125; should be 0 (see VOP3Pe&#95;SMFMAC).</span></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><span class="doxyHighlightComment">// Set Imm&#123;8&#125; to 1 (IS&#95;VGPR) to decode using &#39;enum10&#39; from decodeSrcOp.</span></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><span class="doxyHighlightComment">// Used by AV&#95; register classes (AGPR or VGPR only register operands).</span></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;AMDGPUDisassembler::OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">thTy OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">th&gt;</span></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187" lineLink="#af3c6d1f202232b10665e32f3c9c5170a"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#af3c6d1f202232b10665e32f3c9c5170a">decodeAV10</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm, uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><span class="doxyHighlight">                               </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 10, OpWidth, Imm, Imm | <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a1aabc86fcadc004d8e7a79e485174649">AMDGPU::EncValues::IS&#95;VGPR</a>,</span></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><span class="doxyHighlight">                     </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, 0, <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a14af872950285c8905100828bc849349">AMDGPU::OperandSemantics::INT</a>, Decoder);</span></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><span class="doxyHighlightComment">// Decoder for Src(9-bit encoding) registers only.</span></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;AMDGPUDisassembler::OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">thTy OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">th&gt;</span></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195" lineLink="#a89ff868f77585a2e2f4ed4cb3495b627"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a89ff868f77585a2e2f4ed4cb3495b627">decodeSrcReg9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><span class="doxyHighlight">                                  uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><span class="doxyHighlight">                                  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 9, OpWidth, Imm, Imm, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, 0,</span></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><span class="doxyHighlight">                     <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a14af872950285c8905100828bc849349">AMDGPU::OperandSemantics::INT</a>, Decoder);</span></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><span class="doxyHighlightComment">// Decoder for Src(9-bit encoding) AGPR, register number encoded in 9bits, set</span></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><span class="doxyHighlightComment">// Imm&#123;9&#125; to 1 (set acc) and decode using &#39;enum10&#39; from decodeSrcOp, registers</span></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><span class="doxyHighlightComment">// only.</span></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;AMDGPUDisassembler::OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">thTy OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">th&gt;</span></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206" lineLink="#a35212d69efb20b5a402c000fc99bc2fa"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a35212d69efb20b5a402c000fc99bc2fa">decodeSrcA9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm, uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><span class="doxyHighlight">                                </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 9, OpWidth, Imm, Imm | 512, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, 0,</span></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><span class="doxyHighlight">                     <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a14af872950285c8905100828bc849349">AMDGPU::OperandSemantics::INT</a>, Decoder);</span></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><span class="doxyHighlightComment">// Decoder for &#39;enum10&#39; from decodeSrcOp, Imm&#123;0-8&#125; is 9-bit Src encoding</span></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><span class="doxyHighlightComment">// Imm&#123;9&#125; is acc, registers only.</span></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;AMDGPUDisassembler::OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">thTy OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">th&gt;</span></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215" lineLink="#aa8e88e4f3dac78e1282e220487ae2ab9"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#aa8e88e4f3dac78e1282e220487ae2ab9">decodeSrcAV10</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><span class="doxyHighlight">                                  uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><span class="doxyHighlight">                                  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 10, OpWidth, Imm, Imm, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, 0,</span></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><span class="doxyHighlight">                     <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a14af872950285c8905100828bc849349">AMDGPU::OperandSemantics::INT</a>, Decoder);</span></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><span class="doxyHighlightComment">// Decoder for RegisterOperands using 9-bit Src encoding. Operand can be</span></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><span class="doxyHighlightComment">// register from RegClass or immediate. Registers that don&#39;t belong to RegClass</span></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><span class="doxyHighlightComment">// will be decoded and InstPrinter will report warning. Immediate will be</span></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><span class="doxyHighlightComment">// decoded into constant of size ImmWidth, should match width of immediate used</span></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><span class="doxyHighlightComment">// by OperandType (important for floating point types).</span></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">OperandSemantics</a>&gt;</span></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229" lineLink="#a0e3809fc5da6085c65e5c7ed95d60485"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a0e3809fc5da6085c65e5c7ed95d60485">decodeSrcRegOrImm9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><span class="doxyHighlight">                                       uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><span class="doxyHighlight">                                       </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 9, OpWidth, Imm, Imm, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, ImmWidth,</span></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><span class="doxyHighlight">                     (<a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a>)OperandSemantics, Decoder);</span></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><span class="doxyHighlightComment">// Decoder for Src(9-bit encoding) AGPR or immediate. Set Imm&#123;9&#125; to 1 (set acc)</span></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><span class="doxyHighlightComment">// and decode using &#39;enum10&#39; from decodeSrcOp.</span></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">OperandSemantics</a>&gt;</span></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240" lineLink="#a67efe1254e42ec0e86f7823257a40a38"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a67efe1254e42ec0e86f7823257a40a38">decodeSrcRegOrImmA9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><span class="doxyHighlight">                                        uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><span class="doxyHighlight">                                        </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 9, OpWidth, Imm, Imm | 512, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, ImmWidth,</span></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><span class="doxyHighlight">                     (<a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a>)OperandSemantics, Decoder);</span></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">OperandSemantics</a>&gt;</span></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249" lineLink="#a4d5e8e8a196119453b96d7b758d8008b"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a4d5e8e8a196119453b96d7b758d8008b">decodeSrcRegOrImmDeferred9</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><span class="doxyHighlight">                                               uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><span class="doxyHighlight">                                               </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a724770ffa3ce3bb67ce53936f6123f72">decodeSrcOp</a>(Inst, 9, OpWidth, Imm, Imm, </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">, ImmWidth,</span></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><span class="doxyHighlight">                     (<a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a>)OperandSemantics, Decoder);</span></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><span class="doxyHighlightComment">// Default decoders generated by tablegen: &#39;Decode&lt;RegClass&gt;RegisterClass&#39;</span></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><span class="doxyHighlightComment">// when RegisterClass is used as an operand. Most often used for destination</span></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><span class="doxyHighlightComment">// operands.</span></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VGPR&#95;32)</span></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VGPR&#95;32&#95;Lo128)</span></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;64)</span></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;96)</span></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;128)</span></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;192)</span></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;256)</span></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;288)</span></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;352)</span></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;384)</span></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;512)</span></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(VReg&#95;1024)</span></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;32, OPW32)</span></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;32&#95;XEXEC, OPW32)</span></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;32&#95;XM0&#95;XEXEC, OPW32)</span></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;32&#95;XEXEC&#95;HI, OPW32)</span></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;64, OPW64)</span></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;64&#95;XEXEC, OPW64)</span></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;64&#95;XEXEC&#95;XNULL, OPW64)</span></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;96, OPW96)</span></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;128, OPW128)</span></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;128&#95;XNULL, OPW128)</span></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;256, OPW256)</span></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;256&#95;XNULL, OPW256)</span></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><span class="doxyHighlight"><a href="#a9a33e20626a398a086dc8f51c676b75e">DECODE&#95;OPERAND&#95;REG&#95;7</a>(SReg&#95;512, OPW512)</span></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(AGPR&#95;32)</span></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(AReg&#95;64)</span></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(AReg&#95;128)</span></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(AReg&#95;256)</span></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(AReg&#95;512)</span></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><span class="doxyHighlight"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">DECODE&#95;OPERAND&#95;REG&#95;8</a>(AReg&#95;1024)</span></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294" lineLink="#a869eb0ec1821f8576c98ced8745b1f30"><span class="doxyHighlight">static <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a869eb0ec1821f8576c98ced8745b1f30">DecodeVGPR&#95;16RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><span class="doxyHighlight">                                               uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><span class="doxyHighlight">                                               <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;10&gt;</a>(Imm) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;10-bit encoding expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Imm &amp; (1 &lt;&lt; 8)) == 0 &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Imm&#123;8&#125; should not be used&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi = Imm &amp; (1 &lt;&lt; 9);</span></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = Imm &amp; 0xff;</span></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</span></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></span></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307" lineLink="#ac4f043e93fc1f83ea48a4f98bdfa8958"><span class="doxyHighlight"><a href="#ac4f043e93fc1f83ea48a4f98bdfa8958">DecodeVGPR&#95;16&#95;Lo128RegisterClass</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm, uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><span class="doxyHighlight">                                 </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;8&gt;</a>(Imm) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;8-bit encoding expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi = Imm &amp; (1 &lt;&lt; 7);</span></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = Imm &amp; 0x7f;</span></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</span></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">OperandSemantics</a>&gt;</span></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319" lineLink="#a501ee3504108a954dc813a4712ed3cb7"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a501ee3504108a954dc813a4712ed3cb7">decodeOperand&#95;VSrcT16&#95;Lo128</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><span class="doxyHighlight">                                                uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><span class="doxyHighlight">                                                </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;9&gt;</a>(Imm) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;9-bit encoding expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Imm &amp; <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a1aabc86fcadc004d8e7a79e485174649">AMDGPU::EncValues::IS&#95;VGPR</a>) &#123;</span></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi = Imm &amp; (1 &lt;&lt; 7);</span></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = Imm &amp; 0x7f;</span></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</span></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeNonVGPRSrcOp(</span></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><span class="doxyHighlight">                              OpWidth, Imm &amp; 0xFF, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, ImmWidth,</span></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><span class="doxyHighlight">                              (<a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a>)OperandSemantics));</span></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">OperandSemantics</a>&gt;</span></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a></span></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338" lineLink="#a7efe6ae246d870766f8d98f24906cde6"><span class="doxyHighlight"><a href="#a7efe6ae246d870766f8d98f24906cde6">decodeOperand&#95;VSrcT16&#95;Lo128&#95;Deferred</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><span class="doxyHighlight">                                     uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><span class="doxyHighlight">                                     </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;9&gt;</a>(Imm) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;9-bit encoding expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Imm &amp; <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a1aabc86fcadc004d8e7a79e485174649">AMDGPU::EncValues::IS&#95;VGPR</a>) &#123;</span></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi = Imm &amp; (1 &lt;&lt; 7);</span></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = Imm &amp; 0x7f;</span></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</span></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeNonVGPRSrcOp(</span></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><span class="doxyHighlight">                              OpWidth, Imm &amp; 0xFF, </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">, ImmWidth,</span></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><span class="doxyHighlight">                              (<a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a>)OperandSemantics));</span></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> OpWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">OperandSemantics</a>&gt;</span></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356" lineLink="#ab64db06c075d376148faa2794e8a4d0c"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab64db06c075d376148faa2794e8a4d0c">decodeOperand&#95;VSrcT16</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><span class="doxyHighlight">                                          uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><span class="doxyHighlight">                                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;10&gt;</a>(Imm) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;10-bit encoding expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Imm &amp; <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a1aabc86fcadc004d8e7a79e485174649">AMDGPU::EncValues::IS&#95;VGPR</a>) &#123;</span></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi = Imm &amp; (1 &lt;&lt; 9);</span></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = Imm &amp; 0xff;</span></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</span></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeNonVGPRSrcOp(</span></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><span class="doxyHighlight">                              OpWidth, Imm &amp; 0xFF, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, ImmWidth,</span></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><span class="doxyHighlight">                              (<a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a>)OperandSemantics));</span></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372" lineLink="#a358acca39fd0fcf3a282b6050564162f"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a358acca39fd0fcf3a282b6050564162f">decodeOperand&#95;VGPR&#95;16</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><span class="doxyHighlight">                                          uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Addr&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><span class="doxyHighlight">                                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a87e65296f2a6d9570117a852af342764">isUInt&lt;10&gt;</a>(Imm) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;10-bit encoding expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &amp; <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a1aabc86fcadc004d8e7a79e485174649">AMDGPU::EncValues::IS&#95;VGPR</a> &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;VGPR expected&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi = Imm &amp; (1 &lt;&lt; 9);</span></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = Imm &amp; 0xff;</span></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;createVGPR16Operand(RegIdx, IsHi));</span></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385" lineLink="#ab13514a8df17e5cc0eb7a570110c8aaa"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ab13514a8df17e5cc0eb7a570110c8aaa">decodeOperand&#95;KImmFP</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><span class="doxyHighlight">                                         uint64&#95;t Addr,</span></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><span class="doxyHighlight">                                         </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeMandatoryLiteralConstant(Imm));</span></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392" lineLink="#ac9fa71823613012495803a4be21971d3"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val,</span></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><span class="doxyHighlight">                                          uint64&#95;t Addr, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeVOPDDstYOp(Inst, Val));</span></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398" lineLink="#a67245482e0fb8189af448dfed2bc154a"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/asmparser/amdgpuasmparser-cpp/#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> OpIdx,</span></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><span class="doxyHighlight">                          </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</span></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OpIdx &lt; 0)</span></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(OpIdx);</span></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg())</span></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Sub = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getSubReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg(), AMDGPU::sub0);</span></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Sub ? Sub : <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg();</span></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &gt;= AMDGPU::AGPR0 &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &lt;= AMDGPU::AGPR255;</span></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412" lineLink="#ac34073953af52bfb6d10afcfa08233cd"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ac34073953af52bfb6d10afcfa08233cd">decodeAVLdSt</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><span class="doxyHighlight">                                 <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> Opw,</span></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><span class="doxyHighlight">                                 </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!DAsm-&gt;isGFX90A()) &#123;</span></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><span class="doxyHighlight">    Imm &amp;= 511;</span></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// If atomic has both vdata and vdst their register classes are tied.</span></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// The bit is decoded along with the vdst, first operand. We need to</span></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// change register class to AGPR if vdst was AGPR.</span></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// If a DS instruction has both data0 and data1 their register classes</span></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// are also tied.</span></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</span></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><span class="doxyHighlight">    uint64&#95;t TSFlags = DAsm-&gt;getMCII()-&gt;get(Opc).TSFlags;</span></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><span class="doxyHighlight">    uint16&#95;t DataNameIdx = (TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) ? AMDGPU::OpName::data0</span></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><span class="doxyHighlight">                                                        : AMDGPU::OpName::vdata;</span></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = DAsm-&gt;getContext().getRegisterInfo();</span></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> DataIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, DataNameIdx);</span></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight">)Inst.<a href="/docs/api/classes/llvm/mcinst/#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == DataIdx) &#123;</span></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> DstIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vdst);</span></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/asmparser/amdgpuasmparser-cpp/#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a>(Inst, DstIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</span></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><span class="doxyHighlight">        Imm |= 512;</span></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) &#123;</span></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> Data2Idx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::data1);</span></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight">)Inst.<a href="/docs/api/classes/llvm/mcinst/#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == Data2Idx &amp;&amp;</span></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><span class="doxyHighlight">          <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/asmparser/amdgpuasmparser-cpp/#afd160d6c9cc947a3c786d83f07f06e71">IsAGPROperand</a>(Inst, DataIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</span></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><span class="doxyHighlight">        Imm |= 512;</span></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(Opw, Imm | 256));</span></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;AMDGPUDisassembler::OpW</span><span class="doxyHighlightKeywordType">id</span><span class="doxyHighlight">thTy Opw&gt;</span></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447" lineLink="#a4ddc5958507d83b34305967186bb3ad1"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#ac34073953af52bfb6d10afcfa08233cd">decodeAVLdSt</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><span class="doxyHighlight">                                 uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><span class="doxyHighlight">                                 </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#ac34073953af52bfb6d10afcfa08233cd">decodeAVLdSt</a>(Inst, Imm, Opw, Decoder);</span></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453" lineLink="#a518f398e1650cebe32756b5cb45c3da8"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a518f398e1650cebe32756b5cb45c3da8">decodeOperand&#95;VSrc&#95;f64</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><span class="doxyHighlight">                                           uint64&#95;t Addr,</span></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><span class="doxyHighlight">                                           </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &lt; (1 &lt;&lt; 9) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;9-bit encoding&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst,</span></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><span class="doxyHighlight">                    DAsm-&gt;decodeSrcOp(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">AMDGPUDisassembler::OPW64</a>, Imm, </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">, 64,</span></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><span class="doxyHighlight">                                      <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a1c2050e48d2c5ccd761ea8003597de90">AMDGPU::OperandSemantics::FP64</a>));</span></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463" lineLink="#a5d7e4c42994334246aaea74d14f0f08c"><span class="doxyHighlightPreprocessor">#define DECODE&#95;SDWA(DecName) \\</span></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><span class="doxyHighlightPreprocessor">DECODE&#95;OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</span></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><span class="doxyHighlight"><a href="#a5d7e4c42994334246aaea74d14f0f08c">DECODE&#95;SDWA</a>(Src32)</span></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><span class="doxyHighlight"><a href="#a5d7e4c42994334246aaea74d14f0f08c">DECODE&#95;SDWA</a>(Src16)</span></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><span class="doxyHighlight"><a href="#a5d7e4c42994334246aaea74d14f0f08c">DECODE&#95;SDWA</a>(VopcDst)</span></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470" lineLink="#a31d2138e4e8a3d618d9841a3b13c5609"><span class="doxyHighlight">static <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/disassembler/aarch64disassembler-cpp/#ab422e450405f43d1acfe4fa8a2de18c1">DecodeStatus</a> <a href="#a31d2138e4e8a3d618d9841a3b13c5609">decodeVersionImm</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><span class="doxyHighlight">                                     uint64&#95;t </span><span class="doxyHighlightComment">/&#42; Addr &#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><span class="doxyHighlight">                                     <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;Decoder) &#123;</span></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;DAsm = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlightKeyword">const </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Decoder);</span></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeVersionImm(Imm));</span></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><span class="doxyHighlightPreprocessor">#include &quot;AMDGPUGenDisassemblerTables.inc&quot;</span></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483" lineLink="#aaff8a7b712c8ea0bb1275e621119e498"><span class="doxyHighlightKeyword">template</span><span class="doxyHighlight"> &lt;</span><span class="doxyHighlightKeyword">typename</span><span class="doxyHighlight"> T&gt; </span><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a> <a href="#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a>&amp; Bytes) &#123;</span></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= </span><span class="doxyHighlightKeyword">sizeof</span><span class="doxyHighlight">(<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>));</span></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Res =</span></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/support/endian/#acfdf941f45bc58470ed8423b98862486">support::endian::read&lt;T, llvm::endianness::little&gt;</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</span></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><span class="doxyHighlight">  Bytes = Bytes.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(</span><span class="doxyHighlightKeyword">sizeof</span><span class="doxyHighlight">(<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>));</span></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Res;</span></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491" lineLink="#a434621cd1f8f1c0240a47b65ba19ea9b"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a> <a href="#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> &amp;Bytes) &#123;</span></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 12);</span></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><span class="doxyHighlight">  uint64&#95;t <a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a> =</span></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/support/endian/#acfdf941f45bc58470ed8423b98862486">support::endian::read&lt;uint64&#95;t, llvm::endianness::little&gt;</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</span></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><span class="doxyHighlight">  Bytes = Bytes.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(8);</span></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><span class="doxyHighlight">  uint64&#95;t <a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a> =</span></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/support/endian/#acfdf941f45bc58470ed8423b98862486">support::endian::read&lt;uint32&#95;t, llvm::endianness::little&gt;</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</span></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><span class="doxyHighlight">  Bytes = Bytes.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(4);</span></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a>(<a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>, <a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>);</span></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502" lineLink="#a7d8ee6944c8121c49c2a8da4b1695fe7"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">inline</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a> <a href="#a7d8ee6944c8121c49c2a8da4b1695fe7">eat16Bytes</a>(<a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> &amp;Bytes) &#123;</span></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 16);</span></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><span class="doxyHighlight">  uint64&#95;t <a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a> =</span></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/support/endian/#acfdf941f45bc58470ed8423b98862486">support::endian::read&lt;uint64&#95;t, llvm::endianness::little&gt;</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</span></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><span class="doxyHighlight">  Bytes = Bytes.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(8);</span></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><span class="doxyHighlight">  uint64&#95;t <a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a> =</span></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/support/endian/#acfdf941f45bc58470ed8423b98862486">support::endian::read&lt;uint64&#95;t, llvm::endianness::little&gt;</a>(Bytes.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</span></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><span class="doxyHighlight">  Bytes = Bytes.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(8);</span></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a>(<a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">Lo</a>, <a href="/docs/api/namespaces/llvm/#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">Hi</a>);</span></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ad9305ad45a7db970a0a198791bea136a"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ad9305ad45a7db970a0a198791bea136a">AMDGPUDisassembler::getInstruction</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</span></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><span class="doxyHighlight">                                                <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes&#95;,</span></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><span class="doxyHighlight">                                                uint64&#95;t <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>,</span></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><span class="doxyHighlight">                                                <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;CS)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> MaxInstBytesNum = std::min((</span><span class="doxyHighlightKeywordType">size&#95;t</span><span class="doxyHighlight">)TargetMaxInstBytes, Bytes&#95;.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</span></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><span class="doxyHighlight">  Bytes = Bytes&#95;.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</span></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// In case the opcode is not recognized we&#39;ll assume a Size of 4 bytes (unless</span></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// there are fewer bytes left). This will be overridden on success.</span></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = std::min((</span><span class="doxyHighlightKeywordType">size&#95;t</span><span class="doxyHighlight">)4, Bytes&#95;.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</span></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">do</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// ToDo: better to switch encoding length using some bit predicate</span></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// but it is unknown yet, so try all we can</span></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</span></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// encodings</span></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() &amp;&amp; Bytes.size() &gt;= 12 ) &#123;</span></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a> DecW = <a href="#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a>(Bytes);</span></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>() &amp;&amp;</span></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1196, DecoderTableGFX11&#95;FAKE1696, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</span></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><span class="doxyHighlight">                        DecW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62">isGFX12</a>() &amp;&amp;</span></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1296, DecoderTableGFX12&#95;FAKE1696, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</span></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><span class="doxyHighlight">                        DecW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62">isGFX12</a>() &amp;&amp;</span></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX12W6496, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Reinitialize Bytes</span></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><span class="doxyHighlight">      Bytes = Bytes&#95;.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</span></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Bytes.size() &gt;= 16 &amp;&amp;</span></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><span class="doxyHighlight">               <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX950Insts)) &#123;</span></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/decoderuint128">DecoderUInt128</a> DecW = <a href="#a7d8ee6944c8121c49c2a8da4b1695fe7">eat16Bytes</a>(Bytes);</span></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX940128, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DecW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Reinitialize Bytes</span></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><span class="doxyHighlight">      Bytes = Bytes&#95;.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</span></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Bytes.size() &gt;= 8) &#123;</span></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint64&#95;t QW = <a href="#aaff8a7b712c8ea0bb1275e621119e498">eatBytes&lt;uint64&#95;t&gt;</a>(Bytes);</span></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX10&#95;BEncoding) &amp;&amp;</span></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX10&#95;B64, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureUnpackedD16VMem) &amp;&amp;</span></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX80&#95;UNPACKED64, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX950Insts) &amp;&amp;</span></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX95064, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Some GFX9 subtargets repurposed the v&#95;mad&#95;mix&#95;f32, v&#95;mad&#95;mixlo&#95;f16 and</span></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// v&#95;mad&#95;mixhi&#95;f16 for FMA variants. Try to decode using this special</span></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// table first so we print the correct name.</span></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureFmaMixInsts) &amp;&amp;</span></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX9&#95;DL64, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX940Insts) &amp;&amp;</span></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX94064, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX90AInsts) &amp;&amp;</span></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX90A64, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((<a href="/docs/api/classes/llvm/amdgpudisassembler/#a7297f920e9ff94394d81719b75080ecb">isVI</a>() || <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>()) &amp;&amp;</span></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX864, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() &amp;&amp; <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX964, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>() &amp;&amp; <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1064, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62">isGFX12</a>() &amp;&amp;</span></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1264, DecoderTableGFX12&#95;FAKE1664, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW,</span></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><span class="doxyHighlight">                        <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>() &amp;&amp;</span></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1164, DecoderTableGFX11&#95;FAKE1664, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW,</span></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><span class="doxyHighlight">                        <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>() &amp;&amp;</span></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX11W6464, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62">isGFX12</a>() &amp;&amp;</span></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX12W6464, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Reinitialize Bytes</span></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><span class="doxyHighlight">      Bytes = Bytes&#95;.<a href="/docs/api/classes/llvm/arrayref/#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</span></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Try decode 32-bit instruction</span></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Bytes.size() &gt;= 4) &#123;</span></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> uint32&#95;t DW = <a href="#aaff8a7b712c8ea0bb1275e621119e498">eatBytes&lt;uint32&#95;t&gt;</a>(Bytes);</span></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((<a href="/docs/api/classes/llvm/amdgpudisassembler/#a7297f920e9ff94394d81719b75080ecb">isVI</a>() || <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>()) &amp;&amp;</span></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX832, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableAMDGPU32, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() &amp;&amp; <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX932, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX950Insts) &amp;&amp;</span></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX95032, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX90AInsts) &amp;&amp;</span></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX90A32, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX10&#95;BEncoding) &amp;&amp;</span></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX10&#95;B32, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>() &amp;&amp; <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1032, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>() &amp;&amp;</span></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1132, DecoderTableGFX11&#95;FAKE1632, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW,</span></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><span class="doxyHighlight">                        <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62">isGFX12</a>() &amp;&amp;</span></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/amdgpudisassembler/#aae4a6148a52bc05698e9890ee276e6b1">tryDecodeInst</a>(DecoderTableGFX1232, DecoderTableGFX12&#95;FAKE1632, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW,</span></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><span class="doxyHighlight">                        <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>, CS))</span></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</span></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">while</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca06434d3505958806f243119630f8c976">SIInstrFlags::DPP</a>) &#123;</span></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#ae75794f911e166bcea94523957bdec07">isMacDPP</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</span></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/amdgpudisassembler/#a4974310fb906d87e0b82ea333101d33c">convertMacDPPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>)</span></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/amdgpudisassembler/#af2662661417cf1a8f0b242b84853829f">convertVOP3PDPPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>)</span></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/amdgpudisassembler/#a2021d83fb89da51586187868e0ba649d">convertVOPCDPPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); </span><span class="doxyHighlightComment">// Special VOP3 case</span></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/amdgpu/#a55212d9e75092af1bf2bee56503b1609">AMDGPU::isVOPC64DPP</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()))</span></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/amdgpudisassembler/#a074a4f039b95fd6ecd9a199e3db42097">convertVOPC64DPPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); </span><span class="doxyHighlightComment">// Special VOP3 case</span></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dpp8) !=</span></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><span class="doxyHighlight">             -1)</span></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5924dbd31504014961bf4324546da2cc">convertDPP8Inst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>)</span></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/amdgpudisassembler/#a688f4832464547c17012a58790863c53">convertVOP3DPPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>); </span><span class="doxyHighlightComment">// Regular VOP3 case</span></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb">convertTrue16OpSel</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/amdgpu/#addb7ac73684b6266c9a9c177c602d603">AMDGPU::isMAC</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())) &#123;</span></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Insert dummy unused src2&#95;modifiers.</span></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><span class="doxyHighlight">                         AMDGPU::OpName::src2&#95;modifiers);</span></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;CVT&#95;SR&#95;BF8&#95;F32&#95;e64&#95;dpp ||</span></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;CVT&#95;SR&#95;FP8&#95;F32&#95;e64&#95;dpp) &#123;</span></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Insert dummy unused src2&#95;modifiers.</span></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><span class="doxyHighlight">                         AMDGPU::OpName::src2&#95;modifiers);</span></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>) &amp;&amp;</span></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><span class="doxyHighlight">      !<a href="/docs/api/namespaces/llvm/amdgpu/#ac06f184d382ba9a26ef8deaea0b31cd8">AMDGPU::hasGDS</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) &#123;</span></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::gds);</span></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</span></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><span class="doxyHighlight">      (<a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a> | <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181ecab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a> | <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca30118e93ea743944a8fa1d846dcbaf37">SIInstrFlags::SMRD</a>)) &#123;</span></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> CPolPos = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><span class="doxyHighlight">                                             AMDGPU::OpName::cpol);</span></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (CPolPos != -1) &#123;</span></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> CPol =</span></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><span class="doxyHighlight">          (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a>) ?</span></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><span class="doxyHighlight">              <a href="/docs/api/namespaces/llvm/amdgpu/cpol/#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a> : 0;</span></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight">)CPolPos) &#123;</span></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><span class="doxyHighlight">        <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(CPol),</span></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><span class="doxyHighlight">                             AMDGPU::OpName::cpol);</span></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><span class="doxyHighlight">      &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (CPol) &#123;</span></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><span class="doxyHighlight">        <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CPolPos).setImm(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CPolPos).getImm() | CPol);</span></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> ((MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</span></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><span class="doxyHighlight">       (<a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a> | <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>)) &amp;&amp;</span></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><span class="doxyHighlight">      (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX90AInsts))) &#123;</span></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// GFX90A lost TFE, its place is occupied by ACC.</span></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> TFEOpIdx =</span></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::tfe);</span></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TFEOpIdx != -1) &#123;</span></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;TFEIter = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</span></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><span class="doxyHighlight">      std::advance(TFEIter, TFEOpIdx);</span></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(TFEIter, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</span></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</span></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><span class="doxyHighlight">      (<a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a> | <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>)) &#123;</span></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> SWZOpIdx =</span></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::swz);</span></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SWZOpIdx != -1) &#123;</span></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;SWZIter = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</span></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><span class="doxyHighlight">      std::advance(SWZIter, SWZOpIdx);</span></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(SWZIter, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0));</span></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>) &#123;</span></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VAddr0Idx =</span></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</span></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> RsrcIdx =</span></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::srsrc);</span></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NSAArgs = RsrcIdx - VAddr0Idx - 1;</span></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (VAddr0Idx &gt;= 0 &amp;&amp; NSAArgs &gt; 0) &#123;</span></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> NSAWords = (NSAArgs + 3) / 4;</span></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Bytes.size() &lt; 4 &#42; NSAWords)</span></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</span></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> i = 0; i &lt; NSAArgs; ++i) &#123;</span></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><span class="doxyHighlight">        </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> VAddrIdx = VAddr0Idx + 1 + i;</span></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><span class="doxyHighlight">        </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> VAddrRCID =</span></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><span class="doxyHighlight">            MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).operands()&#91;VAddrIdx&#93;.RegClass;</span></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><span class="doxyHighlight">        <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddrIdx, <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VAddrRCID, Bytes&#91;i&#93;));</span></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><span class="doxyHighlight">      Bytes = Bytes.slice(4 &#42; NSAWords);</span></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae5f0e6bc47c72961a9a05d307d6400f1">convertMIMGInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp;</span></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><span class="doxyHighlight">      (<a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181ecaffe2f0079ddf5f206b323cdecec1e655">SIInstrFlags::VIMAGE</a> | <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca68afea1b16331758f09fc0d8c229b86f">SIInstrFlags::VSAMPLE</a>))</span></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae5f0e6bc47c72961a9a05d307d6400f1">convertMIMGInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca3f6b33151573e94a6ef7f14b809dbe70">SIInstrFlags::EXP</a>)</span></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#a0fcaab7e1e2ab1a6575d41a5e3fe99db">convertEXPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca1440c15f5bea6a1ebb07324b7be433c3">SIInstrFlags::VINTERP</a>)</span></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#a951e9da312d0c74b6988e59280910007">convertVINTERPInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca3cb08b10c27a453c57a2708e83859b47">SIInstrFlags::SDWA</a>)</span></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#a9a2160759492c85b0f23cc8e5d9538f6">convertSDWAInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181ecaa0bc33f3818c02a577a8b209d98766cb">SIInstrFlags::IsMAI</a>)</span></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#acdb4b1dd5155bf0f31e8d74cdd8ccc6c">convertMAIInst</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VDstIn&#95;Idx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><span class="doxyHighlight">                                              AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (VDstIn&#95;Idx != -1) &#123;</span></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> Tied = MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getOperandConstraint(VDstIn&#95;Idx,</span></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><span class="doxyHighlight">                           <a href="/docs/api/namespaces/llvm/mcoi/#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED&#95;TO</a>);</span></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Tied != -1 &amp;&amp; (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight">)VDstIn&#95;Idx ||</span></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><span class="doxyHighlight">         !<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn&#95;Idx).isReg() ||</span></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><span class="doxyHighlight">         <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn&#95;Idx).getReg() != <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg())) &#123;</span></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &gt; (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight">)VDstIn&#95;Idx)</span></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><span class="doxyHighlight">        <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(&amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn&#95;Idx));</span></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><span class="doxyHighlight">      <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</span></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><span class="doxyHighlight">        <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg()),</span></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><span class="doxyHighlight">        AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> ImmLitIdx =</span></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::imm);</span></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsSOPK = MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca95d3d9b72a40bcb9f88738fd86094a62">SIInstrFlags::SOPK</a>;</span></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ImmLitIdx != -1 &amp;&amp; !IsSOPK)</span></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#a70ebec5cbc0a8238828d0527a06568f1">convertFMAanyK</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, ImmLitIdx);</span></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = MaxInstBytesNum - Bytes.size();</span></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</span></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a0fcaab7e1e2ab1a6575d41a5e3fe99db"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a0fcaab7e1e2ab1a6575d41a5e3fe99db">AMDGPUDisassembler::convertEXPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX11Insts)) &#123;</span></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// The MCInst still has these fields even though they are no longer encoded</span></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// in the GFX11 instruction.</span></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::vm);</span></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::compr);</span></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a951e9da312d0c74b6988e59280910007"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a951e9da312d0c74b6988e59280910007">AMDGPUDisassembler::convertVINTERPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb">convertTrue16OpSel</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx11 ||</span></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx11 ||</span></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx12 ||</span></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx12 ||</span></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx11 ||</span></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx11 ||</span></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx12 ||</span></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P10&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx12 ||</span></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx11 ||</span></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx11 ||</span></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx12 ||</span></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx12 ||</span></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx11 ||</span></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx11 ||</span></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;t16&#95;gfx12 ||</span></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V&#95;INTERP&#95;P2&#95;RTZ&#95;F16&#95;F32&#95;inreg&#95;fake16&#95;gfx12) &#123;</span></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// The MCInst has this field that is not directly encoded in the</span></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// instruction.</span></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::op&#95;sel);</span></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a9a2160759492c85b0f23cc8e5d9538f6"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a9a2160759492c85b0f23cc8e5d9538f6">AMDGPUDisassembler::convertSDWAInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX9) ||</span></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX10)) &#123;</span></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst))</span></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// VOPC - insert clamp</span></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><span class="doxyHighlight">      <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::clamp);</span></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureVolcanicIslands)) &#123;</span></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> SDst = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst);</span></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SDst != -1) &#123;</span></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// VOPC - insert VCC register as sdst</span></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><span class="doxyHighlight">      <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VCC),</span></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><span class="doxyHighlight">                           AMDGPU::OpName::sdst);</span></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// VOP1/2 - insert omod if present in instruction</span></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><span class="doxyHighlight">      <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::omod);</span></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><span class="doxyHighlightComment">/// Adjust the register values used by V&#95;MFMA&#95;F8F6F4&#95;f8&#95;f8 instructions to the</span></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><span class="doxyHighlightComment">/// appropriate subregister for the used format width.</span></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861" lineLink="#aff9a81d3a94f8d3b4530e6430d5c772c"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="#aff9a81d3a94f8d3b4530e6430d5c772c">adjustMFMA&#95;F8F6F4OpRegClass</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</span></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><span class="doxyHighlight">                                        <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;MO, uint8&#95;t NumRegs) &#123;</span></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (NumRegs) &#123;</span></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 4:</span></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> MO.<a href="/docs/api/classes/llvm/mcoperand/#a604722fe2776c0df4d275cff37a37d95">setReg</a>(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getSubReg(MO.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>(), AMDGPU::sub0&#95;sub1&#95;sub2&#95;sub3));</span></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 6:</span></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> MO.<a href="/docs/api/classes/llvm/mcoperand/#a604722fe2776c0df4d275cff37a37d95">setReg</a>(</span></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><span class="doxyHighlight">        <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getSubReg(MO.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>(), AMDGPU::sub0&#95;sub1&#95;sub2&#95;sub3&#95;sub4&#95;sub5));</span></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 8:</span></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// No-op in cases where one operand is still f8/bf8.</span></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;Unexpected size for mfma f8f6f4 operand&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><span class="doxyHighlightComment">/// f8f6f4 instructions have different pseudos depending on the used formats. In</span></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><span class="doxyHighlightComment">/// the disassembler table, we only have the variants with the largest register</span></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><span class="doxyHighlightComment">/// classes which assume using an fp8/bf8 format for both operands. The actual</span></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><span class="doxyHighlightComment">/// register class depends on the format in blgp and cbsz operands. Adjust the</span></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><span class="doxyHighlightComment">/// register classes depending on the used format.</span></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#acdb4b1dd5155bf0f31e8d74cdd8ccc6c"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#acdb4b1dd5155bf0f31e8d74cdd8ccc6c">AMDGPUDisassembler::convertMAIInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> BlgpIdx =</span></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::blgp);</span></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (BlgpIdx == -1)</span></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> CbszIdx =</span></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::cbsz);</span></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> CBSZ = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(CbszIdx).getImm();</span></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> BLGP = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(BlgpIdx).getImm();</span></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/amdgpu/mfma-f8f6f4-info">AMDGPU::MFMA&#95;F8F6F4&#95;Info</a> &#42;AdjustedRegClassOpcode =</span></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#af566f32b2d730ac9d98b434e754335f7">AMDGPU::getMFMA&#95;F8F6F4&#95;WithFormatArgs</a>(CBSZ, BLGP, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</span></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!AdjustedRegClassOpcode ||</span></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><span class="doxyHighlight">      AdjustedRegClassOpcode-&gt;<a href="/docs/api/structs/llvm/amdgpu/mfma-f8f6f4-info/#a3e72d32e10f86d40f3c435ed3707a7bc">Opcode</a> == <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode())</span></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setOpcode(AdjustedRegClassOpcode-&gt;<a href="/docs/api/structs/llvm/amdgpu/mfma-f8f6f4-info/#a3e72d32e10f86d40f3c435ed3707a7bc">Opcode</a>);</span></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> Src0Idx =</span></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src0);</span></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> Src1Idx =</span></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src1);</span></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><span class="doxyHighlight">  <a href="#aff9a81d3a94f8d3b4530e6430d5c772c">adjustMFMA&#95;F8F6F4OpRegClass</a>(MRI, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src0Idx),</span></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><span class="doxyHighlight">                              AdjustedRegClassOpcode-&gt;<a href="/docs/api/structs/llvm/amdgpu/mfma-f8f6f4-info/#af277cb1c27a021edb8643360537b3294">NumRegsSrcA</a>);</span></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><span class="doxyHighlight">  <a href="#aff9a81d3a94f8d3b4530e6430d5c772c">adjustMFMA&#95;F8F6F4OpRegClass</a>(MRI, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Src1Idx),</span></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><span class="doxyHighlight">                              AdjustedRegClassOpcode-&gt;<a href="/docs/api/structs/llvm/amdgpu/mfma-f8f6f4-info/#a38bb9bb3804fe3b58aec80cd339573ff">NumRegsSrcB</a>);</span></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911" lineLink="/docs/api/structs/vopmodifiers"><span class="doxyHighlightKeyword">struct </span><span class="doxyHighlight"><a href="/docs/api/structs/vopmodifiers">VOPModifiers</a> &#123;</span></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912" lineLink="/docs/api/structs/vopmodifiers/#ac99f5b33e7000c0fc1807242045a7c06"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/vopmodifiers/#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> = 0;</span></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913" lineLink="/docs/api/structs/vopmodifiers/#adc6e974654f933ce90147818e89219a5"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/vopmodifiers/#adc6e974654f933ce90147818e89219a5">OpSelHi</a> = 0;</span></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914" lineLink="/docs/api/structs/vopmodifiers/#ad2dc1ae7fde6cd92a999715b2591feca"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/vopmodifiers/#ad2dc1ae7fde6cd92a999715b2591feca">NegLo</a> = 0;</span></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915" lineLink="/docs/api/structs/vopmodifiers/#a50cfb72a98aaefca11ba090c96675c4b"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/structs/vopmodifiers/#a50cfb72a98aaefca11ba090c96675c4b">NegHi</a> = 0;</span></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><span class="doxyHighlightComment">// Reconstruct values of VOP3/VOP3P operands such as op&#95;sel.</span></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><span class="doxyHighlightComment">// Note that these values do not affect disassembler output,</span></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><span class="doxyHighlightComment">// so this is only necessary for consistency with src&#95;modifiers.</span></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921" lineLink="#a0670115d0e8597ec2618045c1076d811"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/structs/vopmodifiers">VOPModifiers</a> <a href="#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</span></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><span class="doxyHighlight">                                        </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsVOP3P = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">) &#123;</span></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><span class="doxyHighlight">  <a href="/docs/api/structs/vopmodifiers">VOPModifiers</a> Modifiers;</span></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> ModOps&#91;&#93; = &#123;AMDGPU::OpName::src0&#95;modifiers,</span></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><span class="doxyHighlight">                        AMDGPU::OpName::src1&#95;modifiers,</span></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><span class="doxyHighlight">                        AMDGPU::OpName::src2&#95;modifiers&#125;;</span></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> J = 0; J &lt; 3; ++J) &#123;</span></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> OpIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, ModOps&#91;J&#93;);</span></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OpIdx == -1)</span></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm();</span></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><span class="doxyHighlight">    Modifiers.<a href="/docs/api/structs/vopmodifiers/#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> |= !!(Val &amp; <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442a3b095994a942145ccaaed4f175c7172a">SISrcMods::OP&#95;SEL&#95;0</a>) &lt;&lt; J;</span></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (IsVOP3P) &#123;</span></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><span class="doxyHighlight">      Modifiers.<a href="/docs/api/structs/vopmodifiers/#adc6e974654f933ce90147818e89219a5">OpSelHi</a> |= !!(Val &amp; <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442af0e8126187c47c5b74a1bdc635158144">SISrcMods::OP&#95;SEL&#95;1</a>) &lt;&lt; J;</span></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><span class="doxyHighlight">      Modifiers.<a href="/docs/api/structs/vopmodifiers/#ad2dc1ae7fde6cd92a999715b2591feca">NegLo</a> |= !!(Val &amp; <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442af1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>) &lt;&lt; J;</span></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><span class="doxyHighlight">      Modifiers.<a href="/docs/api/structs/vopmodifiers/#a50cfb72a98aaefca11ba090c96675c4b">NegHi</a> |= !!(Val &amp; <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442aa2e6fe69892c3b751a1f9cb4933ca368">SISrcMods::NEG&#95;HI</a>) &lt;&lt; J;</span></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (J == 0) &#123;</span></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><span class="doxyHighlight">      Modifiers.<a href="/docs/api/structs/vopmodifiers/#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a> |= !!(Val &amp; <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442a8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST&#95;OP&#95;SEL</a>) &lt;&lt; 3;</span></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Modifiers;</span></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><span class="doxyHighlightComment">// Instructions decode the op&#95;sel/suffix bits into the src&#95;modifier</span></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><span class="doxyHighlightComment">// operands. Copy those bits into the src operands for true16 VGPRs.</span></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb">AMDGPUDisassembler::convertTrue16OpSel</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l00952" /><CodeLine lineNumber="952"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;ConversionRC =</span></CodeLine>
<Link id="l00953" /><CodeLine lineNumber="953"><span class="doxyHighlight">      MRI.getRegClass(AMDGPU::VGPR&#95;16RegClassID);</span></CodeLine>
<Link id="l00954" /><CodeLine lineNumber="954"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">constexpr</span><span class="doxyHighlight"> std::array&lt;std::tuple&lt;int, int, unsigned&gt;, 4&gt; OpAndOpMods = &#123;</span></CodeLine>
<Link id="l00955" /><CodeLine lineNumber="955"><span class="doxyHighlight">      &#123;&#123;AMDGPU::OpName::src0, AMDGPU::OpName::src0&#95;modifiers,</span></CodeLine>
<Link id="l00956" /><CodeLine lineNumber="956"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442a3b095994a942145ccaaed4f175c7172a">SISrcMods::OP&#95;SEL&#95;0</a>&#125;,</span></CodeLine>
<Link id="l00957" /><CodeLine lineNumber="957"><span class="doxyHighlight">       &#123;AMDGPU::OpName::src1, AMDGPU::OpName::src1&#95;modifiers,</span></CodeLine>
<Link id="l00958" /><CodeLine lineNumber="958"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442a3b095994a942145ccaaed4f175c7172a">SISrcMods::OP&#95;SEL&#95;0</a>&#125;,</span></CodeLine>
<Link id="l00959" /><CodeLine lineNumber="959"><span class="doxyHighlight">       &#123;AMDGPU::OpName::src2, AMDGPU::OpName::src2&#95;modifiers,</span></CodeLine>
<Link id="l00960" /><CodeLine lineNumber="960"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442a3b095994a942145ccaaed4f175c7172a">SISrcMods::OP&#95;SEL&#95;0</a>&#125;,</span></CodeLine>
<Link id="l00961" /><CodeLine lineNumber="961"><span class="doxyHighlight">       &#123;AMDGPU::OpName::vdst, AMDGPU::OpName::src0&#95;modifiers,</span></CodeLine>
<Link id="l00962" /><CodeLine lineNumber="962"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/sisrcmods/#a4d4c7f0ccdd236a97a1583b77f8fd442a8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST&#95;OP&#95;SEL</a>&#125;&#125;&#125;;</span></CodeLine>
<Link id="l00963" /><CodeLine lineNumber="963"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;&#91;<a href="/docs/api/namespaces/opname">OpName</a>, OpModsName, OpSelMask&#93; : OpAndOpMods) &#123;</span></CodeLine>
<Link id="l00964" /><CodeLine lineNumber="964"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> OpIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, <a href="/docs/api/namespaces/opname">OpName</a>);</span></CodeLine>
<Link id="l00965" /><CodeLine lineNumber="965"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> OpModsIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, OpModsName);</span></CodeLine>
<Link id="l00966" /><CodeLine lineNumber="966"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OpIdx == -1 || OpModsIdx == -1)</span></CodeLine>
<Link id="l00967" /><CodeLine lineNumber="967"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00968" /><CodeLine lineNumber="968"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</span></CodeLine>
<Link id="l00969" /><CodeLine lineNumber="969"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg())</span></CodeLine>
<Link id="l00970" /><CodeLine lineNumber="970"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00971" /><CodeLine lineNumber="971"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!ConversionRC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg()))</span></CodeLine>
<Link id="l00972" /><CodeLine lineNumber="972"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">continue</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00973" /><CodeLine lineNumber="973"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> OpEnc = MRI.getEncodingValue(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg());</span></CodeLine>
<Link id="l00974" /><CodeLine lineNumber="974"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;OpMods = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpModsIdx);</span></CodeLine>
<Link id="l00975" /><CodeLine lineNumber="975"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ModVal = OpMods.<a href="/docs/api/classes/llvm/mcoperand/#a4509c43893edc940979f690c468664c1">getImm</a>();</span></CodeLine>
<Link id="l00976" /><CodeLine lineNumber="976"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ModVal &amp; OpSelMask) &#123; </span><span class="doxyHighlightComment">// isHi</span></CodeLine>
<Link id="l00977" /><CodeLine lineNumber="977"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx = OpEnc &amp; <a href="/docs/api/namespaces/llvm/amdgpu/hwencoding/#a7591861bd58475c68c3d9c2d3578daaca965397959a0d6089e58be5b01f6cf095">AMDGPU::HWEncoding::REG&#95;IDX&#95;MASK</a>;</span></CodeLine>
<Link id="l00978" /><CodeLine lineNumber="978"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.setReg(ConversionRC.<a href="/docs/api/classes/llvm/mcregisterclass/#ac33acd2efcc170ca04a2229d8c365629">getRegister</a>(RegIdx &#42; 2 + 1));</span></CodeLine>
<Link id="l00979" /><CodeLine lineNumber="979"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l00980" /><CodeLine lineNumber="980"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l00981" /><CodeLine lineNumber="981"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l00982" /><CodeLine lineNumber="982"></CodeLine>
<Link id="l00983" /><CodeLine lineNumber="983"><span class="doxyHighlightComment">// MAC opcodes have special old and src2 operands.</span></CodeLine>
<Link id="l00984" /><CodeLine lineNumber="984"><span class="doxyHighlightComment">// src2 is tied to dst, while old is not tied (but assumed to be).</span></CodeLine>
<Link id="l00985" /><CodeLine lineNumber="985" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ae75794f911e166bcea94523957bdec07"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae75794f911e166bcea94523957bdec07">AMDGPUDisassembler::isMacDPP</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l00986" /><CodeLine lineNumber="986"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">constexpr</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> DST&#95;IDX = 0;</span></CodeLine>
<Link id="l00987" /><CodeLine lineNumber="987"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Opcode = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l00988" /><CodeLine lineNumber="988"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = MCII-&gt;get(Opcode);</span></CodeLine>
<Link id="l00989" /><CodeLine lineNumber="989"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> OldIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::old);</span></CodeLine>
<Link id="l00990" /><CodeLine lineNumber="990"></CodeLine>
<Link id="l00991" /><CodeLine lineNumber="991"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (OldIdx != -1 &amp;&amp; <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getOperandConstraint(</span></CodeLine>
<Link id="l00992" /><CodeLine lineNumber="992"><span class="doxyHighlight">                          OldIdx, <a href="/docs/api/namespaces/llvm/mcoi/#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED&#95;TO</a>) == -1) &#123;</span></CodeLine>
<Link id="l00993" /><CodeLine lineNumber="993"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, AMDGPU::OpName::src2));</span></CodeLine>
<Link id="l00994" /><CodeLine lineNumber="994"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getOperandConstraint(</span></CodeLine>
<Link id="l00995" /><CodeLine lineNumber="995"><span class="doxyHighlight">               <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opcode, AMDGPU::OpName::src2),</span></CodeLine>
<Link id="l00996" /><CodeLine lineNumber="996"><span class="doxyHighlight">               <a href="/docs/api/namespaces/llvm/mcoi/#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED&#95;TO</a>) == DST&#95;IDX);</span></CodeLine>
<Link id="l00997" /><CodeLine lineNumber="997"><span class="doxyHighlight">    (void)DST&#95;IDX;</span></CodeLine>
<Link id="l00998" /><CodeLine lineNumber="998"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00999" /><CodeLine lineNumber="999"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01000" /><CodeLine lineNumber="1000"></CodeLine>
<Link id="l01001" /><CodeLine lineNumber="1001"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01002" /><CodeLine lineNumber="1002"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01003" /><CodeLine lineNumber="1003"></CodeLine>
<Link id="l01004" /><CodeLine lineNumber="1004"><span class="doxyHighlightComment">// Create dummy old operand and insert dummy unused src2&#95;modifiers</span></CodeLine>
<Link id="l01005" /><CodeLine lineNumber="1005" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a4974310fb906d87e0b82ea333101d33c"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a4974310fb906d87e0b82ea333101d33c">AMDGPUDisassembler::convertMacDPPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01006" /><CodeLine lineNumber="1006"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() + 1 &lt; MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getNumOperands());</span></CodeLine>
<Link id="l01007" /><CodeLine lineNumber="1007"><span class="doxyHighlight">  <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(0), AMDGPU::OpName::old);</span></CodeLine>
<Link id="l01008" /><CodeLine lineNumber="1008"><span class="doxyHighlight">  <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l01009" /><CodeLine lineNumber="1009"><span class="doxyHighlight">                       AMDGPU::OpName::src2&#95;modifiers);</span></CodeLine>
<Link id="l01010" /><CodeLine lineNumber="1010"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01011" /><CodeLine lineNumber="1011"></CodeLine>
<Link id="l01012" /><CodeLine lineNumber="1012" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a5924dbd31504014961bf4324546da2cc"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5924dbd31504014961bf4324546da2cc">AMDGPUDisassembler::convertDPP8Inst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01013" /><CodeLine lineNumber="1013"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l01014" /><CodeLine lineNumber="1014"></CodeLine>
<Link id="l01015" /><CodeLine lineNumber="1015"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VDstInIdx =</span></CodeLine>
<Link id="l01016" /><CodeLine lineNumber="1016"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l01017" /><CodeLine lineNumber="1017"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (VDstInIdx != -1)</span></CodeLine>
<Link id="l01018" /><CodeLine lineNumber="1018"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l01019" /><CodeLine lineNumber="1019"></CodeLine>
<Link id="l01020" /><CodeLine lineNumber="1020"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</span></CodeLine>
<Link id="l01021" /><CodeLine lineNumber="1021"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01022" /><CodeLine lineNumber="1022"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op&#95;sel)) &#123;</span></CodeLine>
<Link id="l01023" /><CodeLine lineNumber="1023"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb">convertTrue16OpSel</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l01024" /><CodeLine lineNumber="1024"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Mods = <a href="#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l01025" /><CodeLine lineNumber="1025"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</span></CodeLine>
<Link id="l01026" /><CodeLine lineNumber="1026"><span class="doxyHighlight">                         AMDGPU::OpName::op&#95;sel);</span></CodeLine>
<Link id="l01027" /><CodeLine lineNumber="1027"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l01028" /><CodeLine lineNumber="1028"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Insert dummy unused src modifiers.</span></CodeLine>
<Link id="l01029" /><CodeLine lineNumber="1029"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01030" /><CodeLine lineNumber="1030"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src0&#95;modifiers))</span></CodeLine>
<Link id="l01031" /><CodeLine lineNumber="1031"><span class="doxyHighlight">      <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l01032" /><CodeLine lineNumber="1032"><span class="doxyHighlight">                           AMDGPU::OpName::src0&#95;modifiers);</span></CodeLine>
<Link id="l01033" /><CodeLine lineNumber="1033"></CodeLine>
<Link id="l01034" /><CodeLine lineNumber="1034"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01035" /><CodeLine lineNumber="1035"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src1&#95;modifiers))</span></CodeLine>
<Link id="l01036" /><CodeLine lineNumber="1036"><span class="doxyHighlight">      <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l01037" /><CodeLine lineNumber="1037"><span class="doxyHighlight">                           AMDGPU::OpName::src1&#95;modifiers);</span></CodeLine>
<Link id="l01038" /><CodeLine lineNumber="1038"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01039" /><CodeLine lineNumber="1039"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01040" /><CodeLine lineNumber="1040"></CodeLine>
<Link id="l01041" /><CodeLine lineNumber="1041" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a688f4832464547c17012a58790863c53"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a688f4832464547c17012a58790863c53">AMDGPUDisassembler::convertVOP3DPPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01042" /><CodeLine lineNumber="1042"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb">convertTrue16OpSel</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l01043" /><CodeLine lineNumber="1043"></CodeLine>
<Link id="l01044" /><CodeLine lineNumber="1044"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VDstInIdx =</span></CodeLine>
<Link id="l01045" /><CodeLine lineNumber="1045"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l01046" /><CodeLine lineNumber="1046"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (VDstInIdx != -1)</span></CodeLine>
<Link id="l01047" /><CodeLine lineNumber="1047"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0), AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l01048" /><CodeLine lineNumber="1048"></CodeLine>
<Link id="l01049" /><CodeLine lineNumber="1049"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l01050" /><CodeLine lineNumber="1050"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</span></CodeLine>
<Link id="l01051" /><CodeLine lineNumber="1051"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01052" /><CodeLine lineNumber="1052"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op&#95;sel)) &#123;</span></CodeLine>
<Link id="l01053" /><CodeLine lineNumber="1053"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Mods = <a href="#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l01054" /><CodeLine lineNumber="1054"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</span></CodeLine>
<Link id="l01055" /><CodeLine lineNumber="1055"><span class="doxyHighlight">                         AMDGPU::OpName::op&#95;sel);</span></CodeLine>
<Link id="l01056" /><CodeLine lineNumber="1056"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01057" /><CodeLine lineNumber="1057"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01058" /><CodeLine lineNumber="1058"></CodeLine>
<Link id="l01059" /><CodeLine lineNumber="1059"><span class="doxyHighlightComment">// Note that before gfx10, the MIMG encoding provided no information about</span></CodeLine>
<Link id="l01060" /><CodeLine lineNumber="1060"><span class="doxyHighlightComment">// VADDR size. Consequently, decoded instructions always show address as if it</span></CodeLine>
<Link id="l01061" /><CodeLine lineNumber="1061"><span class="doxyHighlightComment">// has 1 dword, which could be not really so.</span></CodeLine>
<Link id="l01062" /><CodeLine lineNumber="1062" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ae5f0e6bc47c72961a9a05d307d6400f1"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae5f0e6bc47c72961a9a05d307d6400f1">AMDGPUDisassembler::convertMIMGInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01063" /><CodeLine lineNumber="1063"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> TSFlags = MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags;</span></CodeLine>
<Link id="l01064" /><CodeLine lineNumber="1064"></CodeLine>
<Link id="l01065" /><CodeLine lineNumber="1065"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VDstIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l01066" /><CodeLine lineNumber="1066"><span class="doxyHighlight">                                           AMDGPU::OpName::vdst);</span></CodeLine>
<Link id="l01067" /><CodeLine lineNumber="1067"></CodeLine>
<Link id="l01068" /><CodeLine lineNumber="1068"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VDataIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l01069" /><CodeLine lineNumber="1069"><span class="doxyHighlight">                                            AMDGPU::OpName::vdata);</span></CodeLine>
<Link id="l01070" /><CodeLine lineNumber="1070"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VAddr0Idx =</span></CodeLine>
<Link id="l01071" /><CodeLine lineNumber="1071"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</span></CodeLine>
<Link id="l01072" /><CodeLine lineNumber="1072"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> RsrcOpName = (TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>) ? AMDGPU::OpName::srsrc</span></CodeLine>
<Link id="l01073" /><CodeLine lineNumber="1073"><span class="doxyHighlight">                                                  : AMDGPU::OpName::rsrc;</span></CodeLine>
<Link id="l01074" /><CodeLine lineNumber="1074"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> RsrcIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), RsrcOpName);</span></CodeLine>
<Link id="l01075" /><CodeLine lineNumber="1075"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> DMaskIdx = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l01076" /><CodeLine lineNumber="1076"><span class="doxyHighlight">                                            AMDGPU::OpName::dmask);</span></CodeLine>
<Link id="l01077" /><CodeLine lineNumber="1077"></CodeLine>
<Link id="l01078" /><CodeLine lineNumber="1078"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> TFEIdx   = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l01079" /><CodeLine lineNumber="1079"><span class="doxyHighlight">                                            AMDGPU::OpName::tfe);</span></CodeLine>
<Link id="l01080" /><CodeLine lineNumber="1080"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> D16Idx   = <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</span></CodeLine>
<Link id="l01081" /><CodeLine lineNumber="1081"><span class="doxyHighlight">                                            AMDGPU::OpName::d16);</span></CodeLine>
<Link id="l01082" /><CodeLine lineNumber="1082"></CodeLine>
<Link id="l01083" /><CodeLine lineNumber="1083"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/amdgpu/mimginfo">AMDGPU::MIMGInfo</a> &#42;Info = <a href="/docs/api/namespaces/llvm/amdgpu/#a0b5b29d1275f84b9e530fd2419cc03ac">AMDGPU::getMIMGInfo</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</span></CodeLine>
<Link id="l01084" /><CodeLine lineNumber="1084"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/amdgpu/mimgbaseopcodeinfo">AMDGPU::MIMGBaseOpcodeInfo</a> &#42;BaseOpcode =</span></CodeLine>
<Link id="l01085" /><CodeLine lineNumber="1085"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#ae1884e3318cb1f8a4465b1b4bd4d9827">AMDGPU::getMIMGBaseOpcodeInfo</a>(Info-&gt;BaseOpcode);</span></CodeLine>
<Link id="l01086" /><CodeLine lineNumber="1086"></CodeLine>
<Link id="l01087" /><CodeLine lineNumber="1087"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDataIdx != -1);</span></CodeLine>
<Link id="l01088" /><CodeLine lineNumber="1088"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (BaseOpcode-&gt;<a href="/docs/api/structs/llvm/amdgpu/mimgbaseopcodeinfo/#ae568e3885ff86491cfec37106f83d1c7">BVH</a>) &#123;</span></CodeLine>
<Link id="l01089" /><CodeLine lineNumber="1089"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Add A16 operand for intersect&#95;ray instructions</span></CodeLine>
<Link id="l01090" /><CodeLine lineNumber="1090"><span class="doxyHighlight">    <a href="#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(BaseOpcode-&gt;<a href="/docs/api/structs/llvm/amdgpu/mimgbaseopcodeinfo/#ac4143c4d0308ab58f78f0e5fc74902e4">A16</a>));</span></CodeLine>
<Link id="l01091" /><CodeLine lineNumber="1091"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01092" /><CodeLine lineNumber="1092"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01093" /><CodeLine lineNumber="1093"></CodeLine>
<Link id="l01094" /><CodeLine lineNumber="1094"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsAtomic = (VDstIdx != -1);</span></CodeLine>
<Link id="l01095" /><CodeLine lineNumber="1095"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsGather4 = TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</span></CodeLine>
<Link id="l01096" /><CodeLine lineNumber="1096"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsVSample = TSFlags &amp; <a href="/docs/api/namespaces/llvm/siinstrflags/#a63fe1ccb8fc5f327a64d2977fce181eca68afea1b16331758f09fc0d8c229b86f">SIInstrFlags::VSAMPLE</a>;</span></CodeLine>
<Link id="l01097" /><CodeLine lineNumber="1097"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsNSA = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01098" /><CodeLine lineNumber="1098"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsPartialNSA = </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01099" /><CodeLine lineNumber="1099"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> AddrSize = Info-&gt;VAddrDwords;</span></CodeLine>
<Link id="l01100" /><CodeLine lineNumber="1100"></CodeLine>
<Link id="l01101" /><CodeLine lineNumber="1101"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) &#123;</span></CodeLine>
<Link id="l01102" /><CodeLine lineNumber="1102"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DimIdx =</span></CodeLine>
<Link id="l01103" /><CodeLine lineNumber="1103"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dim);</span></CodeLine>
<Link id="l01104" /><CodeLine lineNumber="1104"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> A16Idx =</span></CodeLine>
<Link id="l01105" /><CodeLine lineNumber="1105"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::a16);</span></CodeLine>
<Link id="l01106" /><CodeLine lineNumber="1106"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/amdgpu/mimgdiminfo">AMDGPU::MIMGDimInfo</a> &#42;Dim =</span></CodeLine>
<Link id="l01107" /><CodeLine lineNumber="1107"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a7967181b077a4a08f5baf9950e30660d">AMDGPU::getMIMGDimInfoByEncoding</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DimIdx).getImm());</span></CodeLine>
<Link id="l01108" /><CodeLine lineNumber="1108"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsA16 = (A16Idx != -1 &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(A16Idx).getImm());</span></CodeLine>
<Link id="l01109" /><CodeLine lineNumber="1109"></CodeLine>
<Link id="l01110" /><CodeLine lineNumber="1110"><span class="doxyHighlight">    AddrSize =</span></CodeLine>
<Link id="l01111" /><CodeLine lineNumber="1111"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#a9af58a5d20f2215a00b675f34db92771">AMDGPU::getAddrSizeMIMGOp</a>(BaseOpcode, Dim, IsA16, <a href="/docs/api/namespaces/llvm/amdgpu/#a9adcf3cabdbd72a34b34f13f2826314b">AMDGPU::hasG16</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</span></CodeLine>
<Link id="l01112" /><CodeLine lineNumber="1112"></CodeLine>
<Link id="l01113" /><CodeLine lineNumber="1113"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// VSAMPLE insts that do not use vaddr3 behave the same as NSA forms.</span></CodeLine>
<Link id="l01114" /><CodeLine lineNumber="1114"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// VIMAGE insts other than BVH never use vaddr4.</span></CodeLine>
<Link id="l01115" /><CodeLine lineNumber="1115"><span class="doxyHighlight">    IsNSA = Info-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx10NSA ||</span></CodeLine>
<Link id="l01116" /><CodeLine lineNumber="1116"><span class="doxyHighlight">            Info-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx11NSA ||</span></CodeLine>
<Link id="l01117" /><CodeLine lineNumber="1117"><span class="doxyHighlight">            Info-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx12;</span></CodeLine>
<Link id="l01118" /><CodeLine lineNumber="1118"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!IsNSA) &#123;</span></CodeLine>
<Link id="l01119" /><CodeLine lineNumber="1119"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!IsVSample &amp;&amp; AddrSize &gt; 12)</span></CodeLine>
<Link id="l01120" /><CodeLine lineNumber="1120"><span class="doxyHighlight">        AddrSize = 16;</span></CodeLine>
<Link id="l01121" /><CodeLine lineNumber="1121"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l01122" /><CodeLine lineNumber="1122"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (AddrSize &gt; Info-&gt;VAddrDwords) &#123;</span></CodeLine>
<Link id="l01123" /><CodeLine lineNumber="1123"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeaturePartialNSAEncoding)) &#123;</span></CodeLine>
<Link id="l01124" /><CodeLine lineNumber="1124"><span class="doxyHighlight">          </span><span class="doxyHighlightComment">// The NSA encoding does not contain enough operands for the</span></CodeLine>
<Link id="l01125" /><CodeLine lineNumber="1125"><span class="doxyHighlight">          </span><span class="doxyHighlightComment">// combination of base opcode / dimension. Should this be an error?</span></CodeLine>
<Link id="l01126" /><CodeLine lineNumber="1126"><span class="doxyHighlight">          </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01127" /><CodeLine lineNumber="1127"><span class="doxyHighlight">        &#125;</span></CodeLine>
<Link id="l01128" /><CodeLine lineNumber="1128"><span class="doxyHighlight">        IsPartialNSA = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01129" /><CodeLine lineNumber="1129"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l01130" /><CodeLine lineNumber="1130"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01131" /><CodeLine lineNumber="1131"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01132" /><CodeLine lineNumber="1132"></CodeLine>
<Link id="l01133" /><CodeLine lineNumber="1133"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DMask = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DMaskIdx).getImm() &amp; 0xf;</span></CodeLine>
<Link id="l01134" /><CodeLine lineNumber="1134"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DstSize = IsGather4 ? 4 : std::max(<a href="/docs/api/namespaces/llvm/#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a>(DMask), 1);</span></CodeLine>
<Link id="l01135" /><CodeLine lineNumber="1135"></CodeLine>
<Link id="l01136" /><CodeLine lineNumber="1136"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> D16 = D16Idx &gt;= 0 &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(D16Idx).getImm();</span></CodeLine>
<Link id="l01137" /><CodeLine lineNumber="1137"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (D16 &amp;&amp; <a href="/docs/api/namespaces/llvm/amdgpu/#a3856884676648fe8f7af93f6c5e60e1f">AMDGPU::hasPackedD16</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) &#123;</span></CodeLine>
<Link id="l01138" /><CodeLine lineNumber="1138"><span class="doxyHighlight">    DstSize = (DstSize + 1) / 2;</span></CodeLine>
<Link id="l01139" /><CodeLine lineNumber="1139"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01140" /><CodeLine lineNumber="1140"></CodeLine>
<Link id="l01141" /><CodeLine lineNumber="1141"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TFEIdx != -1 &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(TFEIdx).getImm())</span></CodeLine>
<Link id="l01142" /><CodeLine lineNumber="1142"><span class="doxyHighlight">    DstSize += 1;</span></CodeLine>
<Link id="l01143" /><CodeLine lineNumber="1143"></CodeLine>
<Link id="l01144" /><CodeLine lineNumber="1144"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DstSize == Info-&gt;VDataDwords &amp;&amp; AddrSize == Info-&gt;VAddrDwords)</span></CodeLine>
<Link id="l01145" /><CodeLine lineNumber="1145"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01146" /><CodeLine lineNumber="1146"></CodeLine>
<Link id="l01147" /><CodeLine lineNumber="1147"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> NewOpcode =</span></CodeLine>
<Link id="l01148" /><CodeLine lineNumber="1148"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(Info-&gt;BaseOpcode, Info-&gt;MIMGEncoding, DstSize, AddrSize);</span></CodeLine>
<Link id="l01149" /><CodeLine lineNumber="1149"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (NewOpcode == -1)</span></CodeLine>
<Link id="l01150" /><CodeLine lineNumber="1150"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01151" /><CodeLine lineNumber="1151"></CodeLine>
<Link id="l01152" /><CodeLine lineNumber="1152"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Widen the register to the correct number of enabled channels.</span></CodeLine>
<Link id="l01153" /><CodeLine lineNumber="1153"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> NewVdata;</span></CodeLine>
<Link id="l01154" /><CodeLine lineNumber="1154"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (DstSize != Info-&gt;VDataDwords) &#123;</span></CodeLine>
<Link id="l01155" /><CodeLine lineNumber="1155"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> DataRCID = MCII-&gt;get(NewOpcode).operands()&#91;VDataIdx&#93;.RegClass;</span></CodeLine>
<Link id="l01156" /><CodeLine lineNumber="1156"></CodeLine>
<Link id="l01157" /><CodeLine lineNumber="1157"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Get first subregister of VData</span></CodeLine>
<Link id="l01158" /><CodeLine lineNumber="1158"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Vdata0 = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx).getReg();</span></CodeLine>
<Link id="l01159" /><CodeLine lineNumber="1159"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> VdataSub0 = MRI.getSubReg(Vdata0, AMDGPU::sub0);</span></CodeLine>
<Link id="l01160" /><CodeLine lineNumber="1160"><span class="doxyHighlight">    Vdata0 = (VdataSub0 != 0)? VdataSub0 : Vdata0;</span></CodeLine>
<Link id="l01161" /><CodeLine lineNumber="1161"></CodeLine>
<Link id="l01162" /><CodeLine lineNumber="1162"><span class="doxyHighlight">    NewVdata = MRI.getMatchingSuperReg(Vdata0, AMDGPU::sub0,</span></CodeLine>
<Link id="l01163" /><CodeLine lineNumber="1163"><span class="doxyHighlight">                                       &amp;MRI.getRegClass(DataRCID));</span></CodeLine>
<Link id="l01164" /><CodeLine lineNumber="1164"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!NewVdata) &#123;</span></CodeLine>
<Link id="l01165" /><CodeLine lineNumber="1165"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// It&#39;s possible to encode this such that the low register + enabled</span></CodeLine>
<Link id="l01166" /><CodeLine lineNumber="1166"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// components exceeds the register count.</span></CodeLine>
<Link id="l01167" /><CodeLine lineNumber="1167"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01168" /><CodeLine lineNumber="1168"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01169" /><CodeLine lineNumber="1169"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01170" /><CodeLine lineNumber="1170"></CodeLine>
<Link id="l01171" /><CodeLine lineNumber="1171"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// If not using NSA on GFX10+, widen vaddr0 address register to correct size.</span></CodeLine>
<Link id="l01172" /><CodeLine lineNumber="1172"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// If using partial NSA on GFX11+ widen last address register.</span></CodeLine>
<Link id="l01173" /><CodeLine lineNumber="1173"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VAddrSAIdx = IsPartialNSA ? (RsrcIdx - 1) : VAddr0Idx;</span></CodeLine>
<Link id="l01174" /><CodeLine lineNumber="1174"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> NewVAddrSA;</span></CodeLine>
<Link id="l01175" /><CodeLine lineNumber="1175"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureNSAEncoding) &amp;&amp; (!IsNSA || IsPartialNSA) &amp;&amp;</span></CodeLine>
<Link id="l01176" /><CodeLine lineNumber="1176"><span class="doxyHighlight">      AddrSize != Info-&gt;VAddrDwords) &#123;</span></CodeLine>
<Link id="l01177" /><CodeLine lineNumber="1177"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> VAddrSA = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddrSAIdx).getReg();</span></CodeLine>
<Link id="l01178" /><CodeLine lineNumber="1178"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> VAddrSubSA = MRI.getSubReg(VAddrSA, AMDGPU::sub0);</span></CodeLine>
<Link id="l01179" /><CodeLine lineNumber="1179"><span class="doxyHighlight">    VAddrSA = VAddrSubSA ? VAddrSubSA : VAddrSA;</span></CodeLine>
<Link id="l01180" /><CodeLine lineNumber="1180"></CodeLine>
<Link id="l01181" /><CodeLine lineNumber="1181"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> AddrRCID = MCII-&gt;get(NewOpcode).operands()&#91;VAddrSAIdx&#93;.RegClass;</span></CodeLine>
<Link id="l01182" /><CodeLine lineNumber="1182"><span class="doxyHighlight">    NewVAddrSA = MRI.getMatchingSuperReg(VAddrSA, AMDGPU::sub0,</span></CodeLine>
<Link id="l01183" /><CodeLine lineNumber="1183"><span class="doxyHighlight">                                        &amp;MRI.getRegClass(AddrRCID));</span></CodeLine>
<Link id="l01184" /><CodeLine lineNumber="1184"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!NewVAddrSA)</span></CodeLine>
<Link id="l01185" /><CodeLine lineNumber="1185"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01186" /><CodeLine lineNumber="1186"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01187" /><CodeLine lineNumber="1187"></CodeLine>
<Link id="l01188" /><CodeLine lineNumber="1188"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setOpcode(NewOpcode);</span></CodeLine>
<Link id="l01189" /><CodeLine lineNumber="1189"></CodeLine>
<Link id="l01190" /><CodeLine lineNumber="1190"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (NewVdata != AMDGPU::NoRegister) &#123;</span></CodeLine>
<Link id="l01191" /><CodeLine lineNumber="1191"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx) = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(NewVdata);</span></CodeLine>
<Link id="l01192" /><CodeLine lineNumber="1192"></CodeLine>
<Link id="l01193" /><CodeLine lineNumber="1193"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (IsAtomic) &#123;</span></CodeLine>
<Link id="l01194" /><CodeLine lineNumber="1194"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Atomic operations have an additional operand (a copy of data)</span></CodeLine>
<Link id="l01195" /><CodeLine lineNumber="1195"><span class="doxyHighlight">      <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIdx) = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(NewVdata);</span></CodeLine>
<Link id="l01196" /><CodeLine lineNumber="1196"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01197" /><CodeLine lineNumber="1197"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01198" /><CodeLine lineNumber="1198"></CodeLine>
<Link id="l01199" /><CodeLine lineNumber="1199"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (NewVAddrSA) &#123;</span></CodeLine>
<Link id="l01200" /><CodeLine lineNumber="1200"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddrSAIdx) = <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(NewVAddrSA);</span></CodeLine>
<Link id="l01201" /><CodeLine lineNumber="1201"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (IsNSA) &#123;</span></CodeLine>
<Link id="l01202" /><CodeLine lineNumber="1202"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AddrSize &lt;= Info-&gt;VAddrDwords);</span></CodeLine>
<Link id="l01203" /><CodeLine lineNumber="1203"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + AddrSize,</span></CodeLine>
<Link id="l01204" /><CodeLine lineNumber="1204"><span class="doxyHighlight">             <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + Info-&gt;VAddrDwords);</span></CodeLine>
<Link id="l01205" /><CodeLine lineNumber="1205"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01206" /><CodeLine lineNumber="1206"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01207" /><CodeLine lineNumber="1207"></CodeLine>
<Link id="l01208" /><CodeLine lineNumber="1208"><span class="doxyHighlightComment">// Opsel and neg bits are used in src&#95;modifiers and standalone operands. Autogen</span></CodeLine>
<Link id="l01209" /><CodeLine lineNumber="1209"><span class="doxyHighlightComment">// decoder only adds to src&#95;modifiers, so manually add the bits to the other</span></CodeLine>
<Link id="l01210" /><CodeLine lineNumber="1210"><span class="doxyHighlightComment">// operands.</span></CodeLine>
<Link id="l01211" /><CodeLine lineNumber="1211" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#af2662661417cf1a8f0b242b84853829f"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af2662661417cf1a8f0b242b84853829f">AMDGPUDisassembler::convertVOP3PDPPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01212" /><CodeLine lineNumber="1212"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l01213" /><CodeLine lineNumber="1213"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</span></CodeLine>
<Link id="l01214" /><CodeLine lineNumber="1214"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Mods = <a href="#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01215" /><CodeLine lineNumber="1215"></CodeLine>
<Link id="l01216" /><CodeLine lineNumber="1216"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01217" /><CodeLine lineNumber="1217"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::vdst&#95;in))</span></CodeLine>
<Link id="l01218" /><CodeLine lineNumber="1218"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::vdst&#95;in);</span></CodeLine>
<Link id="l01219" /><CodeLine lineNumber="1219"></CodeLine>
<Link id="l01220" /><CodeLine lineNumber="1220"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01221" /><CodeLine lineNumber="1221"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op&#95;sel))</span></CodeLine>
<Link id="l01222" /><CodeLine lineNumber="1222"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSel),</span></CodeLine>
<Link id="l01223" /><CodeLine lineNumber="1223"><span class="doxyHighlight">                         AMDGPU::OpName::op&#95;sel);</span></CodeLine>
<Link id="l01224" /><CodeLine lineNumber="1224"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01225" /><CodeLine lineNumber="1225"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op&#95;sel&#95;hi))</span></CodeLine>
<Link id="l01226" /><CodeLine lineNumber="1226"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.OpSelHi),</span></CodeLine>
<Link id="l01227" /><CodeLine lineNumber="1227"><span class="doxyHighlight">                         AMDGPU::OpName::op&#95;sel&#95;hi);</span></CodeLine>
<Link id="l01228" /><CodeLine lineNumber="1228"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01229" /><CodeLine lineNumber="1229"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::neg&#95;lo))</span></CodeLine>
<Link id="l01230" /><CodeLine lineNumber="1230"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.NegLo),</span></CodeLine>
<Link id="l01231" /><CodeLine lineNumber="1231"><span class="doxyHighlight">                         AMDGPU::OpName::neg&#95;lo);</span></CodeLine>
<Link id="l01232" /><CodeLine lineNumber="1232"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01233" /><CodeLine lineNumber="1233"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::neg&#95;hi))</span></CodeLine>
<Link id="l01234" /><CodeLine lineNumber="1234"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.NegHi),</span></CodeLine>
<Link id="l01235" /><CodeLine lineNumber="1235"><span class="doxyHighlight">                         AMDGPU::OpName::neg&#95;hi);</span></CodeLine>
<Link id="l01236" /><CodeLine lineNumber="1236"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01237" /><CodeLine lineNumber="1237"></CodeLine>
<Link id="l01238" /><CodeLine lineNumber="1238"><span class="doxyHighlightComment">// Create dummy old operand and insert optional operands</span></CodeLine>
<Link id="l01239" /><CodeLine lineNumber="1239" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a2021d83fb89da51586187868e0ba649d"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a2021d83fb89da51586187868e0ba649d">AMDGPUDisassembler::convertVOPCDPPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01240" /><CodeLine lineNumber="1240"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l01241" /><CodeLine lineNumber="1241"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</span></CodeLine>
<Link id="l01242" /><CodeLine lineNumber="1242"></CodeLine>
<Link id="l01243" /><CodeLine lineNumber="1243"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01244" /><CodeLine lineNumber="1244"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::old))</span></CodeLine>
<Link id="l01245" /><CodeLine lineNumber="1245"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(0), AMDGPU::OpName::old);</span></CodeLine>
<Link id="l01246" /><CodeLine lineNumber="1246"></CodeLine>
<Link id="l01247" /><CodeLine lineNumber="1247"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01248" /><CodeLine lineNumber="1248"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src0&#95;modifiers))</span></CodeLine>
<Link id="l01249" /><CodeLine lineNumber="1249"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l01250" /><CodeLine lineNumber="1250"><span class="doxyHighlight">                         AMDGPU::OpName::src0&#95;modifiers);</span></CodeLine>
<Link id="l01251" /><CodeLine lineNumber="1251"></CodeLine>
<Link id="l01252" /><CodeLine lineNumber="1252"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01253" /><CodeLine lineNumber="1253"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::src1&#95;modifiers))</span></CodeLine>
<Link id="l01254" /><CodeLine lineNumber="1254"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</span></CodeLine>
<Link id="l01255" /><CodeLine lineNumber="1255"><span class="doxyHighlight">                         AMDGPU::OpName::src1&#95;modifiers);</span></CodeLine>
<Link id="l01256" /><CodeLine lineNumber="1256"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01257" /><CodeLine lineNumber="1257"></CodeLine>
<Link id="l01258" /><CodeLine lineNumber="1258" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a074a4f039b95fd6ecd9a199e3db42097"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a074a4f039b95fd6ecd9a199e3db42097">AMDGPUDisassembler::convertVOPC64DPPInst</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01259" /><CodeLine lineNumber="1259"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</span></CodeLine>
<Link id="l01260" /><CodeLine lineNumber="1260"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</span></CodeLine>
<Link id="l01261" /><CodeLine lineNumber="1261"></CodeLine>
<Link id="l01262" /><CodeLine lineNumber="1262"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/amdgpudisassembler/#a6dc51b29f05105e3ce97ba5b40087dcb">convertTrue16OpSel</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l01263" /><CodeLine lineNumber="1263"></CodeLine>
<Link id="l01264" /><CodeLine lineNumber="1264"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</span></CodeLine>
<Link id="l01265" /><CodeLine lineNumber="1265"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opc, AMDGPU::OpName::op&#95;sel)) &#123;</span></CodeLine>
<Link id="l01266" /><CodeLine lineNumber="1266"><span class="doxyHighlight">    <a href="/docs/api/structs/vopmodifiers">VOPModifiers</a> Mods = <a href="#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</span></CodeLine>
<Link id="l01267" /><CodeLine lineNumber="1267"><span class="doxyHighlight">    <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Mods.<a href="/docs/api/structs/vopmodifiers/#ac99f5b33e7000c0fc1807242045a7c06">OpSel</a>),</span></CodeLine>
<Link id="l01268" /><CodeLine lineNumber="1268"><span class="doxyHighlight">                         AMDGPU::OpName::op&#95;sel);</span></CodeLine>
<Link id="l01269" /><CodeLine lineNumber="1269"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01270" /><CodeLine lineNumber="1270"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01271" /><CodeLine lineNumber="1271"></CodeLine>
<Link id="l01272" /><CodeLine lineNumber="1272" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a70ebec5cbc0a8238828d0527a06568f1"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a70ebec5cbc0a8238828d0527a06568f1">AMDGPUDisassembler::convertFMAanyK</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> ImmLitIdx)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01273" /><CodeLine lineNumber="1273"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasLiteral &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;Should have decoded a literal&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01274" /><CodeLine lineNumber="1274"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = MCII-&gt;get(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</span></CodeLine>
<Link id="l01275" /><CodeLine lineNumber="1275"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> DescNumOps = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getNumOperands();</span></CodeLine>
<Link id="l01276" /><CodeLine lineNumber="1276"><span class="doxyHighlight">  <a href="#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal),</span></CodeLine>
<Link id="l01277" /><CodeLine lineNumber="1277"><span class="doxyHighlight">                       AMDGPU::OpName::immDeferred);</span></CodeLine>
<Link id="l01278" /><CodeLine lineNumber="1278"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DescNumOps == <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands());</span></CodeLine>
<Link id="l01279" /><CodeLine lineNumber="1279"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; DescNumOps; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</span></CodeLine>
<Link id="l01280" /><CodeLine lineNumber="1280"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</span></CodeLine>
<Link id="l01281" /><CodeLine lineNumber="1281"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> OpType = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.operands()&#91;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#93;.OperandType;</span></CodeLine>
<Link id="l01282" /><CodeLine lineNumber="1282"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsDeferredOp = (OpType == <a href="/docs/api/namespaces/llvm/amdgpu/#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND&#95;REG&#95;IMM&#95;FP32&#95;DEFERRED</a> ||</span></CodeLine>
<Link id="l01283" /><CodeLine lineNumber="1283"><span class="doxyHighlight">                         OpType == <a href="/docs/api/namespaces/llvm/amdgpu/#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND&#95;REG&#95;IMM&#95;FP16&#95;DEFERRED</a>);</span></CodeLine>
<Link id="l01284" /><CodeLine lineNumber="1284"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isImm() &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getImm() == <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a64505b53beb145f22a5e090a5f7fc97a">AMDGPU::EncValues::LITERAL&#95;CONST</a> &amp;&amp;</span></CodeLine>
<Link id="l01285" /><CodeLine lineNumber="1285"><span class="doxyHighlight">        IsDeferredOp)</span></CodeLine>
<Link id="l01286" /><CodeLine lineNumber="1286"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.setImm(Literal);</span></CodeLine>
<Link id="l01287" /><CodeLine lineNumber="1287"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01288" /><CodeLine lineNumber="1288"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01289" /><CodeLine lineNumber="1289"></CodeLine>
<Link id="l01290" /><CodeLine lineNumber="1290" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a16d28a91d7aca8ef06fa3e2533047f0b"><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight">&#42; <a href="/docs/api/classes/llvm/amdgpudisassembler/#a16d28a91d7aca8ef06fa3e2533047f0b">AMDGPUDisassembler::getRegClassName</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegClassID)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01291" /><CodeLine lineNumber="1291"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a3faa10cafd0be721018fc1b9bc2c5488">getContext</a>().<a href="/docs/api/classes/llvm/mccontext/#a7eff7fcbe27aa063e7dced4042ca3416">getRegisterInfo</a>()-&gt;</span></CodeLine>
<Link id="l01292" /><CodeLine lineNumber="1292"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/amdgpudisassembler/#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(&amp;AMDGPUMCRegisterClasses&#91;RegClassID&#93;);</span></CodeLine>
<Link id="l01293" /><CodeLine lineNumber="1293"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01294" /><CodeLine lineNumber="1294"></CodeLine>
<Link id="l01295" /><CodeLine lineNumber="1295"><span class="doxyHighlightKeyword">inline</span></CodeLine>
<Link id="l01296" /><CodeLine lineNumber="1296" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">AMDGPUDisassembler::errOperand</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> V,</span></CodeLine>
<Link id="l01297" /><CodeLine lineNumber="1297"><span class="doxyHighlight">                                         </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/twine">Twine</a>&amp; ErrMsg)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01298" /><CodeLine lineNumber="1298"><span class="doxyHighlight">  &#42;<a href="/docs/api/classes/llvm/mcdisassembler/#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;Error: &quot;</span><span class="doxyHighlight"> + ErrMsg;</span></CodeLine>
<Link id="l01299" /><CodeLine lineNumber="1299"></CodeLine>
<Link id="l01300" /><CodeLine lineNumber="1300"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: add support for error operands to MCInst.h</span></CodeLine>
<Link id="l01301" /><CodeLine lineNumber="1301"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// return MCOperand::createError(V);</span></CodeLine>
<Link id="l01302" /><CodeLine lineNumber="1302"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a>();</span></CodeLine>
<Link id="l01303" /><CodeLine lineNumber="1303"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01304" /><CodeLine lineNumber="1304"></CodeLine>
<Link id="l01305" /><CodeLine lineNumber="1305"><span class="doxyHighlightKeyword">inline</span></CodeLine>
<Link id="l01306" /><CodeLine lineNumber="1306" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> RegId)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01307" /><CodeLine lineNumber="1307"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a46271d9f83558334670c19539bceb965">MCOperand::createReg</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#a12457438c2b018b673e22e0253e466c4">AMDGPU::getMCReg</a>(RegId, <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</span></CodeLine>
<Link id="l01308" /><CodeLine lineNumber="1308"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01309" /><CodeLine lineNumber="1309"></CodeLine>
<Link id="l01310" /><CodeLine lineNumber="1310"><span class="doxyHighlightKeyword">inline</span></CodeLine>
<Link id="l01311" /><CodeLine lineNumber="1311" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a10982f41862673ec4aa270b0eef58a7b"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegClassID,</span></CodeLine>
<Link id="l01312" /><CodeLine lineNumber="1312"><span class="doxyHighlight">                                               </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01313" /><CodeLine lineNumber="1313"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight">&amp; RegCl = AMDGPUMCRegisterClasses&#91;RegClassID&#93;;</span></CodeLine>
<Link id="l01314" /><CodeLine lineNumber="1314"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val &gt;= RegCl.getNumRegs())</span></CodeLine>
<Link id="l01315" /><CodeLine lineNumber="1315"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <a href="/docs/api/classes/llvm/twine">Twine</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(RegClassID)) +</span></CodeLine>
<Link id="l01316" /><CodeLine lineNumber="1316"><span class="doxyHighlight">                           </span><span class="doxyHighlightStringLiteral">&quot;: unknown register &quot;</span><span class="doxyHighlight"> + <a href="/docs/api/classes/llvm/twine">Twine</a>(Val));</span></CodeLine>
<Link id="l01317" /><CodeLine lineNumber="1317"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(RegCl.getRegister(Val));</span></CodeLine>
<Link id="l01318" /><CodeLine lineNumber="1318"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01319" /><CodeLine lineNumber="1319"></CodeLine>
<Link id="l01320" /><CodeLine lineNumber="1320"><span class="doxyHighlightKeyword">inline</span></CodeLine>
<Link id="l01321" /><CodeLine lineNumber="1321" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">AMDGPUDisassembler::createSRegOperand</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SRegClassID,</span></CodeLine>
<Link id="l01322" /><CodeLine lineNumber="1322"><span class="doxyHighlight">                                                </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01323" /><CodeLine lineNumber="1323"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: SI/CI have 104 SGPRs, VI - 102</span></CodeLine>
<Link id="l01324" /><CodeLine lineNumber="1324"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Valery: here we accepting as much as we can, let assembler sort it out</span></CodeLine>
<Link id="l01325" /><CodeLine lineNumber="1325"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> shift = 0;</span></CodeLine>
<Link id="l01326" /><CodeLine lineNumber="1326"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (SRegClassID) &#123;</span></CodeLine>
<Link id="l01327" /><CodeLine lineNumber="1327"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;32RegClassID:</span></CodeLine>
<Link id="l01328" /><CodeLine lineNumber="1328"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;32RegClassID:</span></CodeLine>
<Link id="l01329" /><CodeLine lineNumber="1329"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01330" /><CodeLine lineNumber="1330"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;64RegClassID:</span></CodeLine>
<Link id="l01331" /><CodeLine lineNumber="1331"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;64RegClassID:</span></CodeLine>
<Link id="l01332" /><CodeLine lineNumber="1332"><span class="doxyHighlight">    shift = 1;</span></CodeLine>
<Link id="l01333" /><CodeLine lineNumber="1333"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01334" /><CodeLine lineNumber="1334"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;96RegClassID:</span></CodeLine>
<Link id="l01335" /><CodeLine lineNumber="1335"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;96RegClassID:</span></CodeLine>
<Link id="l01336" /><CodeLine lineNumber="1336"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;128RegClassID:</span></CodeLine>
<Link id="l01337" /><CodeLine lineNumber="1337"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;128RegClassID:</span></CodeLine>
<Link id="l01338" /><CodeLine lineNumber="1338"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: unclear if s&#91;100:104&#93; is available on VI. Can we use VCC as SGPR in</span></CodeLine>
<Link id="l01339" /><CodeLine lineNumber="1339"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// this bundle?</span></CodeLine>
<Link id="l01340" /><CodeLine lineNumber="1340"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;256RegClassID:</span></CodeLine>
<Link id="l01341" /><CodeLine lineNumber="1341"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;256RegClassID:</span></CodeLine>
<Link id="l01342" /><CodeLine lineNumber="1342"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// ToDo: unclear if s&#91;96:104&#93; is available on VI. Can we use VCC as SGPR in</span></CodeLine>
<Link id="l01343" /><CodeLine lineNumber="1343"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// this bundle?</span></CodeLine>
<Link id="l01344" /><CodeLine lineNumber="1344"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;288RegClassID:</span></CodeLine>
<Link id="l01345" /><CodeLine lineNumber="1345"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;288RegClassID:</span></CodeLine>
<Link id="l01346" /><CodeLine lineNumber="1346"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;320RegClassID:</span></CodeLine>
<Link id="l01347" /><CodeLine lineNumber="1347"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;320RegClassID:</span></CodeLine>
<Link id="l01348" /><CodeLine lineNumber="1348"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;352RegClassID:</span></CodeLine>
<Link id="l01349" /><CodeLine lineNumber="1349"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;352RegClassID:</span></CodeLine>
<Link id="l01350" /><CodeLine lineNumber="1350"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;384RegClassID:</span></CodeLine>
<Link id="l01351" /><CodeLine lineNumber="1351"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;384RegClassID:</span></CodeLine>
<Link id="l01352" /><CodeLine lineNumber="1352"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::SGPR&#95;512RegClassID:</span></CodeLine>
<Link id="l01353" /><CodeLine lineNumber="1353"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> AMDGPU::TTMP&#95;512RegClassID:</span></CodeLine>
<Link id="l01354" /><CodeLine lineNumber="1354"><span class="doxyHighlight">    shift = 2;</span></CodeLine>
<Link id="l01355" /><CodeLine lineNumber="1355"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01356" /><CodeLine lineNumber="1356"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: unclear if s&#91;88:104&#93; is available on VI. Can we use VCC as SGPR in</span></CodeLine>
<Link id="l01357" /><CodeLine lineNumber="1357"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// this bundle?</span></CodeLine>
<Link id="l01358" /><CodeLine lineNumber="1358"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01359" /><CodeLine lineNumber="1359"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;unhandled register class&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01360" /><CodeLine lineNumber="1360"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01361" /><CodeLine lineNumber="1361"></CodeLine>
<Link id="l01362" /><CodeLine lineNumber="1362"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val % (1 &lt;&lt; shift)) &#123;</span></CodeLine>
<Link id="l01363" /><CodeLine lineNumber="1363"><span class="doxyHighlight">    &#42;<a href="/docs/api/classes/llvm/mcdisassembler/#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;Warning: &quot;</span><span class="doxyHighlight"> &lt;&lt; <a href="/docs/api/classes/llvm/amdgpudisassembler/#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(SRegClassID)</span></CodeLine>
<Link id="l01364" /><CodeLine lineNumber="1364"><span class="doxyHighlight">                   &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;: scalar reg isn&#39;t aligned &quot;</span><span class="doxyHighlight"> &lt;&lt; Val;</span></CodeLine>
<Link id="l01365" /><CodeLine lineNumber="1365"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01366" /><CodeLine lineNumber="1366"></CodeLine>
<Link id="l01367" /><CodeLine lineNumber="1367"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRegClassID, Val &gt;&gt; shift);</span></CodeLine>
<Link id="l01368" /><CodeLine lineNumber="1368"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01369" /><CodeLine lineNumber="1369"></CodeLine>
<Link id="l01370" /><CodeLine lineNumber="1370" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a5a7e8470c4be479dbcf6ac32a977b8b3"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5a7e8470c4be479dbcf6ac32a977b8b3">AMDGPUDisassembler::createVGPR16Operand</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdx,</span></CodeLine>
<Link id="l01371" /><CodeLine lineNumber="1371"><span class="doxyHighlight">                                                  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsHi)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01372" /><CodeLine lineNumber="1372"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> RegIdxInVGPR16 = RegIdx &#42; 2 + (IsHi ? 1 : 0);</span></CodeLine>
<Link id="l01373" /><CodeLine lineNumber="1373"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VGPR&#95;16RegClassID, RegIdxInVGPR16);</span></CodeLine>
<Link id="l01374" /><CodeLine lineNumber="1374"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01375" /><CodeLine lineNumber="1375"></CodeLine>
<Link id="l01376" /><CodeLine lineNumber="1376"><span class="doxyHighlightComment">// Decode Literals for insts which always have a literal in the encoding</span></CodeLine>
<Link id="l01377" /><CodeLine lineNumber="1377"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a></span></CodeLine>
<Link id="l01378" /><CodeLine lineNumber="1378" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a7bc1d16f7c74d8204bf3ab1f4d5c0998"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler/#a7bc1d16f7c74d8204bf3ab1f4d5c0998">AMDGPUDisassembler::decodeMandatoryLiteralConstant</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01379" /><CodeLine lineNumber="1379"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (HasLiteral) &#123;</span></CodeLine>
<Link id="l01380" /><CodeLine lineNumber="1380"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</span></CodeLine>
<Link id="l01381" /><CodeLine lineNumber="1381"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/amdgpu/#af277efe76de2cd454da028d38646f2b5">AMDGPU::hasVOPD</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>) &amp;&amp;</span></CodeLine>
<Link id="l01382" /><CodeLine lineNumber="1382"><span class="doxyHighlight">        </span><span class="doxyHighlightStringLiteral">&quot;Should only decode multiple kimm with VOPD, check VSrc operand types&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01383" /><CodeLine lineNumber="1383"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Literal != Val)</span></CodeLine>
<Link id="l01384" /><CodeLine lineNumber="1384"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, </span><span class="doxyHighlightStringLiteral">&quot;More than one unique literal is illegal&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01385" /><CodeLine lineNumber="1385"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01386" /><CodeLine lineNumber="1386"><span class="doxyHighlight">  HasLiteral = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01387" /><CodeLine lineNumber="1387"><span class="doxyHighlight">  Literal = Val;</span></CodeLine>
<Link id="l01388" /><CodeLine lineNumber="1388"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal);</span></CodeLine>
<Link id="l01389" /><CodeLine lineNumber="1389"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01390" /><CodeLine lineNumber="1390"></CodeLine>
<Link id="l01391" /><CodeLine lineNumber="1391" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a8c8699483ef63f1164acdd8a35f49066"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a8c8699483ef63f1164acdd8a35f49066">AMDGPUDisassembler::decodeLiteralConstant</a>(</span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> ExtendFP64)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01392" /><CodeLine lineNumber="1392"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// For now all literal constants are supposed to be unsigned integer</span></CodeLine>
<Link id="l01393" /><CodeLine lineNumber="1393"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: deal with signed/unsigned 64-bit integer constants</span></CodeLine>
<Link id="l01394" /><CodeLine lineNumber="1394"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: deal with float/double constants</span></CodeLine>
<Link id="l01395" /><CodeLine lineNumber="1395"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!HasLiteral) &#123;</span></CodeLine>
<Link id="l01396" /><CodeLine lineNumber="1396"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Bytes.size() &lt; 4) &#123;</span></CodeLine>
<Link id="l01397" /><CodeLine lineNumber="1397"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(0, </span><span class="doxyHighlightStringLiteral">&quot;cannot read literal, inst bytes left &quot;</span><span class="doxyHighlight"> +</span></CodeLine>
<Link id="l01398" /><CodeLine lineNumber="1398"><span class="doxyHighlight">                        <a href="/docs/api/classes/llvm/twine">Twine</a>(Bytes.size()));</span></CodeLine>
<Link id="l01399" /><CodeLine lineNumber="1399"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01400" /><CodeLine lineNumber="1400"><span class="doxyHighlight">    HasLiteral = </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01401" /><CodeLine lineNumber="1401"><span class="doxyHighlight">    Literal = Literal64 = <a href="#aaff8a7b712c8ea0bb1275e621119e498">eatBytes&lt;uint32&#95;t&gt;</a>(Bytes);</span></CodeLine>
<Link id="l01402" /><CodeLine lineNumber="1402"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ExtendFP64)</span></CodeLine>
<Link id="l01403" /><CodeLine lineNumber="1403"><span class="doxyHighlight">      Literal64 &lt;&lt;= 32;</span></CodeLine>
<Link id="l01404" /><CodeLine lineNumber="1404"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01405" /><CodeLine lineNumber="1405"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(ExtendFP64 ? Literal64 : Literal);</span></CodeLine>
<Link id="l01406" /><CodeLine lineNumber="1406"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01407" /><CodeLine lineNumber="1407"></CodeLine>
<Link id="l01408" /><CodeLine lineNumber="1408" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ab55ea9f3ceb384181fdfd06df56cdd31"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab55ea9f3ceb384181fdfd06df56cdd31">AMDGPUDisassembler::decodeIntImmed</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm) &#123;</span></CodeLine>
<Link id="l01409" /><CodeLine lineNumber="1409"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/encvalues">AMDGPU::EncValues</a>;</span></CodeLine>
<Link id="l01410" /><CodeLine lineNumber="1410"></CodeLine>
<Link id="l01411" /><CodeLine lineNumber="1411"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= INLINE&#95;INTEGER&#95;C&#95;MIN &amp;&amp; Imm &lt;= INLINE&#95;INTEGER&#95;C&#95;MAX);</span></CodeLine>
<Link id="l01412" /><CodeLine lineNumber="1412"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm &lt;= INLINE&#95;INTEGER&#95;C&#95;POSITIVE&#95;MAX) ?</span></CodeLine>
<Link id="l01413" /><CodeLine lineNumber="1413"><span class="doxyHighlight">    (</span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlight">int64&#95;t</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Imm) - INLINE&#95;INTEGER&#95;C&#95;MIN) :</span></CodeLine>
<Link id="l01414" /><CodeLine lineNumber="1414"><span class="doxyHighlight">    (INLINE&#95;INTEGER&#95;C&#95;POSITIVE&#95;MAX - </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlight">int64&#95;t</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(Imm)));</span></CodeLine>
<Link id="l01415" /><CodeLine lineNumber="1415"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Cast prevents negative overflow.</span></CodeLine>
<Link id="l01416" /><CodeLine lineNumber="1416"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01417" /><CodeLine lineNumber="1417"></CodeLine>
<Link id="l01418" /><CodeLine lineNumber="1418" lineLink="#a96eff11e4ce91e92cfaa3e59f7600100"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> int64&#95;t <a href="#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm) &#123;</span></CodeLine>
<Link id="l01419" /><CodeLine lineNumber="1419"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Imm) &#123;</span></CodeLine>
<Link id="l01420" /><CodeLine lineNumber="1420"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 240:</span></CodeLine>
<Link id="l01421" /><CodeLine lineNumber="1421"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(0.5f);</span></CodeLine>
<Link id="l01422" /><CodeLine lineNumber="1422"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 241:</span></CodeLine>
<Link id="l01423" /><CodeLine lineNumber="1423"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(-0.5f);</span></CodeLine>
<Link id="l01424" /><CodeLine lineNumber="1424"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 242:</span></CodeLine>
<Link id="l01425" /><CodeLine lineNumber="1425"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(1.0f);</span></CodeLine>
<Link id="l01426" /><CodeLine lineNumber="1426"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 243:</span></CodeLine>
<Link id="l01427" /><CodeLine lineNumber="1427"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(-1.0f);</span></CodeLine>
<Link id="l01428" /><CodeLine lineNumber="1428"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 244:</span></CodeLine>
<Link id="l01429" /><CodeLine lineNumber="1429"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(2.0f);</span></CodeLine>
<Link id="l01430" /><CodeLine lineNumber="1430"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 245:</span></CodeLine>
<Link id="l01431" /><CodeLine lineNumber="1431"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(-2.0f);</span></CodeLine>
<Link id="l01432" /><CodeLine lineNumber="1432"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 246:</span></CodeLine>
<Link id="l01433" /><CodeLine lineNumber="1433"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(4.0f);</span></CodeLine>
<Link id="l01434" /><CodeLine lineNumber="1434"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 247:</span></CodeLine>
<Link id="l01435" /><CodeLine lineNumber="1435"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint32&#95;t&gt;</a>(-4.0f);</span></CodeLine>
<Link id="l01436" /><CodeLine lineNumber="1436"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 248: </span><span class="doxyHighlightComment">// 1 / (2 &#42; PI)</span></CodeLine>
<Link id="l01437" /><CodeLine lineNumber="1437"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3e22f983;</span></CodeLine>
<Link id="l01438" /><CodeLine lineNumber="1438"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01439" /><CodeLine lineNumber="1439"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;invalid fp inline imm&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01440" /><CodeLine lineNumber="1440"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01441" /><CodeLine lineNumber="1441"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01442" /><CodeLine lineNumber="1442"></CodeLine>
<Link id="l01443" /><CodeLine lineNumber="1443" lineLink="#aadb457499c6b9db87a068c5ae53ba32e"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> int64&#95;t <a href="#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm) &#123;</span></CodeLine>
<Link id="l01444" /><CodeLine lineNumber="1444"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Imm) &#123;</span></CodeLine>
<Link id="l01445" /><CodeLine lineNumber="1445"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 240:</span></CodeLine>
<Link id="l01446" /><CodeLine lineNumber="1446"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(0.5);</span></CodeLine>
<Link id="l01447" /><CodeLine lineNumber="1447"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 241:</span></CodeLine>
<Link id="l01448" /><CodeLine lineNumber="1448"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(-0.5);</span></CodeLine>
<Link id="l01449" /><CodeLine lineNumber="1449"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 242:</span></CodeLine>
<Link id="l01450" /><CodeLine lineNumber="1450"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(1.0);</span></CodeLine>
<Link id="l01451" /><CodeLine lineNumber="1451"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 243:</span></CodeLine>
<Link id="l01452" /><CodeLine lineNumber="1452"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(-1.0);</span></CodeLine>
<Link id="l01453" /><CodeLine lineNumber="1453"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 244:</span></CodeLine>
<Link id="l01454" /><CodeLine lineNumber="1454"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(2.0);</span></CodeLine>
<Link id="l01455" /><CodeLine lineNumber="1455"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 245:</span></CodeLine>
<Link id="l01456" /><CodeLine lineNumber="1456"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(-2.0);</span></CodeLine>
<Link id="l01457" /><CodeLine lineNumber="1457"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 246:</span></CodeLine>
<Link id="l01458" /><CodeLine lineNumber="1458"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(4.0);</span></CodeLine>
<Link id="l01459" /><CodeLine lineNumber="1459"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 247:</span></CodeLine>
<Link id="l01460" /><CodeLine lineNumber="1460"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit&#95;cast&lt;uint64&#95;t&gt;</a>(-4.0);</span></CodeLine>
<Link id="l01461" /><CodeLine lineNumber="1461"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 248: </span><span class="doxyHighlightComment">// 1 / (2 &#42; PI)</span></CodeLine>
<Link id="l01462" /><CodeLine lineNumber="1462"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3fc45f306dc9c882;</span></CodeLine>
<Link id="l01463" /><CodeLine lineNumber="1463"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01464" /><CodeLine lineNumber="1464"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;invalid fp inline imm&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01465" /><CodeLine lineNumber="1465"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01466" /><CodeLine lineNumber="1466"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01467" /><CodeLine lineNumber="1467"></CodeLine>
<Link id="l01468" /><CodeLine lineNumber="1468" lineLink="#ad74d02e562b22b0af8c697d2df57a09e"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> int64&#95;t <a href="#ad74d02e562b22b0af8c697d2df57a09e">getInlineImmValF16</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm) &#123;</span></CodeLine>
<Link id="l01469" /><CodeLine lineNumber="1469"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Imm) &#123;</span></CodeLine>
<Link id="l01470" /><CodeLine lineNumber="1470"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 240:</span></CodeLine>
<Link id="l01471" /><CodeLine lineNumber="1471"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3800;</span></CodeLine>
<Link id="l01472" /><CodeLine lineNumber="1472"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 241:</span></CodeLine>
<Link id="l01473" /><CodeLine lineNumber="1473"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xB800;</span></CodeLine>
<Link id="l01474" /><CodeLine lineNumber="1474"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 242:</span></CodeLine>
<Link id="l01475" /><CodeLine lineNumber="1475"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3C00;</span></CodeLine>
<Link id="l01476" /><CodeLine lineNumber="1476"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 243:</span></CodeLine>
<Link id="l01477" /><CodeLine lineNumber="1477"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xBC00;</span></CodeLine>
<Link id="l01478" /><CodeLine lineNumber="1478"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 244:</span></CodeLine>
<Link id="l01479" /><CodeLine lineNumber="1479"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x4000;</span></CodeLine>
<Link id="l01480" /><CodeLine lineNumber="1480"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 245:</span></CodeLine>
<Link id="l01481" /><CodeLine lineNumber="1481"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xC000;</span></CodeLine>
<Link id="l01482" /><CodeLine lineNumber="1482"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 246:</span></CodeLine>
<Link id="l01483" /><CodeLine lineNumber="1483"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x4400;</span></CodeLine>
<Link id="l01484" /><CodeLine lineNumber="1484"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 247:</span></CodeLine>
<Link id="l01485" /><CodeLine lineNumber="1485"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xC400;</span></CodeLine>
<Link id="l01486" /><CodeLine lineNumber="1486"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 248: </span><span class="doxyHighlightComment">// 1 / (2 &#42; PI)</span></CodeLine>
<Link id="l01487" /><CodeLine lineNumber="1487"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3118;</span></CodeLine>
<Link id="l01488" /><CodeLine lineNumber="1488"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01489" /><CodeLine lineNumber="1489"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;invalid fp inline imm&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01490" /><CodeLine lineNumber="1490"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01491" /><CodeLine lineNumber="1491"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01492" /><CodeLine lineNumber="1492"></CodeLine>
<Link id="l01493" /><CodeLine lineNumber="1493" lineLink="#a596016f0072634c2d21a74e672d29719"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> int64&#95;t <a href="#a596016f0072634c2d21a74e672d29719">getInlineImmValBF16</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm) &#123;</span></CodeLine>
<Link id="l01494" /><CodeLine lineNumber="1494"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Imm) &#123;</span></CodeLine>
<Link id="l01495" /><CodeLine lineNumber="1495"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 240:</span></CodeLine>
<Link id="l01496" /><CodeLine lineNumber="1496"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3F00;</span></CodeLine>
<Link id="l01497" /><CodeLine lineNumber="1497"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 241:</span></CodeLine>
<Link id="l01498" /><CodeLine lineNumber="1498"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xBF00;</span></CodeLine>
<Link id="l01499" /><CodeLine lineNumber="1499"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 242:</span></CodeLine>
<Link id="l01500" /><CodeLine lineNumber="1500"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3F80;</span></CodeLine>
<Link id="l01501" /><CodeLine lineNumber="1501"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 243:</span></CodeLine>
<Link id="l01502" /><CodeLine lineNumber="1502"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xBF80;</span></CodeLine>
<Link id="l01503" /><CodeLine lineNumber="1503"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 244:</span></CodeLine>
<Link id="l01504" /><CodeLine lineNumber="1504"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x4000;</span></CodeLine>
<Link id="l01505" /><CodeLine lineNumber="1505"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 245:</span></CodeLine>
<Link id="l01506" /><CodeLine lineNumber="1506"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xC000;</span></CodeLine>
<Link id="l01507" /><CodeLine lineNumber="1507"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 246:</span></CodeLine>
<Link id="l01508" /><CodeLine lineNumber="1508"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x4080;</span></CodeLine>
<Link id="l01509" /><CodeLine lineNumber="1509"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 247:</span></CodeLine>
<Link id="l01510" /><CodeLine lineNumber="1510"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0xC080;</span></CodeLine>
<Link id="l01511" /><CodeLine lineNumber="1511"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 248: </span><span class="doxyHighlightComment">// 1 / (2 &#42; PI)</span></CodeLine>
<Link id="l01512" /><CodeLine lineNumber="1512"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> 0x3E22;</span></CodeLine>
<Link id="l01513" /><CodeLine lineNumber="1513"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01514" /><CodeLine lineNumber="1514"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;invalid fp inline imm&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01515" /><CodeLine lineNumber="1515"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01516" /><CodeLine lineNumber="1516"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01517" /><CodeLine lineNumber="1517"></CodeLine>
<Link id="l01518" /><CodeLine lineNumber="1518" lineLink="#a51cb222cd0ee12f7f7eb5c1aba1f1803"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> int64&#95;t <a href="#a51cb222cd0ee12f7f7eb5c1aba1f1803">getInlineImmVal16</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm, <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema) &#123;</span></CodeLine>
<Link id="l01519" /><CodeLine lineNumber="1519"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> (Sema == <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a28961929a5f217cc19f135d1a9d0efe8">AMDGPU::OperandSemantics::BF16</a>) ? <a href="#a596016f0072634c2d21a74e672d29719">getInlineImmValBF16</a>(Imm)</span></CodeLine>
<Link id="l01520" /><CodeLine lineNumber="1520"><span class="doxyHighlight">                                                  : <a href="#ad74d02e562b22b0af8c697d2df57a09e">getInlineImmValF16</a>(Imm);</span></CodeLine>
<Link id="l01521" /><CodeLine lineNumber="1521"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01522" /><CodeLine lineNumber="1522"></CodeLine>
<Link id="l01523" /><CodeLine lineNumber="1523" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a7e463b2ce57bfddac123b8ae44feba93"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7e463b2ce57bfddac123b8ae44feba93">AMDGPUDisassembler::decodeFPImmed</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm,</span></CodeLine>
<Link id="l01524" /><CodeLine lineNumber="1524"><span class="doxyHighlight">                                            <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema) &#123;</span></CodeLine>
<Link id="l01525" /><CodeLine lineNumber="1525"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a4e3fe67db06671a26db7cfaefb3d5322">AMDGPU::EncValues::INLINE&#95;FLOATING&#95;C&#95;MIN</a> &amp;&amp;</span></CodeLine>
<Link id="l01526" /><CodeLine lineNumber="1526"><span class="doxyHighlight">         Imm &lt;= <a href="/docs/api/namespaces/llvm/amdgpu/encvalues/#a8827d0769d5975ce9edb64c48d3a6614a09d6b2004f2670f60b9963073f98226e">AMDGPU::EncValues::INLINE&#95;FLOATING&#95;C&#95;MAX</a>);</span></CodeLine>
<Link id="l01527" /><CodeLine lineNumber="1527"></CodeLine>
<Link id="l01528" /><CodeLine lineNumber="1528"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ToDo: case 248: 1/(2&#42;PI) - is allowed only on VI</span></CodeLine>
<Link id="l01529" /><CodeLine lineNumber="1529"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// ImmWidth 0 is a default case where operand should not allow immediates.</span></CodeLine>
<Link id="l01530" /><CodeLine lineNumber="1530"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Imm value is still decoded into 32 bit immediate operand, inst printer will</span></CodeLine>
<Link id="l01531" /><CodeLine lineNumber="1531"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// use it to print verbose error message.</span></CodeLine>
<Link id="l01532" /><CodeLine lineNumber="1532"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (ImmWidth) &#123;</span></CodeLine>
<Link id="l01533" /><CodeLine lineNumber="1533"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 0:</span></CodeLine>
<Link id="l01534" /><CodeLine lineNumber="1534"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 32:</span></CodeLine>
<Link id="l01535" /><CodeLine lineNumber="1535"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(Imm));</span></CodeLine>
<Link id="l01536" /><CodeLine lineNumber="1536"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 64:</span></CodeLine>
<Link id="l01537" /><CodeLine lineNumber="1537"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(Imm));</span></CodeLine>
<Link id="l01538" /><CodeLine lineNumber="1538"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 16:</span></CodeLine>
<Link id="l01539" /><CodeLine lineNumber="1539"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a href="#a51cb222cd0ee12f7f7eb5c1aba1f1803">getInlineImmVal16</a>(Imm, Sema));</span></CodeLine>
<Link id="l01540" /><CodeLine lineNumber="1540"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01541" /><CodeLine lineNumber="1541"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;implement me&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01542" /><CodeLine lineNumber="1542"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01543" /><CodeLine lineNumber="1543"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01544" /><CodeLine lineNumber="1544"></CodeLine>
<Link id="l01545" /><CodeLine lineNumber="1545" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a2a49c0ccc7c9aa0fe2692b60975f8ba3"><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a2a49c0ccc7c9aa0fe2692b60975f8ba3">AMDGPUDisassembler::getVgprClassId</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01546" /><CodeLine lineNumber="1546"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01547" /><CodeLine lineNumber="1547"></CodeLine>
<Link id="l01548" /><CodeLine lineNumber="1548"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW&#95;FIRST&#95;</a> &lt;= Width &amp;&amp; Width &lt; <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW&#95;LAST&#95;</a>);</span></CodeLine>
<Link id="l01549" /><CodeLine lineNumber="1549"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Width) &#123;</span></CodeLine>
<Link id="l01550" /><CodeLine lineNumber="1550"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">: </span><span class="doxyHighlightComment">// fall</span></CodeLine>
<Link id="l01551" /><CodeLine lineNumber="1551"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</span></CodeLine>
<Link id="l01552" /><CodeLine lineNumber="1552"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</span></CodeLine>
<Link id="l01553" /><CodeLine lineNumber="1553"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</span></CodeLine>
<Link id="l01554" /><CodeLine lineNumber="1554"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VGPR&#95;32RegClassID;</span></CodeLine>
<Link id="l01555" /><CodeLine lineNumber="1555"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</span></CodeLine>
<Link id="l01556" /><CodeLine lineNumber="1556"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;64RegClassID;</span></CodeLine>
<Link id="l01557" /><CodeLine lineNumber="1557"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;96RegClassID;</span></CodeLine>
<Link id="l01558" /><CodeLine lineNumber="1558"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;128RegClassID;</span></CodeLine>
<Link id="l01559" /><CodeLine lineNumber="1559"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa01b1c271e4cb0b36b504a011e8287283">OPW192</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;192RegClassID;</span></CodeLine>
<Link id="l01560" /><CodeLine lineNumber="1560"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;160RegClassID;</span></CodeLine>
<Link id="l01561" /><CodeLine lineNumber="1561"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;256RegClassID;</span></CodeLine>
<Link id="l01562" /><CodeLine lineNumber="1562"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;288RegClassID;</span></CodeLine>
<Link id="l01563" /><CodeLine lineNumber="1563"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;320RegClassID;</span></CodeLine>
<Link id="l01564" /><CodeLine lineNumber="1564"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;352RegClassID;</span></CodeLine>
<Link id="l01565" /><CodeLine lineNumber="1565"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;384RegClassID;</span></CodeLine>
<Link id="l01566" /><CodeLine lineNumber="1566"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;512RegClassID;</span></CodeLine>
<Link id="l01567" /><CodeLine lineNumber="1567"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> VReg&#95;1024RegClassID;</span></CodeLine>
<Link id="l01568" /><CodeLine lineNumber="1568"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01569" /><CodeLine lineNumber="1569"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01570" /><CodeLine lineNumber="1570"></CodeLine>
<Link id="l01571" /><CodeLine lineNumber="1571" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a2bc52c96e46c682e3e109f4a3ddef37b"><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a2bc52c96e46c682e3e109f4a3ddef37b">AMDGPUDisassembler::getAgprClassId</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01572" /><CodeLine lineNumber="1572"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01573" /><CodeLine lineNumber="1573"></CodeLine>
<Link id="l01574" /><CodeLine lineNumber="1574"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW&#95;FIRST&#95;</a> &lt;= Width &amp;&amp; Width &lt; <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW&#95;LAST&#95;</a>);</span></CodeLine>
<Link id="l01575" /><CodeLine lineNumber="1575"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Width) &#123;</span></CodeLine>
<Link id="l01576" /><CodeLine lineNumber="1576"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">: </span><span class="doxyHighlightComment">// fall</span></CodeLine>
<Link id="l01577" /><CodeLine lineNumber="1577"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</span></CodeLine>
<Link id="l01578" /><CodeLine lineNumber="1578"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</span></CodeLine>
<Link id="l01579" /><CodeLine lineNumber="1579"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</span></CodeLine>
<Link id="l01580" /><CodeLine lineNumber="1580"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AGPR&#95;32RegClassID;</span></CodeLine>
<Link id="l01581" /><CodeLine lineNumber="1581"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</span></CodeLine>
<Link id="l01582" /><CodeLine lineNumber="1582"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;64RegClassID;</span></CodeLine>
<Link id="l01583" /><CodeLine lineNumber="1583"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;96RegClassID;</span></CodeLine>
<Link id="l01584" /><CodeLine lineNumber="1584"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;128RegClassID;</span></CodeLine>
<Link id="l01585" /><CodeLine lineNumber="1585"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;160RegClassID;</span></CodeLine>
<Link id="l01586" /><CodeLine lineNumber="1586"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;256RegClassID;</span></CodeLine>
<Link id="l01587" /><CodeLine lineNumber="1587"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;288RegClassID;</span></CodeLine>
<Link id="l01588" /><CodeLine lineNumber="1588"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;320RegClassID;</span></CodeLine>
<Link id="l01589" /><CodeLine lineNumber="1589"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;352RegClassID;</span></CodeLine>
<Link id="l01590" /><CodeLine lineNumber="1590"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;384RegClassID;</span></CodeLine>
<Link id="l01591" /><CodeLine lineNumber="1591"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;512RegClassID;</span></CodeLine>
<Link id="l01592" /><CodeLine lineNumber="1592"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> AReg&#95;1024RegClassID;</span></CodeLine>
<Link id="l01593" /><CodeLine lineNumber="1593"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01594" /><CodeLine lineNumber="1594"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01595" /><CodeLine lineNumber="1595"></CodeLine>
<Link id="l01596" /><CodeLine lineNumber="1596"></CodeLine>
<Link id="l01597" /><CodeLine lineNumber="1597" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ab1c21284d55eedc91c4a3969626b6f1a"><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab1c21284d55eedc91c4a3969626b6f1a">AMDGPUDisassembler::getSgprClassId</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01598" /><CodeLine lineNumber="1598"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01599" /><CodeLine lineNumber="1599"></CodeLine>
<Link id="l01600" /><CodeLine lineNumber="1600"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW&#95;FIRST&#95;</a> &lt;= Width &amp;&amp; Width &lt; <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW&#95;LAST&#95;</a>);</span></CodeLine>
<Link id="l01601" /><CodeLine lineNumber="1601"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Width) &#123;</span></CodeLine>
<Link id="l01602" /><CodeLine lineNumber="1602"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">: </span><span class="doxyHighlightComment">// fall</span></CodeLine>
<Link id="l01603" /><CodeLine lineNumber="1603"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</span></CodeLine>
<Link id="l01604" /><CodeLine lineNumber="1604"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</span></CodeLine>
<Link id="l01605" /><CodeLine lineNumber="1605"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</span></CodeLine>
<Link id="l01606" /><CodeLine lineNumber="1606"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;32RegClassID;</span></CodeLine>
<Link id="l01607" /><CodeLine lineNumber="1607"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</span></CodeLine>
<Link id="l01608" /><CodeLine lineNumber="1608"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;64RegClassID;</span></CodeLine>
<Link id="l01609" /><CodeLine lineNumber="1609"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;96RegClassID;</span></CodeLine>
<Link id="l01610" /><CodeLine lineNumber="1610"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;128RegClassID;</span></CodeLine>
<Link id="l01611" /><CodeLine lineNumber="1611"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf97d2901faed385ee707b87157401cfe">OPW160</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;160RegClassID;</span></CodeLine>
<Link id="l01612" /><CodeLine lineNumber="1612"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;256RegClassID;</span></CodeLine>
<Link id="l01613" /><CodeLine lineNumber="1613"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;288RegClassID;</span></CodeLine>
<Link id="l01614" /><CodeLine lineNumber="1614"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;320RegClassID;</span></CodeLine>
<Link id="l01615" /><CodeLine lineNumber="1615"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;352RegClassID;</span></CodeLine>
<Link id="l01616" /><CodeLine lineNumber="1616"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;384RegClassID;</span></CodeLine>
<Link id="l01617" /><CodeLine lineNumber="1617"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> SGPR&#95;512RegClassID;</span></CodeLine>
<Link id="l01618" /><CodeLine lineNumber="1618"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01619" /><CodeLine lineNumber="1619"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01620" /><CodeLine lineNumber="1620"></CodeLine>
<Link id="l01621" /><CodeLine lineNumber="1621" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#adae4bf9c24a1f20e4ad36d42620f6e7a"><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#adae4bf9c24a1f20e4ad36d42620f6e7a">AMDGPUDisassembler::getTtmpClassId</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01622" /><CodeLine lineNumber="1622"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01623" /><CodeLine lineNumber="1623"></CodeLine>
<Link id="l01624" /><CodeLine lineNumber="1624"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW&#95;FIRST&#95;</a> &lt;= Width &amp;&amp; Width &lt; <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW&#95;LAST&#95;</a>);</span></CodeLine>
<Link id="l01625" /><CodeLine lineNumber="1625"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Width) &#123;</span></CodeLine>
<Link id="l01626" /><CodeLine lineNumber="1626"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">: </span><span class="doxyHighlightComment">// fall</span></CodeLine>
<Link id="l01627" /><CodeLine lineNumber="1627"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</span></CodeLine>
<Link id="l01628" /><CodeLine lineNumber="1628"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</span></CodeLine>
<Link id="l01629" /><CodeLine lineNumber="1629"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</span></CodeLine>
<Link id="l01630" /><CodeLine lineNumber="1630"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;32RegClassID;</span></CodeLine>
<Link id="l01631" /><CodeLine lineNumber="1631"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</span></CodeLine>
<Link id="l01632" /><CodeLine lineNumber="1632"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;64RegClassID;</span></CodeLine>
<Link id="l01633" /><CodeLine lineNumber="1633"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;128RegClassID;</span></CodeLine>
<Link id="l01634" /><CodeLine lineNumber="1634"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;256RegClassID;</span></CodeLine>
<Link id="l01635" /><CodeLine lineNumber="1635"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab323e458551a652e29905a8646970ec1">OPW288</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;288RegClassID;</span></CodeLine>
<Link id="l01636" /><CodeLine lineNumber="1636"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aacadff24cd85017f3815ad31e0d6ab424">OPW320</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;320RegClassID;</span></CodeLine>
<Link id="l01637" /><CodeLine lineNumber="1637"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aab0077d8f0741fa97a665bb6edeb4f8ef">OPW352</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;352RegClassID;</span></CodeLine>
<Link id="l01638" /><CodeLine lineNumber="1638"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa280444282f753f38ca2c05b21ab6bd86">OPW384</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;384RegClassID;</span></CodeLine>
<Link id="l01639" /><CodeLine lineNumber="1639"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> TTMP&#95;512RegClassID;</span></CodeLine>
<Link id="l01640" /><CodeLine lineNumber="1640"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01641" /><CodeLine lineNumber="1641"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01642" /><CodeLine lineNumber="1642"></CodeLine>
<Link id="l01643" /><CodeLine lineNumber="1643" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ae852f28eb2685d5dc30c78308011af7f"><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae852f28eb2685d5dc30c78308011af7f">AMDGPUDisassembler::getTTmpIdx</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01644" /><CodeLine lineNumber="1644"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/encvalues">AMDGPU::EncValues</a>;</span></CodeLine>
<Link id="l01645" /><CodeLine lineNumber="1645"></CodeLine>
<Link id="l01646" /><CodeLine lineNumber="1646"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> TTmpMin = <a href="/docs/api/classes/llvm/amdgpudisassembler/#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() ? TTMP&#95;GFX9PLUS&#95;MIN : TTMP&#95;VI&#95;MIN;</span></CodeLine>
<Link id="l01647" /><CodeLine lineNumber="1647"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> TTmpMax = <a href="/docs/api/classes/llvm/amdgpudisassembler/#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>() ? TTMP&#95;GFX9PLUS&#95;MAX : TTMP&#95;VI&#95;MAX;</span></CodeLine>
<Link id="l01648" /><CodeLine lineNumber="1648"></CodeLine>
<Link id="l01649" /><CodeLine lineNumber="1649"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> (TTmpMin &lt;= Val &amp;&amp; Val &lt;= TTmpMax)? Val - TTmpMin : -1;</span></CodeLine>
<Link id="l01650" /><CodeLine lineNumber="1650"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01651" /><CodeLine lineNumber="1651"></CodeLine>
<Link id="l01652" /><CodeLine lineNumber="1652" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a84f8e99199a1dc95b1fd2a144aa79a6c"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a84f8e99199a1dc95b1fd2a144aa79a6c">AMDGPUDisassembler::decodeSrcOp</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val,</span></CodeLine>
<Link id="l01653" /><CodeLine lineNumber="1653"><span class="doxyHighlight">                                          </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> MandatoryLiteral,</span></CodeLine>
<Link id="l01654" /><CodeLine lineNumber="1654"><span class="doxyHighlight">                                          </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l01655" /><CodeLine lineNumber="1655"><span class="doxyHighlight">                                          <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01656" /><CodeLine lineNumber="1656"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/encvalues">AMDGPU::EncValues</a>;</span></CodeLine>
<Link id="l01657" /><CodeLine lineNumber="1657"></CodeLine>
<Link id="l01658" /><CodeLine lineNumber="1658"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 1024); </span><span class="doxyHighlightComment">// enum10</span></CodeLine>
<Link id="l01659" /><CodeLine lineNumber="1659"></CodeLine>
<Link id="l01660" /><CodeLine lineNumber="1660"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsAGPR = Val &amp; 512;</span></CodeLine>
<Link id="l01661" /><CodeLine lineNumber="1661"><span class="doxyHighlight">  Val &amp;= 511;</span></CodeLine>
<Link id="l01662" /><CodeLine lineNumber="1662"></CodeLine>
<Link id="l01663" /><CodeLine lineNumber="1663"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (VGPR&#95;MIN &lt;= Val &amp;&amp; Val &lt;= VGPR&#95;MAX) &#123;</span></CodeLine>
<Link id="l01664" /><CodeLine lineNumber="1664"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsAGPR ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(Width)</span></CodeLine>
<Link id="l01665" /><CodeLine lineNumber="1665"><span class="doxyHighlight">                                   : <a href="/docs/api/classes/llvm/amdgpudisassembler/#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val - VGPR&#95;MIN);</span></CodeLine>
<Link id="l01666" /><CodeLine lineNumber="1666"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01667" /><CodeLine lineNumber="1667"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7d7fece3c5c1c1d977334eb948baecfe">decodeNonVGPRSrcOp</a>(Width, Val &amp; 0xFF, MandatoryLiteral, ImmWidth,</span></CodeLine>
<Link id="l01668" /><CodeLine lineNumber="1668"><span class="doxyHighlight">                            Sema);</span></CodeLine>
<Link id="l01669" /><CodeLine lineNumber="1669"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01670" /><CodeLine lineNumber="1670"></CodeLine>
<Link id="l01671" /><CodeLine lineNumber="1671"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a></span></CodeLine>
<Link id="l01672" /><CodeLine lineNumber="1672" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a7d7fece3c5c1c1d977334eb948baecfe"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler/#a7d7fece3c5c1c1d977334eb948baecfe">AMDGPUDisassembler::decodeNonVGPRSrcOp</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val,</span></CodeLine>
<Link id="l01673" /><CodeLine lineNumber="1673"><span class="doxyHighlight">                                       </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> MandatoryLiteral, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l01674" /><CodeLine lineNumber="1674"><span class="doxyHighlight">                                       <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01675" /><CodeLine lineNumber="1675"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Cases when Val&#123;8&#125; is 1 (vgpr, agpr or true 16 vgpr) should have been</span></CodeLine>
<Link id="l01676" /><CodeLine lineNumber="1676"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// decoded earlier.</span></CodeLine>
<Link id="l01677" /><CodeLine lineNumber="1677"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; (1 &lt;&lt; 8) &amp;&amp; </span><span class="doxyHighlightStringLiteral">&quot;9-bit Src encoding when Val&#123;8&#125; is 0&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01678" /><CodeLine lineNumber="1678"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/encvalues">AMDGPU::EncValues</a>;</span></CodeLine>
<Link id="l01679" /><CodeLine lineNumber="1679"></CodeLine>
<Link id="l01680" /><CodeLine lineNumber="1680"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val &lt;= <a href="#aac8b18da22658e7589a0286322114803">SGPR&#95;MAX</a>) &#123;</span></CodeLine>
<Link id="l01681" /><CodeLine lineNumber="1681"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// &quot;SGPR&#95;MIN &lt;= Val&quot; is always true and causes compilation warning.</span></CodeLine>
<Link id="l01682" /><CodeLine lineNumber="1682"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">static&#95;assert</span><span class="doxyHighlight">(SGPR&#95;MIN == 0);</span></CodeLine>
<Link id="l01683" /><CodeLine lineNumber="1683"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width), Val - SGPR&#95;MIN);</span></CodeLine>
<Link id="l01684" /><CodeLine lineNumber="1684"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01685" /><CodeLine lineNumber="1685"></CodeLine>
<Link id="l01686" /><CodeLine lineNumber="1686"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> TTmpIdx = <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</span></CodeLine>
<Link id="l01687" /><CodeLine lineNumber="1687"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TTmpIdx &gt;= 0) &#123;</span></CodeLine>
<Link id="l01688" /><CodeLine lineNumber="1688"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width), TTmpIdx);</span></CodeLine>
<Link id="l01689" /><CodeLine lineNumber="1689"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01690" /><CodeLine lineNumber="1690"></CodeLine>
<Link id="l01691" /><CodeLine lineNumber="1691"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (INLINE&#95;INTEGER&#95;C&#95;MIN &lt;= Val &amp;&amp; Val &lt;= INLINE&#95;INTEGER&#95;C&#95;MAX)</span></CodeLine>
<Link id="l01692" /><CodeLine lineNumber="1692"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(Val);</span></CodeLine>
<Link id="l01693" /><CodeLine lineNumber="1693"></CodeLine>
<Link id="l01694" /><CodeLine lineNumber="1694"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (INLINE&#95;FLOATING&#95;C&#95;MIN &lt;= Val &amp;&amp; Val &lt;= INLINE&#95;FLOATING&#95;C&#95;MAX)</span></CodeLine>
<Link id="l01695" /><CodeLine lineNumber="1695"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7e463b2ce57bfddac123b8ae44feba93">decodeFPImmed</a>(ImmWidth, Val, Sema);</span></CodeLine>
<Link id="l01696" /><CodeLine lineNumber="1696"></CodeLine>
<Link id="l01697" /><CodeLine lineNumber="1697"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val == LITERAL&#95;CONST) &#123;</span></CodeLine>
<Link id="l01698" /><CodeLine lineNumber="1698"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MandatoryLiteral)</span></CodeLine>
<Link id="l01699" /><CodeLine lineNumber="1699"><span class="doxyHighlight">      </span><span class="doxyHighlightComment">// Keep a sentinel value for deferred setting</span></CodeLine>
<Link id="l01700" /><CodeLine lineNumber="1700"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(LITERAL&#95;CONST);</span></CodeLine>
<Link id="l01701" /><CodeLine lineNumber="1701"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a8c8699483ef63f1164acdd8a35f49066">decodeLiteralConstant</a>(Sema == <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a1c2050e48d2c5ccd761ea8003597de90">AMDGPU::OperandSemantics::FP64</a>);</span></CodeLine>
<Link id="l01702" /><CodeLine lineNumber="1702"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01703" /><CodeLine lineNumber="1703"></CodeLine>
<Link id="l01704" /><CodeLine lineNumber="1704"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Width) &#123;</span></CodeLine>
<Link id="l01705" /><CodeLine lineNumber="1705"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</span></CodeLine>
<Link id="l01706" /><CodeLine lineNumber="1706"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</span></CodeLine>
<Link id="l01707" /><CodeLine lineNumber="1707"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</span></CodeLine>
<Link id="l01708" /><CodeLine lineNumber="1708"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</span></CodeLine>
<Link id="l01709" /><CodeLine lineNumber="1709"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</span></CodeLine>
<Link id="l01710" /><CodeLine lineNumber="1710"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aac41f58b414787f98d86d828f36250681">OPWV232</a>:</span></CodeLine>
<Link id="l01711" /><CodeLine lineNumber="1711"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val);</span></CodeLine>
<Link id="l01712" /><CodeLine lineNumber="1712"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa7a8a59cea7f5905c9fe60d781a6d58ea">OPW96</a>:</span></CodeLine>
<Link id="l01713" /><CodeLine lineNumber="1713"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>:</span></CodeLine>
<Link id="l01714" /><CodeLine lineNumber="1714"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>:</span></CodeLine>
<Link id="l01715" /><CodeLine lineNumber="1715"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>:</span></CodeLine>
<Link id="l01716" /><CodeLine lineNumber="1716"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a318ce4a6802b51ada47c71f8692132ab">decodeSpecialReg96Plus</a>(Val);</span></CodeLine>
<Link id="l01717" /><CodeLine lineNumber="1717"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01718" /><CodeLine lineNumber="1718"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;unexpected immediate type&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01719" /><CodeLine lineNumber="1719"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01720" /><CodeLine lineNumber="1720"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01721" /><CodeLine lineNumber="1721"></CodeLine>
<Link id="l01722" /><CodeLine lineNumber="1722"><span class="doxyHighlightComment">// Bit 0 of DstY isn&#39;t stored in the instruction, because it&#39;s always the</span></CodeLine>
<Link id="l01723" /><CodeLine lineNumber="1723"><span class="doxyHighlightComment">// opposite of bit 0 of DstX.</span></CodeLine>
<Link id="l01724" /><CodeLine lineNumber="1724" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a4ae2e98f9553b452f8c2b5107a8cb16a"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a4ae2e98f9553b452f8c2b5107a8cb16a">AMDGPUDisassembler::decodeVOPDDstYOp</a>(<a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst,</span></CodeLine>
<Link id="l01725" /><CodeLine lineNumber="1725"><span class="doxyHighlight">                                               </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01726" /><CodeLine lineNumber="1726"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> VDstXInd =</span></CodeLine>
<Link id="l01727" /><CodeLine lineNumber="1727"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::vdstX);</span></CodeLine>
<Link id="l01728" /><CodeLine lineNumber="1728"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDstXInd != -1);</span></CodeLine>
<Link id="l01729" /><CodeLine lineNumber="1729"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(VDstXInd).<a href="/docs/api/classes/llvm/mcoperand/#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>());</span></CodeLine>
<Link id="l01730" /><CodeLine lineNumber="1730"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> XDstReg = MRI.getEncodingValue(Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(VDstXInd).<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>());</span></CodeLine>
<Link id="l01731" /><CodeLine lineNumber="1731"><span class="doxyHighlight">  Val |= ~XDstReg &amp; 1;</span></CodeLine>
<Link id="l01732" /><CodeLine lineNumber="1732"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Width = <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a>;</span></CodeLine>
<Link id="l01733" /><CodeLine lineNumber="1733"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val);</span></CodeLine>
<Link id="l01734" /><CodeLine lineNumber="1734"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01735" /><CodeLine lineNumber="1735"></CodeLine>
<Link id="l01736" /><CodeLine lineNumber="1736" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a865ae0d33ec9cd2b21d7b55470ac58d0"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a865ae0d33ec9cd2b21d7b55470ac58d0">AMDGPUDisassembler::decodeSpecialReg32</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01737" /><CodeLine lineNumber="1737"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01738" /><CodeLine lineNumber="1738"></CodeLine>
<Link id="l01739" /><CodeLine lineNumber="1739"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Val) &#123;</span></CodeLine>
<Link id="l01740" /><CodeLine lineNumber="1740"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// clang-format off</span></CodeLine>
<Link id="l01741" /><CodeLine lineNumber="1741"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 102: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT&#95;SCR&#95;LO);</span></CodeLine>
<Link id="l01742" /><CodeLine lineNumber="1742"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 103: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT&#95;SCR&#95;HI);</span></CodeLine>
<Link id="l01743" /><CodeLine lineNumber="1743"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 104: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK&#95;MASK&#95;LO);</span></CodeLine>
<Link id="l01744" /><CodeLine lineNumber="1744"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 105: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK&#95;MASK&#95;HI);</span></CodeLine>
<Link id="l01745" /><CodeLine lineNumber="1745"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 106: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC&#95;LO);</span></CodeLine>
<Link id="l01746" /><CodeLine lineNumber="1746"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 107: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC&#95;HI);</span></CodeLine>
<Link id="l01747" /><CodeLine lineNumber="1747"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 108: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA&#95;LO);</span></CodeLine>
<Link id="l01748" /><CodeLine lineNumber="1748"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 109: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA&#95;HI);</span></CodeLine>
<Link id="l01749" /><CodeLine lineNumber="1749"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 110: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA&#95;LO);</span></CodeLine>
<Link id="l01750" /><CodeLine lineNumber="1750"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 111: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA&#95;HI);</span></CodeLine>
<Link id="l01751" /><CodeLine lineNumber="1751"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 124:</span></CodeLine>
<Link id="l01752" /><CodeLine lineNumber="1752"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR&#95;NULL) : <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a href="/docs/api/namespaces/llvm/#ab8aff98d3587ddb15f9e46ed88687f0f">M0</a>);</span></CodeLine>
<Link id="l01753" /><CodeLine lineNumber="1753"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 125:</span></CodeLine>
<Link id="l01754" /><CodeLine lineNumber="1754"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>() ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a href="/docs/api/namespaces/llvm/#ab8aff98d3587ddb15f9e46ed88687f0f">M0</a>) : <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR&#95;NULL);</span></CodeLine>
<Link id="l01755" /><CodeLine lineNumber="1755"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 126: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC&#95;LO);</span></CodeLine>
<Link id="l01756" /><CodeLine lineNumber="1756"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 127: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC&#95;HI);</span></CodeLine>
<Link id="l01757" /><CodeLine lineNumber="1757"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 235: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;SHARED&#95;BASE&#95;LO);</span></CodeLine>
<Link id="l01758" /><CodeLine lineNumber="1758"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 236: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;SHARED&#95;LIMIT&#95;LO);</span></CodeLine>
<Link id="l01759" /><CodeLine lineNumber="1759"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 237: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;PRIVATE&#95;BASE&#95;LO);</span></CodeLine>
<Link id="l01760" /><CodeLine lineNumber="1760"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 238: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;PRIVATE&#95;LIMIT&#95;LO);</span></CodeLine>
<Link id="l01761" /><CodeLine lineNumber="1761"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 239: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;POPS&#95;EXITING&#95;WAVE&#95;ID);</span></CodeLine>
<Link id="l01762" /><CodeLine lineNumber="1762"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 251: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;VCCZ);</span></CodeLine>
<Link id="l01763" /><CodeLine lineNumber="1763"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 252: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;EXECZ);</span></CodeLine>
<Link id="l01764" /><CodeLine lineNumber="1764"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 253: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;SCC);</span></CodeLine>
<Link id="l01765" /><CodeLine lineNumber="1765"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 254: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(LDS&#95;DIRECT);</span></CodeLine>
<Link id="l01766" /><CodeLine lineNumber="1766"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">: </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01767" /><CodeLine lineNumber="1767"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// clang-format on</span></CodeLine>
<Link id="l01768" /><CodeLine lineNumber="1768"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01769" /><CodeLine lineNumber="1769"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, </span><span class="doxyHighlightStringLiteral">&quot;unknown operand encoding &quot;</span><span class="doxyHighlight"> + <a href="/docs/api/classes/llvm/twine">Twine</a>(Val));</span></CodeLine>
<Link id="l01770" /><CodeLine lineNumber="1770"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01771" /><CodeLine lineNumber="1771"></CodeLine>
<Link id="l01772" /><CodeLine lineNumber="1772" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a168a8034e9e01207fb71a39bde063d7f"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a168a8034e9e01207fb71a39bde063d7f">AMDGPUDisassembler::decodeSpecialReg64</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01773" /><CodeLine lineNumber="1773"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01774" /><CodeLine lineNumber="1774"></CodeLine>
<Link id="l01775" /><CodeLine lineNumber="1775"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Val) &#123;</span></CodeLine>
<Link id="l01776" /><CodeLine lineNumber="1776"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 102: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT&#95;SCR);</span></CodeLine>
<Link id="l01777" /><CodeLine lineNumber="1777"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 104: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK&#95;MASK);</span></CodeLine>
<Link id="l01778" /><CodeLine lineNumber="1778"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 106: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC);</span></CodeLine>
<Link id="l01779" /><CodeLine lineNumber="1779"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 108: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA);</span></CodeLine>
<Link id="l01780" /><CodeLine lineNumber="1780"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 110: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA);</span></CodeLine>
<Link id="l01781" /><CodeLine lineNumber="1781"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 124:</span></CodeLine>
<Link id="l01782" /><CodeLine lineNumber="1782"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</span></CodeLine>
<Link id="l01783" /><CodeLine lineNumber="1783"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR&#95;NULL);</span></CodeLine>
<Link id="l01784" /><CodeLine lineNumber="1784"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01785" /><CodeLine lineNumber="1785"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 125:</span></CodeLine>
<Link id="l01786" /><CodeLine lineNumber="1786"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</span></CodeLine>
<Link id="l01787" /><CodeLine lineNumber="1787"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR&#95;NULL);</span></CodeLine>
<Link id="l01788" /><CodeLine lineNumber="1788"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01789" /><CodeLine lineNumber="1789"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 126: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC);</span></CodeLine>
<Link id="l01790" /><CodeLine lineNumber="1790"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 235: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;SHARED&#95;BASE);</span></CodeLine>
<Link id="l01791" /><CodeLine lineNumber="1791"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 236: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;SHARED&#95;LIMIT);</span></CodeLine>
<Link id="l01792" /><CodeLine lineNumber="1792"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 237: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;PRIVATE&#95;BASE);</span></CodeLine>
<Link id="l01793" /><CodeLine lineNumber="1793"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 238: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;PRIVATE&#95;LIMIT);</span></CodeLine>
<Link id="l01794" /><CodeLine lineNumber="1794"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 239: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;POPS&#95;EXITING&#95;WAVE&#95;ID);</span></CodeLine>
<Link id="l01795" /><CodeLine lineNumber="1795"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 251: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;VCCZ);</span></CodeLine>
<Link id="l01796" /><CodeLine lineNumber="1796"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 252: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;EXECZ);</span></CodeLine>
<Link id="l01797" /><CodeLine lineNumber="1797"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 253: </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC&#95;SCC);</span></CodeLine>
<Link id="l01798" /><CodeLine lineNumber="1798"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">: </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01799" /><CodeLine lineNumber="1799"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01800" /><CodeLine lineNumber="1800"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, </span><span class="doxyHighlightStringLiteral">&quot;unknown operand encoding &quot;</span><span class="doxyHighlight"> + <a href="/docs/api/classes/llvm/twine">Twine</a>(Val));</span></CodeLine>
<Link id="l01801" /><CodeLine lineNumber="1801"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01802" /><CodeLine lineNumber="1802"></CodeLine>
<Link id="l01803" /><CodeLine lineNumber="1803" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a318ce4a6802b51ada47c71f8692132ab"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a318ce4a6802b51ada47c71f8692132ab">AMDGPUDisassembler::decodeSpecialReg96Plus</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01804" /><CodeLine lineNumber="1804"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</span></CodeLine>
<Link id="l01805" /><CodeLine lineNumber="1805"></CodeLine>
<Link id="l01806" /><CodeLine lineNumber="1806"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Val) &#123;</span></CodeLine>
<Link id="l01807" /><CodeLine lineNumber="1807"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 124:</span></CodeLine>
<Link id="l01808" /><CodeLine lineNumber="1808"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</span></CodeLine>
<Link id="l01809" /><CodeLine lineNumber="1809"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR&#95;NULL);</span></CodeLine>
<Link id="l01810" /><CodeLine lineNumber="1810"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01811" /><CodeLine lineNumber="1811"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> 125:</span></CodeLine>
<Link id="l01812" /><CodeLine lineNumber="1812"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>())</span></CodeLine>
<Link id="l01813" /><CodeLine lineNumber="1813"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR&#95;NULL);</span></CodeLine>
<Link id="l01814" /><CodeLine lineNumber="1814"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01815" /><CodeLine lineNumber="1815"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l01816" /><CodeLine lineNumber="1816"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">break</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l01817" /><CodeLine lineNumber="1817"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01818" /><CodeLine lineNumber="1818"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, </span><span class="doxyHighlightStringLiteral">&quot;unknown operand encoding &quot;</span><span class="doxyHighlight"> + <a href="/docs/api/classes/llvm/twine">Twine</a>(Val));</span></CodeLine>
<Link id="l01819" /><CodeLine lineNumber="1819"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01820" /><CodeLine lineNumber="1820"></CodeLine>
<Link id="l01821" /><CodeLine lineNumber="1821"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a></span></CodeLine>
<Link id="l01822" /><CodeLine lineNumber="1822" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a654a634c301c3ad83782795b18260031"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/amdgpudisassembler/#a654a634c301c3ad83782795b18260031">AMDGPUDisassembler::decodeSDWASrc</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val,</span></CodeLine>
<Link id="l01823" /><CodeLine lineNumber="1823"><span class="doxyHighlight">                                  </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> ImmWidth,</span></CodeLine>
<Link id="l01824" /><CodeLine lineNumber="1824"><span class="doxyHighlight">                                  <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272">AMDGPU::OperandSemantics</a> Sema)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01825" /><CodeLine lineNumber="1825"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/sdwa">AMDGPU::SDWA</a>;</span></CodeLine>
<Link id="l01826" /><CodeLine lineNumber="1826"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/encvalues">AMDGPU::EncValues</a>;</span></CodeLine>
<Link id="l01827" /><CodeLine lineNumber="1827"></CodeLine>
<Link id="l01828" /><CodeLine lineNumber="1828"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX9) ||</span></CodeLine>
<Link id="l01829" /><CodeLine lineNumber="1829"><span class="doxyHighlight">      <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX10)) &#123;</span></CodeLine>
<Link id="l01830" /><CodeLine lineNumber="1830"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// XXX: cast to int is needed to avoid stupid warning:</span></CodeLine>
<Link id="l01831" /><CodeLine lineNumber="1831"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// compare with unsigned is always true</span></CodeLine>
<Link id="l01832" /><CodeLine lineNumber="1832"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight">(SDWA9EncValues::SRC&#95;VGPR&#95;MIN) &lt;= </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight">(Val) &amp;&amp;</span></CodeLine>
<Link id="l01833" /><CodeLine lineNumber="1833"><span class="doxyHighlight">        Val &lt;= SDWA9EncValues::SRC&#95;VGPR&#95;MAX) &#123;</span></CodeLine>
<Link id="l01834" /><CodeLine lineNumber="1834"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width),</span></CodeLine>
<Link id="l01835" /><CodeLine lineNumber="1835"><span class="doxyHighlight">                              Val - SDWA9EncValues::SRC&#95;VGPR&#95;MIN);</span></CodeLine>
<Link id="l01836" /><CodeLine lineNumber="1836"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01837" /><CodeLine lineNumber="1837"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SDWA9EncValues::SRC&#95;SGPR&#95;MIN &lt;= Val &amp;&amp;</span></CodeLine>
<Link id="l01838" /><CodeLine lineNumber="1838"><span class="doxyHighlight">        Val &lt;= (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>() ? SDWA9EncValues::SRC&#95;SGPR&#95;MAX&#95;GFX10</span></CodeLine>
<Link id="l01839" /><CodeLine lineNumber="1839"><span class="doxyHighlight">                              : SDWA9EncValues::SRC&#95;SGPR&#95;MAX&#95;SI)) &#123;</span></CodeLine>
<Link id="l01840" /><CodeLine lineNumber="1840"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width),</span></CodeLine>
<Link id="l01841" /><CodeLine lineNumber="1841"><span class="doxyHighlight">                               Val - SDWA9EncValues::SRC&#95;SGPR&#95;MIN);</span></CodeLine>
<Link id="l01842" /><CodeLine lineNumber="1842"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01843" /><CodeLine lineNumber="1843"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (SDWA9EncValues::SRC&#95;TTMP&#95;MIN &lt;= Val &amp;&amp;</span></CodeLine>
<Link id="l01844" /><CodeLine lineNumber="1844"><span class="doxyHighlight">        Val &lt;= SDWA9EncValues::SRC&#95;TTMP&#95;MAX) &#123;</span></CodeLine>
<Link id="l01845" /><CodeLine lineNumber="1845"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width),</span></CodeLine>
<Link id="l01846" /><CodeLine lineNumber="1846"><span class="doxyHighlight">                               Val - SDWA9EncValues::SRC&#95;TTMP&#95;MIN);</span></CodeLine>
<Link id="l01847" /><CodeLine lineNumber="1847"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01848" /><CodeLine lineNumber="1848"></CodeLine>
<Link id="l01849" /><CodeLine lineNumber="1849"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> SVal = Val - SDWA9EncValues::SRC&#95;SGPR&#95;MIN;</span></CodeLine>
<Link id="l01850" /><CodeLine lineNumber="1850"></CodeLine>
<Link id="l01851" /><CodeLine lineNumber="1851"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (INLINE&#95;INTEGER&#95;C&#95;MIN &lt;= SVal &amp;&amp; SVal &lt;= INLINE&#95;INTEGER&#95;C&#95;MAX)</span></CodeLine>
<Link id="l01852" /><CodeLine lineNumber="1852"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(SVal);</span></CodeLine>
<Link id="l01853" /><CodeLine lineNumber="1853"></CodeLine>
<Link id="l01854" /><CodeLine lineNumber="1854"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (INLINE&#95;FLOATING&#95;C&#95;MIN &lt;= SVal &amp;&amp; SVal &lt;= INLINE&#95;FLOATING&#95;C&#95;MAX)</span></CodeLine>
<Link id="l01855" /><CodeLine lineNumber="1855"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7e463b2ce57bfddac123b8ae44feba93">decodeFPImmed</a>(ImmWidth, SVal, Sema);</span></CodeLine>
<Link id="l01856" /><CodeLine lineNumber="1856"></CodeLine>
<Link id="l01857" /><CodeLine lineNumber="1857"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(SVal);</span></CodeLine>
<Link id="l01858" /><CodeLine lineNumber="1858"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01859" /><CodeLine lineNumber="1859"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureVolcanicIslands))</span></CodeLine>
<Link id="l01860" /><CodeLine lineNumber="1860"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val);</span></CodeLine>
<Link id="l01861" /><CodeLine lineNumber="1861"><span class="doxyHighlight">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;unsupported target&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01862" /><CodeLine lineNumber="1862"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01863" /><CodeLine lineNumber="1863"></CodeLine>
<Link id="l01864" /><CodeLine lineNumber="1864" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#afdccfd26f12d23c635188ff714e99c8d"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#afdccfd26f12d23c635188ff714e99c8d">AMDGPUDisassembler::decodeSDWASrc16</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01865" /><CodeLine lineNumber="1865"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a654a634c301c3ad83782795b18260031">decodeSDWASrc</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val, 16, <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272aac30c0763322ae3938bebeecaff75de6">AMDGPU::OperandSemantics::FP16</a>);</span></CodeLine>
<Link id="l01866" /><CodeLine lineNumber="1866"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01867" /><CodeLine lineNumber="1867"></CodeLine>
<Link id="l01868" /><CodeLine lineNumber="1868" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a32f73e787f141094d0aa638db8653ec8"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a32f73e787f141094d0aa638db8653ec8">AMDGPUDisassembler::decodeSDWASrc32</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01869" /><CodeLine lineNumber="1869"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a654a634c301c3ad83782795b18260031">decodeSDWASrc</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val, 32, <a href="/docs/api/namespaces/llvm/amdgpu/#ab41bbc27a953d3ed08c9d36c7b9ae272a19126c4f8c4ab60581477e3ef8dd36f5">AMDGPU::OperandSemantics::FP32</a>);</span></CodeLine>
<Link id="l01870" /><CodeLine lineNumber="1870"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01871" /><CodeLine lineNumber="1871"></CodeLine>
<Link id="l01872" /><CodeLine lineNumber="1872" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a9481f68151f53dba0f1e3416819e6e26"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a9481f68151f53dba0f1e3416819e6e26">AMDGPUDisassembler::decodeSDWAVopcDst</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01873" /><CodeLine lineNumber="1873"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdgpu/sdwa">AMDGPU::SDWA</a>;</span></CodeLine>
<Link id="l01874" /><CodeLine lineNumber="1874"></CodeLine>
<Link id="l01875" /><CodeLine lineNumber="1875"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX9) ||</span></CodeLine>
<Link id="l01876" /><CodeLine lineNumber="1876"><span class="doxyHighlight">          <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX10)) &amp;&amp;</span></CodeLine>
<Link id="l01877" /><CodeLine lineNumber="1877"><span class="doxyHighlight">         </span><span class="doxyHighlightStringLiteral">&quot;SDWAVopcDst should be present only on GFX9+&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l01878" /><CodeLine lineNumber="1878"></CodeLine>
<Link id="l01879" /><CodeLine lineNumber="1879"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsWave32 = <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureWavefrontSize32);</span></CodeLine>
<Link id="l01880" /><CodeLine lineNumber="1880"></CodeLine>
<Link id="l01881" /><CodeLine lineNumber="1881"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val &amp; SDWA9EncValues::VOPC&#95;DST&#95;VCC&#95;MASK) &#123;</span></CodeLine>
<Link id="l01882" /><CodeLine lineNumber="1882"><span class="doxyHighlight">    Val &amp;= SDWA9EncValues::VOPC&#95;DST&#95;SGPR&#95;MASK;</span></CodeLine>
<Link id="l01883" /><CodeLine lineNumber="1883"></CodeLine>
<Link id="l01884" /><CodeLine lineNumber="1884"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> TTmpIdx = <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</span></CodeLine>
<Link id="l01885" /><CodeLine lineNumber="1885"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TTmpIdx &gt;= 0) &#123;</span></CodeLine>
<Link id="l01886" /><CodeLine lineNumber="1886"><span class="doxyHighlight">      </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> TTmpClsId = <a href="/docs/api/classes/llvm/amdgpudisassembler/#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(IsWave32 ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a> : <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>);</span></CodeLine>
<Link id="l01887" /><CodeLine lineNumber="1887"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(TTmpClsId, TTmpIdx);</span></CodeLine>
<Link id="l01888" /><CodeLine lineNumber="1888"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01889" /><CodeLine lineNumber="1889"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val &gt; <a href="#aac8b18da22658e7589a0286322114803">SGPR&#95;MAX</a>) &#123;</span></CodeLine>
<Link id="l01890" /><CodeLine lineNumber="1890"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> IsWave32 ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val) : <a href="/docs/api/classes/llvm/amdgpudisassembler/#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val);</span></CodeLine>
<Link id="l01891" /><CodeLine lineNumber="1891"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l01892" /><CodeLine lineNumber="1892"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(IsWave32 ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a> : <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>), Val);</span></CodeLine>
<Link id="l01893" /><CodeLine lineNumber="1893"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l01894" /><CodeLine lineNumber="1894"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsWave32 ? AMDGPU::VCC&#95;LO : AMDGPU::VCC);</span></CodeLine>
<Link id="l01895" /><CodeLine lineNumber="1895"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01896" /><CodeLine lineNumber="1896"></CodeLine>
<Link id="l01897" /><CodeLine lineNumber="1897" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a4cfa93abf00f463c320ff9b5fb940583"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a4cfa93abf00f463c320ff9b5fb940583">AMDGPUDisassembler::decodeBoolReg</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01898" /><CodeLine lineNumber="1898"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureWavefrontSize32)</span></CodeLine>
<Link id="l01899" /><CodeLine lineNumber="1899"><span class="doxyHighlight">             ? <a href="/docs/api/classes/llvm/amdgpudisassembler/#a84f8e99199a1dc95b1fd2a144aa79a6c">decodeSrcOp</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val)</span></CodeLine>
<Link id="l01900" /><CodeLine lineNumber="1900"><span class="doxyHighlight">             : <a href="/docs/api/classes/llvm/amdgpudisassembler/#a84f8e99199a1dc95b1fd2a144aa79a6c">decodeSrcOp</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</span></CodeLine>
<Link id="l01901" /><CodeLine lineNumber="1901"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01902" /><CodeLine lineNumber="1902"></CodeLine>
<Link id="l01903" /><CodeLine lineNumber="1903" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a682a5e3b08aa66c35ff6853e832695c3"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a682a5e3b08aa66c35ff6853e832695c3">AMDGPUDisassembler::decodeSplitBarrier</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01904" /><CodeLine lineNumber="1904"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a84f8e99199a1dc95b1fd2a144aa79a6c">decodeSrcOp</a>(<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</span></CodeLine>
<Link id="l01905" /><CodeLine lineNumber="1905"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01906" /><CodeLine lineNumber="1906"></CodeLine>
<Link id="l01907" /><CodeLine lineNumber="1907" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a3f8610c5c7c16e772286ed071dd699c9"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a3f8610c5c7c16e772286ed071dd699c9">AMDGPUDisassembler::decodeDpp8FI</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Val)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01908" /><CodeLine lineNumber="1908"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Val != <a href="/docs/api/namespaces/llvm/amdgpu/dpp/#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">AMDGPU::DPP::DPP8&#95;FI&#95;0</a> &amp;&amp; Val != <a href="/docs/api/namespaces/llvm/amdgpu/dpp/#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">AMDGPU::DPP::DPP8&#95;FI&#95;1</a>)</span></CodeLine>
<Link id="l01909" /><CodeLine lineNumber="1909"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a>();</span></CodeLine>
<Link id="l01910" /><CodeLine lineNumber="1910"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Val);</span></CodeLine>
<Link id="l01911" /><CodeLine lineNumber="1911"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01912" /><CodeLine lineNumber="1912"></CodeLine>
<Link id="l01913" /><CodeLine lineNumber="1913" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a64b42038a61a3c4b1880eea5331cdb44"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a64b42038a61a3c4b1880eea5331cdb44">AMDGPUDisassembler::decodeVersionImm</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> Imm)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01914" /><CodeLine lineNumber="1914"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">VersionField = <a href="/docs/api/structs/llvm/amdgpu/encodingfield">AMDGPU::EncodingField&lt;7, 0&gt;</a>;</span></CodeLine>
<Link id="l01915" /><CodeLine lineNumber="1915"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">W64Bit = <a href="/docs/api/namespaces/llvm/amdgpu/#a0addff10e596f8ad5dc68a9c299d8bad">AMDGPU::EncodingBit&lt;13&gt;</a>;</span></CodeLine>
<Link id="l01916" /><CodeLine lineNumber="1916"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">W32Bit = <a href="/docs/api/namespaces/llvm/amdgpu/#a0addff10e596f8ad5dc68a9c299d8bad">AMDGPU::EncodingBit&lt;14&gt;</a>;</span></CodeLine>
<Link id="l01917" /><CodeLine lineNumber="1917"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">MDPBit = <a href="/docs/api/namespaces/llvm/amdgpu/#a0addff10e596f8ad5dc68a9c299d8bad">AMDGPU::EncodingBit&lt;15&gt;</a>;</span></CodeLine>
<Link id="l01918" /><CodeLine lineNumber="1918"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using </span><span class="doxyHighlight">Encoding = <a href="/docs/api/structs/llvm/amdgpu/encodingfields">AMDGPU::EncodingFields&lt;VersionField, W64Bit, W32Bit, MDPBit&gt;</a>;</span></CodeLine>
<Link id="l01919" /><CodeLine lineNumber="1919"></CodeLine>
<Link id="l01920" /><CodeLine lineNumber="1920"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#91;<a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>, W64, W32, MDP&#93; = Encoding::decode(Imm);</span></CodeLine>
<Link id="l01921" /><CodeLine lineNumber="1921"></CodeLine>
<Link id="l01922" /><CodeLine lineNumber="1922"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Decode into a plain immediate if any unused bits are raised.</span></CodeLine>
<Link id="l01923" /><CodeLine lineNumber="1923"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Encoding::encode(<a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>, W64, W32, MDP) != Imm)</span></CodeLine>
<Link id="l01924" /><CodeLine lineNumber="1924"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm);</span></CodeLine>
<Link id="l01925" /><CodeLine lineNumber="1925"></CodeLine>
<Link id="l01926" /><CodeLine lineNumber="1926"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &amp;Versions = <a href="/docs/api/namespaces/llvm/amdgpu/ucversion/#a826e7eb7566b6093e87bf78f186b96a2">AMDGPU::UCVersion::getGFXVersions</a>();</span></CodeLine>
<Link id="l01927" /><CodeLine lineNumber="1927"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a href="/docs/api/namespaces/llvm/#ac78c09ae232b2ce188ff590d51e3c268">find&#95;if</a>(</span></CodeLine>
<Link id="l01928" /><CodeLine lineNumber="1928"><span class="doxyHighlight">      Versions, &#91;<a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a> = <a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>&#93;(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/amdgpu/ucversion/gfxversion">AMDGPU::UCVersion::GFXVersion</a> &amp;V) &#123;</span></CodeLine>
<Link id="l01929" /><CodeLine lineNumber="1929"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> V.Code == <a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>;</span></CodeLine>
<Link id="l01930" /><CodeLine lineNumber="1930"><span class="doxyHighlight">      &#125;);</span></CodeLine>
<Link id="l01931" /><CodeLine lineNumber="1931"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx = <a href="/docs/api/classes/llvm/mcdisassembler/#a3faa10cafd0be721018fc1b9bc2c5488">getContext</a>();</span></CodeLine>
<Link id="l01932" /><CodeLine lineNumber="1932"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;E;</span></CodeLine>
<Link id="l01933" /><CodeLine lineNumber="1933"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> == Versions.end())</span></CodeLine>
<Link id="l01934" /><CodeLine lineNumber="1934"><span class="doxyHighlight">    E = <a href="/docs/api/classes/llvm/mcconstantexpr/#af9bdc4c9c65ea1ff077fbbb6407d7b2a">MCConstantExpr::create</a>(<a href="/docs/api/namespaces/llvm/#a689a023f54d38d41f6d952cac41ee538">Version</a>, Ctx);</span></CodeLine>
<Link id="l01935" /><CodeLine lineNumber="1935"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">else</span></CodeLine>
<Link id="l01936" /><CodeLine lineNumber="1936"><span class="doxyHighlight">    E = <a href="/docs/api/classes/llvm/mcsymbolrefexpr/#a9914b597552aa4b4bcbb8acaa04d632a">MCSymbolRefExpr::create</a>(Ctx.getOrCreateSymbol(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;Symbol), Ctx);</span></CodeLine>
<Link id="l01937" /><CodeLine lineNumber="1937"></CodeLine>
<Link id="l01938" /><CodeLine lineNumber="1938"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (W64)</span></CodeLine>
<Link id="l01939" /><CodeLine lineNumber="1939"><span class="doxyHighlight">    E = <a href="/docs/api/classes/llvm/mcbinaryexpr/#a6b303b433f43b901194dbf17adfb562c">MCBinaryExpr::createOr</a>(E, UCVersionW64Expr, Ctx);</span></CodeLine>
<Link id="l01940" /><CodeLine lineNumber="1940"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (W32)</span></CodeLine>
<Link id="l01941" /><CodeLine lineNumber="1941"><span class="doxyHighlight">    E = <a href="/docs/api/classes/llvm/mcbinaryexpr/#a6b303b433f43b901194dbf17adfb562c">MCBinaryExpr::createOr</a>(E, UCVersionW32Expr, Ctx);</span></CodeLine>
<Link id="l01942" /><CodeLine lineNumber="1942"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (MDP)</span></CodeLine>
<Link id="l01943" /><CodeLine lineNumber="1943"><span class="doxyHighlight">    E = <a href="/docs/api/classes/llvm/mcbinaryexpr/#a6b303b433f43b901194dbf17adfb562c">MCBinaryExpr::createOr</a>(E, UCVersionMDPExpr, Ctx);</span></CodeLine>
<Link id="l01944" /><CodeLine lineNumber="1944"></CodeLine>
<Link id="l01945" /><CodeLine lineNumber="1945"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcoperand/#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(E);</span></CodeLine>
<Link id="l01946" /><CodeLine lineNumber="1946"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01947" /><CodeLine lineNumber="1947"></CodeLine>
<Link id="l01948" /><CodeLine lineNumber="1948" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a7297f920e9ff94394d81719b75080ecb"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7297f920e9ff94394d81719b75080ecb">AMDGPUDisassembler::isVI</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01949" /><CodeLine lineNumber="1949"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureVolcanicIslands);</span></CodeLine>
<Link id="l01950" /><CodeLine lineNumber="1950"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01951" /><CodeLine lineNumber="1951"></CodeLine>
<Link id="l01952" /><CodeLine lineNumber="1952" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06">AMDGPUDisassembler::isGFX9</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#a626413fe751b97e13812bb7b635e6dd5">AMDGPU::isGFX9</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); &#125;</span></CodeLine>
<Link id="l01953" /><CodeLine lineNumber="1953"></CodeLine>
<Link id="l01954" /><CodeLine lineNumber="1954" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ae2163e267c5265155b8e5ac1f9306fdc"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ae2163e267c5265155b8e5ac1f9306fdc">AMDGPUDisassembler::isGFX90A</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01955" /><CodeLine lineNumber="1955"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX90AInsts);</span></CodeLine>
<Link id="l01956" /><CodeLine lineNumber="1956"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01957" /><CodeLine lineNumber="1957"></CodeLine>
<Link id="l01958" /><CodeLine lineNumber="1958" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a40c6ec88b07c8f5dcfecacabe3007ecf"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a40c6ec88b07c8f5dcfecacabe3007ecf">AMDGPUDisassembler::isGFX9Plus</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ac251a1b5841022f34ff2791b1ce3b690">AMDGPU::isGFX9Plus</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); &#125;</span></CodeLine>
<Link id="l01959" /><CodeLine lineNumber="1959"></CodeLine>
<Link id="l01960" /><CodeLine lineNumber="1960" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#aeee62e9882c0b90536eaa08027bbfef7"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#aeee62e9882c0b90536eaa08027bbfef7">AMDGPUDisassembler::isGFX10</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123; </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>); &#125;</span></CodeLine>
<Link id="l01961" /><CodeLine lineNumber="1961"></CodeLine>
<Link id="l01962" /><CodeLine lineNumber="1962" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">AMDGPUDisassembler::isGFX10Plus</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01963" /><CodeLine lineNumber="1963"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#ab07da835cd8eddcfffcfb4192dff59a6">AMDGPU::isGFX10Plus</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</span></CodeLine>
<Link id="l01964" /><CodeLine lineNumber="1964"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01965" /><CodeLine lineNumber="1965"></CodeLine>
<Link id="l01966" /><CodeLine lineNumber="1966" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840">AMDGPUDisassembler::isGFX11</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01967" /><CodeLine lineNumber="1967"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX11);</span></CodeLine>
<Link id="l01968" /><CodeLine lineNumber="1968"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01969" /><CodeLine lineNumber="1969"></CodeLine>
<Link id="l01970" /><CodeLine lineNumber="1970" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">AMDGPUDisassembler::isGFX11Plus</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01971" /><CodeLine lineNumber="1971"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#aa5f3cd2ec6af3adbc143654720b1214b">AMDGPU::isGFX11Plus</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</span></CodeLine>
<Link id="l01972" /><CodeLine lineNumber="1972"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01973" /><CodeLine lineNumber="1973"></CodeLine>
<Link id="l01974" /><CodeLine lineNumber="1974" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a18e19f604d742a99d805737f3d21ff62">AMDGPUDisassembler::isGFX12</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01975" /><CodeLine lineNumber="1975"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureGFX12);</span></CodeLine>
<Link id="l01976" /><CodeLine lineNumber="1976"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01977" /><CodeLine lineNumber="1977"></CodeLine>
<Link id="l01978" /><CodeLine lineNumber="1978" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">AMDGPUDisassembler::isGFX12Plus</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01979" /><CodeLine lineNumber="1979"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#a318d59d6a50364a460b64bb7ad1f17d0">AMDGPU::isGFX12Plus</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</span></CodeLine>
<Link id="l01980" /><CodeLine lineNumber="1980"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01981" /><CodeLine lineNumber="1981"></CodeLine>
<Link id="l01982" /><CodeLine lineNumber="1982" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#ad1bbaf8f762d31654b6a7580783122f5"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#ad1bbaf8f762d31654b6a7580783122f5">AMDGPUDisassembler::hasArchitectedFlatScratch</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01983" /><CodeLine lineNumber="1983"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.hasFeature(AMDGPU::FeatureArchitectedFlatScratch);</span></CodeLine>
<Link id="l01984" /><CodeLine lineNumber="1984"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01985" /><CodeLine lineNumber="1985"></CodeLine>
<Link id="l01986" /><CodeLine lineNumber="1986" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a0b52b6c12bfcdcdede7a84beba3bbe10"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a0b52b6c12bfcdcdede7a84beba3bbe10">AMDGPUDisassembler::hasKernargPreload</a>()</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l01987" /><CodeLine lineNumber="1987"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdgpu/#adbe8b2394969d3cf98b70d46ce725354">AMDGPU::hasKernargPreload</a>(<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</span></CodeLine>
<Link id="l01988" /><CodeLine lineNumber="1988"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l01989" /><CodeLine lineNumber="1989"></CodeLine>
<Link id="l01990" /><CodeLine lineNumber="1990"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l01991" /><CodeLine lineNumber="1991"><span class="doxyHighlightComment">// AMDGPU specific symbol handling</span></CodeLine>
<Link id="l01992" /><CodeLine lineNumber="1992"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l01993" /><CodeLine lineNumber="1993"></CodeLine>
<Link id="l01994" /><CodeLine lineNumber="1994"><span class="doxyHighlightComment">/// Print a string describing the reserved bit range specified by Mask with</span></CodeLine>
<Link id="l01995" /><CodeLine lineNumber="1995"><span class="doxyHighlightComment">/// offset BaseBytes for use in error comments. Mask is a single continuous</span></CodeLine>
<Link id="l01996" /><CodeLine lineNumber="1996"><span class="doxyHighlightComment">/// range of 1s surrounded by zeros. The format here is meant to align with the</span></CodeLine>
<Link id="l01997" /><CodeLine lineNumber="1997"><span class="doxyHighlightComment">/// tables that describe these bits in llvm.org/docs/AMDGPUUsage.html.</span></CodeLine>
<Link id="l01998" /><CodeLine lineNumber="1998" lineLink="#a198680a0e69a43b37693d17862fffe63"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/smallstring">SmallString&lt;32&gt;</a> <a href="#a198680a0e69a43b37693d17862fffe63">getBitRangeFromMask</a>(uint32&#95;t Mask, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> BaseBytes) &#123;</span></CodeLine>
<Link id="l01999" /><CodeLine lineNumber="1999"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/smallstring">SmallString&lt;32&gt;</a> Result;</span></CodeLine>
<Link id="l02000" /><CodeLine lineNumber="2000"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/raw-svector-ostream">raw&#95;svector&#95;ostream</a> S(Result);</span></CodeLine>
<Link id="l02001" /><CodeLine lineNumber="2001"></CodeLine>
<Link id="l02002" /><CodeLine lineNumber="2002"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> TrailingZeros = <a href="/docs/api/namespaces/llvm/#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr&#95;zero</a>(Mask);</span></CodeLine>
<Link id="l02003" /><CodeLine lineNumber="2003"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> PopCount = <a href="/docs/api/namespaces/llvm/#a0eea77e7bfa82e0219d2ec7b4efbc94f">llvm::popcount</a>(Mask);</span></CodeLine>
<Link id="l02004" /><CodeLine lineNumber="2004"></CodeLine>
<Link id="l02005" /><CodeLine lineNumber="2005"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (PopCount == 1) &#123;</span></CodeLine>
<Link id="l02006" /><CodeLine lineNumber="2006"><span class="doxyHighlight">    S &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;bit (&quot;</span><span class="doxyHighlight"> &lt;&lt; (TrailingZeros + BaseBytes &#42; CHAR&#95;BIT) &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;)&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02007" /><CodeLine lineNumber="2007"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02008" /><CodeLine lineNumber="2008"><span class="doxyHighlight">    S &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;bits in range (&quot;</span></CodeLine>
<Link id="l02009" /><CodeLine lineNumber="2009"><span class="doxyHighlight">      &lt;&lt; (TrailingZeros + PopCount - 1 + BaseBytes &#42; CHAR&#95;BIT) &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;:&#39;</span></CodeLine>
<Link id="l02010" /><CodeLine lineNumber="2010"><span class="doxyHighlight">      &lt;&lt; (TrailingZeros + BaseBytes &#42; CHAR&#95;BIT) &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;)&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02011" /><CodeLine lineNumber="2011"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02012" /><CodeLine lineNumber="2012"></CodeLine>
<Link id="l02013" /><CodeLine lineNumber="2013"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Result;</span></CodeLine>
<Link id="l02014" /><CodeLine lineNumber="2014"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02015" /><CodeLine lineNumber="2015"></CodeLine>
<Link id="l02016" /><CodeLine lineNumber="2016" lineLink="#adbe651d6dbda0f8eacf67b705a8d3b13"><span class="doxyHighlightPreprocessor">#define GET&#95;FIELD(MASK) (AMDHSA&#95;BITS&#95;GET(FourByteBuffer, MASK))</span></CodeLine>
<Link id="l02017" /><CodeLine lineNumber="2017" lineLink="#a7b14fc850e8e58263a51cd89e7d6c838"><span class="doxyHighlightPreprocessor">#define PRINT&#95;DIRECTIVE(DIRECTIVE, MASK)                                       \\</span></CodeLine>
<Link id="l02018" /><CodeLine lineNumber="2018"><span class="doxyHighlightPreprocessor">  do &#123;                                                                         \\</span></CodeLine>
<Link id="l02019" /><CodeLine lineNumber="2019"><span class="doxyHighlightPreprocessor">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot; &lt;&lt; GET&#95;FIELD(MASK) &lt;&lt; &#39;\\n&#39;;            \\</span></CodeLine>
<Link id="l02020" /><CodeLine lineNumber="2020"><span class="doxyHighlightPreprocessor">  &#125; while (0)</span></CodeLine>
<Link id="l02021" /><CodeLine lineNumber="2021" lineLink="#a44e38092dcf380740d2ead9690ae9bfc"><span class="doxyHighlightPreprocessor">#define PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT(DIRECTIVE, MASK)                        \\</span></CodeLine>
<Link id="l02022" /><CodeLine lineNumber="2022"><span class="doxyHighlightPreprocessor">  do &#123;                                                                         \\</span></CodeLine>
<Link id="l02023" /><CodeLine lineNumber="2023"><span class="doxyHighlightPreprocessor">    KdStream &lt;&lt; Indent &lt;&lt; MAI.getCommentString() &lt;&lt; &#39; &#39; &lt;&lt; DIRECTIVE &quot; &quot;       \\</span></CodeLine>
<Link id="l02024" /><CodeLine lineNumber="2024"><span class="doxyHighlightPreprocessor">             &lt;&lt; GET&#95;FIELD(MASK) &lt;&lt; &#39;\\n&#39;;                                       \\</span></CodeLine>
<Link id="l02025" /><CodeLine lineNumber="2025"><span class="doxyHighlightPreprocessor">  &#125; while (0)</span></CodeLine>
<Link id="l02026" /><CodeLine lineNumber="2026"></CodeLine>
<Link id="l02027" /><CodeLine lineNumber="2027" lineLink="#aedb8704fbe2ff70f458c06faec5462a7"><span class="doxyHighlightPreprocessor">#define CHECK&#95;RESERVED&#95;BITS&#95;IMPL(MASK, DESC, MSG)                              \\</span></CodeLine>
<Link id="l02028" /><CodeLine lineNumber="2028"><span class="doxyHighlightPreprocessor">  do &#123;                                                                         \\</span></CodeLine>
<Link id="l02029" /><CodeLine lineNumber="2029"><span class="doxyHighlightPreprocessor">    if (FourByteBuffer &amp; (MASK)) &#123;                                             \\</span></CodeLine>
<Link id="l02030" /><CodeLine lineNumber="2030"><span class="doxyHighlightPreprocessor">      return createStringError(std::errc::invalid&#95;argument,                    \\</span></CodeLine>
<Link id="l02031" /><CodeLine lineNumber="2031"><span class="doxyHighlightPreprocessor">                               &quot;kernel descriptor &quot; DESC                       \\</span></CodeLine>
<Link id="l02032" /><CodeLine lineNumber="2032"><span class="doxyHighlightPreprocessor">                               &quot; reserved %s set&quot; MSG,                         \\</span></CodeLine>
<Link id="l02033" /><CodeLine lineNumber="2033"><span class="doxyHighlightPreprocessor">                               getBitRangeFromMask((MASK), 0).c&#95;str());        \\</span></CodeLine>
<Link id="l02034" /><CodeLine lineNumber="2034"><span class="doxyHighlightPreprocessor">    &#125;                                                                          \\</span></CodeLine>
<Link id="l02035" /><CodeLine lineNumber="2035"><span class="doxyHighlightPreprocessor">  &#125; while (0)</span></CodeLine>
<Link id="l02036" /><CodeLine lineNumber="2036"></CodeLine>
<Link id="l02037" /><CodeLine lineNumber="2037" lineLink="#aa33da5c37d93576ec4aacb9ce7672368"><span class="doxyHighlightPreprocessor">#define CHECK&#95;RESERVED&#95;BITS(MASK) CHECK&#95;RESERVED&#95;BITS&#95;IMPL(MASK, #MASK, &quot;&quot;)</span></CodeLine>
<Link id="l02038" /><CodeLine lineNumber="2038" lineLink="#ac67c208c1ef5d548e50e8d2efb76fc2c"><span class="doxyHighlightPreprocessor">#define CHECK&#95;RESERVED&#95;BITS&#95;MSG(MASK, MSG)                                     \\</span></CodeLine>
<Link id="l02039" /><CodeLine lineNumber="2039"><span class="doxyHighlightPreprocessor">  CHECK&#95;RESERVED&#95;BITS&#95;IMPL(MASK, #MASK, &quot;, &quot; MSG)</span></CodeLine>
<Link id="l02040" /><CodeLine lineNumber="2040" lineLink="#a00cbaf3dc4f08d1784589594dfe6149d"><span class="doxyHighlightPreprocessor">#define CHECK&#95;RESERVED&#95;BITS&#95;DESC(MASK, DESC)                                   \\</span></CodeLine>
<Link id="l02041" /><CodeLine lineNumber="2041"><span class="doxyHighlightPreprocessor">  CHECK&#95;RESERVED&#95;BITS&#95;IMPL(MASK, DESC, &quot;&quot;)</span></CodeLine>
<Link id="l02042" /><CodeLine lineNumber="2042" lineLink="#afa52988bf1e093da5f3499a666cf0a63"><span class="doxyHighlightPreprocessor">#define CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG(MASK, DESC, MSG)                          \\</span></CodeLine>
<Link id="l02043" /><CodeLine lineNumber="2043"><span class="doxyHighlightPreprocessor">  CHECK&#95;RESERVED&#95;BITS&#95;IMPL(MASK, DESC, &quot;, &quot; MSG)</span></CodeLine>
<Link id="l02044" /><CodeLine lineNumber="2044"></CodeLine>
<Link id="l02045" /><CodeLine lineNumber="2045"><span class="doxyHighlightComment">// NOLINTNEXTLINE(readability-identifier-naming)</span></CodeLine>
<Link id="l02046" /><CodeLine lineNumber="2046" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a1a717ebce0af699c0b264313d0cb21e2"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a1a717ebce0af699c0b264313d0cb21e2">AMDGPUDisassembler::decodeCOMPUTE&#95;PGM&#95;RSRC1</a>(</span></CodeLine>
<Link id="l02047" /><CodeLine lineNumber="2047"><span class="doxyHighlight">    uint32&#95;t FourByteBuffer, <a href="/docs/api/classes/llvm/raw-string-ostream">raw&#95;string&#95;ostream</a> &amp;KdStream)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l02048" /><CodeLine lineNumber="2048"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdhsa">amdhsa</a>;</span></CodeLine>
<Link id="l02049" /><CodeLine lineNumber="2049"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> Indent = </span><span class="doxyHighlightStringLiteral">&quot;\\t&quot;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02050" /><CodeLine lineNumber="2050"></CodeLine>
<Link id="l02051" /><CodeLine lineNumber="2051"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// We cannot accurately backward compute #VGPRs used from</span></CodeLine>
<Link id="l02052" /><CodeLine lineNumber="2052"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// GRANULATED&#95;WORKITEM&#95;VGPR&#95;COUNT. But we are concerned with getting the same</span></CodeLine>
<Link id="l02053" /><CodeLine lineNumber="2053"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// value of GRANULATED&#95;WORKITEM&#95;VGPR&#95;COUNT in the reassembled binary. So we</span></CodeLine>
<Link id="l02054" /><CodeLine lineNumber="2054"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// simply calculate the inverse of what the assembler does.</span></CodeLine>
<Link id="l02055" /><CodeLine lineNumber="2055"></CodeLine>
<Link id="l02056" /><CodeLine lineNumber="2056"><span class="doxyHighlight">  uint32&#95;t GranulatedWorkitemVGPRCount =</span></CodeLine>
<Link id="l02057" /><CodeLine lineNumber="2057"><span class="doxyHighlight">      <a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;GRANULATED&#95;WORKITEM&#95;VGPR&#95;COUNT);</span></CodeLine>
<Link id="l02058" /><CodeLine lineNumber="2058"></CodeLine>
<Link id="l02059" /><CodeLine lineNumber="2059"><span class="doxyHighlight">  uint32&#95;t NextFreeVGPR =</span></CodeLine>
<Link id="l02060" /><CodeLine lineNumber="2060"><span class="doxyHighlight">      (GranulatedWorkitemVGPRCount + 1) &#42;</span></CodeLine>
<Link id="l02061" /><CodeLine lineNumber="2061"><span class="doxyHighlight">      <a href="/docs/api/namespaces/llvm/amdgpu/isainfo/#a00ddec6f625f5fdc41b2ee64b272b5b9">AMDGPU::IsaInfo::getVGPREncodingGranule</a>(&amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>, EnableWavefrontSize32);</span></CodeLine>
<Link id="l02062" /><CodeLine lineNumber="2062"></CodeLine>
<Link id="l02063" /><CodeLine lineNumber="2063"><span class="doxyHighlight">  KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;next&#95;free&#95;vgpr &quot;</span><span class="doxyHighlight"> &lt;&lt; NextFreeVGPR &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02064" /><CodeLine lineNumber="2064"></CodeLine>
<Link id="l02065" /><CodeLine lineNumber="2065"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// We cannot backward compute values used to calculate</span></CodeLine>
<Link id="l02066" /><CodeLine lineNumber="2066"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// GRANULATED&#95;WAVEFRONT&#95;SGPR&#95;COUNT. Hence the original values for following</span></CodeLine>
<Link id="l02067" /><CodeLine lineNumber="2067"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// directives can&#39;t be computed:</span></CodeLine>
<Link id="l02068" /><CodeLine lineNumber="2068"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// .amdhsa&#95;reserve&#95;vcc</span></CodeLine>
<Link id="l02069" /><CodeLine lineNumber="2069"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// .amdhsa&#95;reserve&#95;flat&#95;scratch</span></CodeLine>
<Link id="l02070" /><CodeLine lineNumber="2070"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// .amdhsa&#95;reserve&#95;xnack&#95;mask</span></CodeLine>
<Link id="l02071" /><CodeLine lineNumber="2071"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// They take their respective default values if not specified in the assembly.</span></CodeLine>
<Link id="l02072" /><CodeLine lineNumber="2072"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l02073" /><CodeLine lineNumber="2073"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// GRANULATED&#95;WAVEFRONT&#95;SGPR&#95;COUNT</span></CodeLine>
<Link id="l02074" /><CodeLine lineNumber="2074"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//    = f(NEXT&#95;FREE&#95;SGPR + VCC + FLAT&#95;SCRATCH + XNACK&#95;MASK)</span></CodeLine>
<Link id="l02075" /><CodeLine lineNumber="2075"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l02076" /><CodeLine lineNumber="2076"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// We compute the inverse as though all directives apart from NEXT&#95;FREE&#95;SGPR</span></CodeLine>
<Link id="l02077" /><CodeLine lineNumber="2077"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// are set to 0 So while disassembling we consider that:</span></CodeLine>
<Link id="l02078" /><CodeLine lineNumber="2078"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l02079" /><CodeLine lineNumber="2079"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// GRANULATED&#95;WAVEFRONT&#95;SGPR&#95;COUNT</span></CodeLine>
<Link id="l02080" /><CodeLine lineNumber="2080"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//    = f(NEXT&#95;FREE&#95;SGPR + 0 + 0 + 0)</span></CodeLine>
<Link id="l02081" /><CodeLine lineNumber="2081"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l02082" /><CodeLine lineNumber="2082"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// The disassembler cannot recover the original values of those 3 directives.</span></CodeLine>
<Link id="l02083" /><CodeLine lineNumber="2083"></CodeLine>
<Link id="l02084" /><CodeLine lineNumber="2084"><span class="doxyHighlight">  uint32&#95;t GranulatedWavefrontSGPRCount =</span></CodeLine>
<Link id="l02085" /><CodeLine lineNumber="2085"><span class="doxyHighlight">      <a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;GRANULATED&#95;WAVEFRONT&#95;SGPR&#95;COUNT);</span></CodeLine>
<Link id="l02086" /><CodeLine lineNumber="2086"></CodeLine>
<Link id="l02087" /><CodeLine lineNumber="2087"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>())</span></CodeLine>
<Link id="l02088" /><CodeLine lineNumber="2088"><span class="doxyHighlight">    <a href="#ac67c208c1ef5d548e50e8d2efb76fc2c">CHECK&#95;RESERVED&#95;BITS&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;GRANULATED&#95;WAVEFRONT&#95;SGPR&#95;COUNT,</span></CodeLine>
<Link id="l02089" /><CodeLine lineNumber="2089"><span class="doxyHighlight">                            </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx10+&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02090" /><CodeLine lineNumber="2090"></CodeLine>
<Link id="l02091" /><CodeLine lineNumber="2091"><span class="doxyHighlight">  uint32&#95;t NextFreeSGPR = (GranulatedWavefrontSGPRCount + 1) &#42;</span></CodeLine>
<Link id="l02092" /><CodeLine lineNumber="2092"><span class="doxyHighlight">                          <a href="/docs/api/namespaces/llvm/amdgpu/isainfo/#a4f89565a53fec2d53160be82c292202e">AMDGPU::IsaInfo::getSGPREncodingGranule</a>(&amp;<a href="/docs/api/classes/llvm/mcdisassembler/#a67d53a6acc509ff577f17d00ddeac34d">STI</a>);</span></CodeLine>
<Link id="l02093" /><CodeLine lineNumber="2093"></CodeLine>
<Link id="l02094" /><CodeLine lineNumber="2094"><span class="doxyHighlight">  KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;reserve&#95;vcc &quot;</span><span class="doxyHighlight"> &lt;&lt; 0 &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02095" /><CodeLine lineNumber="2095"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</span></CodeLine>
<Link id="l02096" /><CodeLine lineNumber="2096"><span class="doxyHighlight">    KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;reserve&#95;flat&#95;scratch &quot;</span><span class="doxyHighlight"> &lt;&lt; 0 &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02097" /><CodeLine lineNumber="2097"><span class="doxyHighlight">  KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;reserve&#95;xnack&#95;mask &quot;</span><span class="doxyHighlight"> &lt;&lt; 0 &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02098" /><CodeLine lineNumber="2098"><span class="doxyHighlight">  KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;next&#95;free&#95;sgpr &quot;</span><span class="doxyHighlight"> &lt;&lt; NextFreeSGPR &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;\\n&quot;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02099" /><CodeLine lineNumber="2099"></CodeLine>
<Link id="l02100" /><CodeLine lineNumber="2100"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;PRIORITY);</span></CodeLine>
<Link id="l02101" /><CodeLine lineNumber="2101"></CodeLine>
<Link id="l02102" /><CodeLine lineNumber="2102"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;float&#95;round&#95;mode&#95;32&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02103" /><CodeLine lineNumber="2103"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC1&#95;FLOAT&#95;ROUND&#95;MODE&#95;32);</span></CodeLine>
<Link id="l02104" /><CodeLine lineNumber="2104"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;float&#95;round&#95;mode&#95;16&#95;64&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02105" /><CodeLine lineNumber="2105"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC1&#95;FLOAT&#95;ROUND&#95;MODE&#95;16&#95;64);</span></CodeLine>
<Link id="l02106" /><CodeLine lineNumber="2106"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;float&#95;denorm&#95;mode&#95;32&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02107" /><CodeLine lineNumber="2107"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC1&#95;FLOAT&#95;DENORM&#95;MODE&#95;32);</span></CodeLine>
<Link id="l02108" /><CodeLine lineNumber="2108"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;float&#95;denorm&#95;mode&#95;16&#95;64&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02109" /><CodeLine lineNumber="2109"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC1&#95;FLOAT&#95;DENORM&#95;MODE&#95;16&#95;64);</span></CodeLine>
<Link id="l02110" /><CodeLine lineNumber="2110"></CodeLine>
<Link id="l02111" /><CodeLine lineNumber="2111"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;PRIV);</span></CodeLine>
<Link id="l02112" /><CodeLine lineNumber="2112"></CodeLine>
<Link id="l02113" /><CodeLine lineNumber="2113"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>())</span></CodeLine>
<Link id="l02114" /><CodeLine lineNumber="2114"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;dx10&#95;clamp&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02115" /><CodeLine lineNumber="2115"><span class="doxyHighlight">                    COMPUTE&#95;PGM&#95;RSRC1&#95;GFX6&#95;GFX11&#95;ENABLE&#95;DX10&#95;CLAMP);</span></CodeLine>
<Link id="l02116" /><CodeLine lineNumber="2116"></CodeLine>
<Link id="l02117" /><CodeLine lineNumber="2117"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;DEBUG&#95;MODE);</span></CodeLine>
<Link id="l02118" /><CodeLine lineNumber="2118"></CodeLine>
<Link id="l02119" /><CodeLine lineNumber="2119"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>())</span></CodeLine>
<Link id="l02120" /><CodeLine lineNumber="2120"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;ieee&#95;mode&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02121" /><CodeLine lineNumber="2121"><span class="doxyHighlight">                    COMPUTE&#95;PGM&#95;RSRC1&#95;GFX6&#95;GFX11&#95;ENABLE&#95;IEEE&#95;MODE);</span></CodeLine>
<Link id="l02122" /><CodeLine lineNumber="2122"></CodeLine>
<Link id="l02123" /><CodeLine lineNumber="2123"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;BULKY);</span></CodeLine>
<Link id="l02124" /><CodeLine lineNumber="2124"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;CDBG&#95;USER);</span></CodeLine>
<Link id="l02125" /><CodeLine lineNumber="2125"></CodeLine>
<Link id="l02126" /><CodeLine lineNumber="2126"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>())</span></CodeLine>
<Link id="l02127" /><CodeLine lineNumber="2127"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;fp16&#95;overflow&quot;</span><span class="doxyHighlight">, COMPUTE&#95;PGM&#95;RSRC1&#95;GFX9&#95;PLUS&#95;FP16&#95;OVFL);</span></CodeLine>
<Link id="l02128" /><CodeLine lineNumber="2128"></CodeLine>
<Link id="l02129" /><CodeLine lineNumber="2129"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#a40c6ec88b07c8f5dcfecacabe3007ecf">isGFX9Plus</a>())</span></CodeLine>
<Link id="l02130" /><CodeLine lineNumber="2130"><span class="doxyHighlight">    <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;GFX6&#95;GFX8&#95;RESERVED0,</span></CodeLine>
<Link id="l02131" /><CodeLine lineNumber="2131"><span class="doxyHighlight">                                 </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC1&quot;</span><span class="doxyHighlight">, </span><span class="doxyHighlightStringLiteral">&quot;must be zero pre-gfx9&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02132" /><CodeLine lineNumber="2132"></CodeLine>
<Link id="l02133" /><CodeLine lineNumber="2133"><span class="doxyHighlight">  <a href="#a00cbaf3dc4f08d1784589594dfe6149d">CHECK&#95;RESERVED&#95;BITS&#95;DESC</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;RESERVED1, </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC1&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02134" /><CodeLine lineNumber="2134"></CodeLine>
<Link id="l02135" /><CodeLine lineNumber="2135"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>())</span></CodeLine>
<Link id="l02136" /><CodeLine lineNumber="2136"><span class="doxyHighlight">    <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC1&#95;GFX6&#95;GFX9&#95;RESERVED2,</span></CodeLine>
<Link id="l02137" /><CodeLine lineNumber="2137"><span class="doxyHighlight">                                 </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC1&quot;</span><span class="doxyHighlight">, </span><span class="doxyHighlightStringLiteral">&quot;must be zero pre-gfx10&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02138" /><CodeLine lineNumber="2138"></CodeLine>
<Link id="l02139" /><CodeLine lineNumber="2139"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) &#123;</span></CodeLine>
<Link id="l02140" /><CodeLine lineNumber="2140"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;workgroup&#95;processor&#95;mode&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02141" /><CodeLine lineNumber="2141"><span class="doxyHighlight">                    COMPUTE&#95;PGM&#95;RSRC1&#95;GFX10&#95;PLUS&#95;WGP&#95;MODE);</span></CodeLine>
<Link id="l02142" /><CodeLine lineNumber="2142"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;memory&#95;ordered&quot;</span><span class="doxyHighlight">, COMPUTE&#95;PGM&#95;RSRC1&#95;GFX10&#95;PLUS&#95;MEM&#95;ORDERED);</span></CodeLine>
<Link id="l02143" /><CodeLine lineNumber="2143"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;forward&#95;progress&quot;</span><span class="doxyHighlight">, COMPUTE&#95;PGM&#95;RSRC1&#95;GFX10&#95;PLUS&#95;FWD&#95;PROGRESS);</span></CodeLine>
<Link id="l02144" /><CodeLine lineNumber="2144"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02145" /><CodeLine lineNumber="2145"></CodeLine>
<Link id="l02146" /><CodeLine lineNumber="2146"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>())</span></CodeLine>
<Link id="l02147" /><CodeLine lineNumber="2147"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;round&#95;robin&#95;scheduling&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02148" /><CodeLine lineNumber="2148"><span class="doxyHighlight">                    COMPUTE&#95;PGM&#95;RSRC1&#95;GFX12&#95;PLUS&#95;ENABLE&#95;WG&#95;RR&#95;EN);</span></CodeLine>
<Link id="l02149" /><CodeLine lineNumber="2149"></CodeLine>
<Link id="l02150" /><CodeLine lineNumber="2150"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02151" /><CodeLine lineNumber="2151"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02152" /><CodeLine lineNumber="2152"></CodeLine>
<Link id="l02153" /><CodeLine lineNumber="2153"><span class="doxyHighlightComment">// NOLINTNEXTLINE(readability-identifier-naming)</span></CodeLine>
<Link id="l02154" /><CodeLine lineNumber="2154" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a341ce9a65b287f8033788c0bb12d8fa3"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a341ce9a65b287f8033788c0bb12d8fa3">AMDGPUDisassembler::decodeCOMPUTE&#95;PGM&#95;RSRC2</a>(</span></CodeLine>
<Link id="l02155" /><CodeLine lineNumber="2155"><span class="doxyHighlight">    uint32&#95;t FourByteBuffer, <a href="/docs/api/classes/llvm/raw-string-ostream">raw&#95;string&#95;ostream</a> &amp;KdStream)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l02156" /><CodeLine lineNumber="2156"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdhsa">amdhsa</a>;</span></CodeLine>
<Link id="l02157" /><CodeLine lineNumber="2157"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> Indent = </span><span class="doxyHighlightStringLiteral">&quot;\\t&quot;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02158" /><CodeLine lineNumber="2158"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</span></CodeLine>
<Link id="l02159" /><CodeLine lineNumber="2159"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;enable&#95;private&#95;segment&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02160" /><CodeLine lineNumber="2160"><span class="doxyHighlight">                    COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;PRIVATE&#95;SEGMENT);</span></CodeLine>
<Link id="l02161" /><CodeLine lineNumber="2161"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">else</span></CodeLine>
<Link id="l02162" /><CodeLine lineNumber="2162"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;system&#95;sgpr&#95;private&#95;segment&#95;wavefront&#95;offset&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02163" /><CodeLine lineNumber="2163"><span class="doxyHighlight">                    COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;PRIVATE&#95;SEGMENT);</span></CodeLine>
<Link id="l02164" /><CodeLine lineNumber="2164"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;system&#95;sgpr&#95;workgroup&#95;id&#95;x&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02165" /><CodeLine lineNumber="2165"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;SGPR&#95;WORKGROUP&#95;ID&#95;X);</span></CodeLine>
<Link id="l02166" /><CodeLine lineNumber="2166"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;system&#95;sgpr&#95;workgroup&#95;id&#95;y&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02167" /><CodeLine lineNumber="2167"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;SGPR&#95;WORKGROUP&#95;ID&#95;Y);</span></CodeLine>
<Link id="l02168" /><CodeLine lineNumber="2168"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;system&#95;sgpr&#95;workgroup&#95;id&#95;z&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02169" /><CodeLine lineNumber="2169"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;SGPR&#95;WORKGROUP&#95;ID&#95;Z);</span></CodeLine>
<Link id="l02170" /><CodeLine lineNumber="2170"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;system&#95;sgpr&#95;workgroup&#95;info&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02171" /><CodeLine lineNumber="2171"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;SGPR&#95;WORKGROUP&#95;INFO);</span></CodeLine>
<Link id="l02172" /><CodeLine lineNumber="2172"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;system&#95;vgpr&#95;workitem&#95;id&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02173" /><CodeLine lineNumber="2173"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;VGPR&#95;WORKITEM&#95;ID);</span></CodeLine>
<Link id="l02174" /><CodeLine lineNumber="2174"></CodeLine>
<Link id="l02175" /><CodeLine lineNumber="2175"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;ADDRESS&#95;WATCH);</span></CodeLine>
<Link id="l02176" /><CodeLine lineNumber="2176"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;MEMORY);</span></CodeLine>
<Link id="l02177" /><CodeLine lineNumber="2177"><span class="doxyHighlight">  <a href="#aa33da5c37d93576ec4aacb9ce7672368">CHECK&#95;RESERVED&#95;BITS</a>(COMPUTE&#95;PGM&#95;RSRC2&#95;GRANULATED&#95;LDS&#95;SIZE);</span></CodeLine>
<Link id="l02178" /><CodeLine lineNumber="2178"></CodeLine>
<Link id="l02179" /><CodeLine lineNumber="2179"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span></CodeLine>
<Link id="l02180" /><CodeLine lineNumber="2180"><span class="doxyHighlight">      </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;fp&#95;ieee&#95;invalid&#95;op&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02181" /><CodeLine lineNumber="2181"><span class="doxyHighlight">      COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;IEEE&#95;754&#95;FP&#95;INVALID&#95;OPERATION);</span></CodeLine>
<Link id="l02182" /><CodeLine lineNumber="2182"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;fp&#95;denorm&#95;src&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02183" /><CodeLine lineNumber="2183"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;FP&#95;DENORMAL&#95;SOURCE);</span></CodeLine>
<Link id="l02184" /><CodeLine lineNumber="2184"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span></CodeLine>
<Link id="l02185" /><CodeLine lineNumber="2185"><span class="doxyHighlight">      </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;fp&#95;ieee&#95;div&#95;zero&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02186" /><CodeLine lineNumber="2186"><span class="doxyHighlight">      COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;IEEE&#95;754&#95;FP&#95;DIVISION&#95;BY&#95;ZERO);</span></CodeLine>
<Link id="l02187" /><CodeLine lineNumber="2187"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;fp&#95;ieee&#95;overflow&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02188" /><CodeLine lineNumber="2188"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;IEEE&#95;754&#95;FP&#95;OVERFLOW);</span></CodeLine>
<Link id="l02189" /><CodeLine lineNumber="2189"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;fp&#95;ieee&#95;underflow&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02190" /><CodeLine lineNumber="2190"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;IEEE&#95;754&#95;FP&#95;UNDERFLOW);</span></CodeLine>
<Link id="l02191" /><CodeLine lineNumber="2191"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;fp&#95;ieee&#95;inexact&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02192" /><CodeLine lineNumber="2192"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;IEEE&#95;754&#95;FP&#95;INEXACT);</span></CodeLine>
<Link id="l02193" /><CodeLine lineNumber="2193"><span class="doxyHighlight">  <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;exception&#95;int&#95;div&#95;zero&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02194" /><CodeLine lineNumber="2194"><span class="doxyHighlight">                  COMPUTE&#95;PGM&#95;RSRC2&#95;ENABLE&#95;EXCEPTION&#95;INT&#95;DIVIDE&#95;BY&#95;ZERO);</span></CodeLine>
<Link id="l02195" /><CodeLine lineNumber="2195"></CodeLine>
<Link id="l02196" /><CodeLine lineNumber="2196"><span class="doxyHighlight">  <a href="#a00cbaf3dc4f08d1784589594dfe6149d">CHECK&#95;RESERVED&#95;BITS&#95;DESC</a>(COMPUTE&#95;PGM&#95;RSRC2&#95;RESERVED0, </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC2&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02197" /><CodeLine lineNumber="2197"></CodeLine>
<Link id="l02198" /><CodeLine lineNumber="2198"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02199" /><CodeLine lineNumber="2199"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02200" /><CodeLine lineNumber="2200"></CodeLine>
<Link id="l02201" /><CodeLine lineNumber="2201"><span class="doxyHighlightComment">// NOLINTNEXTLINE(readability-identifier-naming)</span></CodeLine>
<Link id="l02202" /><CodeLine lineNumber="2202" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a7de6bde5116ff125fb02491b47586333"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7de6bde5116ff125fb02491b47586333">AMDGPUDisassembler::decodeCOMPUTE&#95;PGM&#95;RSRC3</a>(</span></CodeLine>
<Link id="l02203" /><CodeLine lineNumber="2203"><span class="doxyHighlight">    uint32&#95;t FourByteBuffer, <a href="/docs/api/classes/llvm/raw-string-ostream">raw&#95;string&#95;ostream</a> &amp;KdStream)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l02204" /><CodeLine lineNumber="2204"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdhsa">amdhsa</a>;</span></CodeLine>
<Link id="l02205" /><CodeLine lineNumber="2205"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> Indent = </span><span class="doxyHighlightStringLiteral">&quot;\\t&quot;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02206" /><CodeLine lineNumber="2206"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#ae2163e267c5265155b8e5ac1f9306fdc">isGFX90A</a>()) &#123;</span></CodeLine>
<Link id="l02207" /><CodeLine lineNumber="2207"><span class="doxyHighlight">    KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;accum&#95;offset &quot;</span></CodeLine>
<Link id="l02208" /><CodeLine lineNumber="2208"><span class="doxyHighlight">             &lt;&lt; (<a href="#adbe651d6dbda0f8eacf67b705a8d3b13">GET&#95;FIELD</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX90A&#95;ACCUM&#95;OFFSET) + 1) &#42; 4</span></CodeLine>
<Link id="l02209" /><CodeLine lineNumber="2209"><span class="doxyHighlight">             &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02210" /><CodeLine lineNumber="2210"></CodeLine>
<Link id="l02211" /><CodeLine lineNumber="2211"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;tg&#95;split&quot;</span><span class="doxyHighlight">, COMPUTE&#95;PGM&#95;RSRC3&#95;GFX90A&#95;TG&#95;SPLIT);</span></CodeLine>
<Link id="l02212" /><CodeLine lineNumber="2212"></CodeLine>
<Link id="l02213" /><CodeLine lineNumber="2213"><span class="doxyHighlight">    <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX90A&#95;RESERVED0,</span></CodeLine>
<Link id="l02214" /><CodeLine lineNumber="2214"><span class="doxyHighlight">                                 </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">, </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx90a&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02215" /><CodeLine lineNumber="2215"><span class="doxyHighlight">    <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX90A&#95;RESERVED1,</span></CodeLine>
<Link id="l02216" /><CodeLine lineNumber="2216"><span class="doxyHighlight">                                 </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">, </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx90a&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02217" /><CodeLine lineNumber="2217"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) &#123;</span></CodeLine>
<Link id="l02218" /><CodeLine lineNumber="2218"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Bits &#91;0-3&#93;.</span></CodeLine>
<Link id="l02219" /><CodeLine lineNumber="2219"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>()) &#123;</span></CodeLine>
<Link id="l02220" /><CodeLine lineNumber="2220"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!EnableWavefrontSize32 || !&#42;EnableWavefrontSize32) &#123;</span></CodeLine>
<Link id="l02221" /><CodeLine lineNumber="2221"><span class="doxyHighlight">        <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;shared&#95;vgpr&#95;count&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02222" /><CodeLine lineNumber="2222"><span class="doxyHighlight">                        COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;GFX11&#95;SHARED&#95;VGPR&#95;COUNT);</span></CodeLine>
<Link id="l02223" /><CodeLine lineNumber="2223"><span class="doxyHighlight">      &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02224" /><CodeLine lineNumber="2224"><span class="doxyHighlight">        <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span></CodeLine>
<Link id="l02225" /><CodeLine lineNumber="2225"><span class="doxyHighlight">            </span><span class="doxyHighlightStringLiteral">&quot;SHARED&#95;VGPR&#95;COUNT&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02226" /><CodeLine lineNumber="2226"><span class="doxyHighlight">            COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;GFX11&#95;SHARED&#95;VGPR&#95;COUNT);</span></CodeLine>
<Link id="l02227" /><CodeLine lineNumber="2227"><span class="doxyHighlight">      &#125;</span></CodeLine>
<Link id="l02228" /><CodeLine lineNumber="2228"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02229" /><CodeLine lineNumber="2229"><span class="doxyHighlight">      <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX12&#95;PLUS&#95;RESERVED0,</span></CodeLine>
<Link id="l02230" /><CodeLine lineNumber="2230"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02231" /><CodeLine lineNumber="2231"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx12+&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02232" /><CodeLine lineNumber="2232"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02233" /><CodeLine lineNumber="2233"></CodeLine>
<Link id="l02234" /><CodeLine lineNumber="2234"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Bits &#91;4-11&#93;.</span></CodeLine>
<Link id="l02235" /><CodeLine lineNumber="2235"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a347423b9fcc60e76ff31a10a90bd5840">isGFX11</a>()) &#123;</span></CodeLine>
<Link id="l02236" /><CodeLine lineNumber="2236"><span class="doxyHighlight">      <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span><span class="doxyHighlightStringLiteral">&quot;INST&#95;PREF&#95;SIZE&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02237" /><CodeLine lineNumber="2237"><span class="doxyHighlight">                                     COMPUTE&#95;PGM&#95;RSRC3&#95;GFX11&#95;INST&#95;PREF&#95;SIZE);</span></CodeLine>
<Link id="l02238" /><CodeLine lineNumber="2238"><span class="doxyHighlight">      <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span><span class="doxyHighlightStringLiteral">&quot;TRAP&#95;ON&#95;START&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02239" /><CodeLine lineNumber="2239"><span class="doxyHighlight">                                     COMPUTE&#95;PGM&#95;RSRC3&#95;GFX11&#95;TRAP&#95;ON&#95;START);</span></CodeLine>
<Link id="l02240" /><CodeLine lineNumber="2240"><span class="doxyHighlight">      <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span><span class="doxyHighlightStringLiteral">&quot;TRAP&#95;ON&#95;END&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02241" /><CodeLine lineNumber="2241"><span class="doxyHighlight">                                     COMPUTE&#95;PGM&#95;RSRC3&#95;GFX11&#95;TRAP&#95;ON&#95;END);</span></CodeLine>
<Link id="l02242" /><CodeLine lineNumber="2242"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>()) &#123;</span></CodeLine>
<Link id="l02243" /><CodeLine lineNumber="2243"><span class="doxyHighlight">      <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span></CodeLine>
<Link id="l02244" /><CodeLine lineNumber="2244"><span class="doxyHighlight">          </span><span class="doxyHighlightStringLiteral">&quot;INST&#95;PREF&#95;SIZE&quot;</span><span class="doxyHighlight">, COMPUTE&#95;PGM&#95;RSRC3&#95;GFX12&#95;PLUS&#95;INST&#95;PREF&#95;SIZE);</span></CodeLine>
<Link id="l02245" /><CodeLine lineNumber="2245"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02246" /><CodeLine lineNumber="2246"><span class="doxyHighlight">      <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;RESERVED1,</span></CodeLine>
<Link id="l02247" /><CodeLine lineNumber="2247"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02248" /><CodeLine lineNumber="2248"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx10&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02249" /><CodeLine lineNumber="2249"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02250" /><CodeLine lineNumber="2250"></CodeLine>
<Link id="l02251" /><CodeLine lineNumber="2251"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Bits &#91;12&#93;.</span></CodeLine>
<Link id="l02252" /><CodeLine lineNumber="2252"><span class="doxyHighlight">    <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;PLUS&#95;RESERVED2,</span></CodeLine>
<Link id="l02253" /><CodeLine lineNumber="2253"><span class="doxyHighlight">                                 </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">, </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx10+&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02254" /><CodeLine lineNumber="2254"></CodeLine>
<Link id="l02255" /><CodeLine lineNumber="2255"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Bits &#91;13&#93;.</span></CodeLine>
<Link id="l02256" /><CodeLine lineNumber="2256"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#aa2a606a1a89df2407a17f844127bca7e">isGFX12Plus</a>()) &#123;</span></CodeLine>
<Link id="l02257" /><CodeLine lineNumber="2257"><span class="doxyHighlight">      <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span><span class="doxyHighlightStringLiteral">&quot;GLG&#95;EN&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02258" /><CodeLine lineNumber="2258"><span class="doxyHighlight">                                     COMPUTE&#95;PGM&#95;RSRC3&#95;GFX12&#95;PLUS&#95;GLG&#95;EN);</span></CodeLine>
<Link id="l02259" /><CodeLine lineNumber="2259"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02260" /><CodeLine lineNumber="2260"><span class="doxyHighlight">      <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;GFX11&#95;RESERVED3,</span></CodeLine>
<Link id="l02261" /><CodeLine lineNumber="2261"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02262" /><CodeLine lineNumber="2262"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx10 or gfx11&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02263" /><CodeLine lineNumber="2263"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02264" /><CodeLine lineNumber="2264"></CodeLine>
<Link id="l02265" /><CodeLine lineNumber="2265"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Bits &#91;14-30&#93;.</span></CodeLine>
<Link id="l02266" /><CodeLine lineNumber="2266"><span class="doxyHighlight">    <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;PLUS&#95;RESERVED4,</span></CodeLine>
<Link id="l02267" /><CodeLine lineNumber="2267"><span class="doxyHighlight">                                 </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">, </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx10+&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02268" /><CodeLine lineNumber="2268"></CodeLine>
<Link id="l02269" /><CodeLine lineNumber="2269"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Bits &#91;31&#93;.</span></CodeLine>
<Link id="l02270" /><CodeLine lineNumber="2270"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#af5cd2cf12e0610bc99b7c894f677b2f8">isGFX11Plus</a>()) &#123;</span></CodeLine>
<Link id="l02271" /><CodeLine lineNumber="2271"><span class="doxyHighlight">      <a href="#a44e38092dcf380740d2ead9690ae9bfc">PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</a>(</span><span class="doxyHighlightStringLiteral">&quot;IMAGE&#95;OP&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02272" /><CodeLine lineNumber="2272"><span class="doxyHighlight">                                     COMPUTE&#95;PGM&#95;RSRC3&#95;GFX11&#95;PLUS&#95;IMAGE&#95;OP);</span></CodeLine>
<Link id="l02273" /><CodeLine lineNumber="2273"><span class="doxyHighlight">    &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02274" /><CodeLine lineNumber="2274"><span class="doxyHighlight">      <a href="#afa52988bf1e093da5f3499a666cf0a63">CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</a>(COMPUTE&#95;PGM&#95;RSRC3&#95;GFX10&#95;RESERVED5,</span></CodeLine>
<Link id="l02275" /><CodeLine lineNumber="2275"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;COMPUTE&#95;PGM&#95;RSRC3&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02276" /><CodeLine lineNumber="2276"><span class="doxyHighlight">                                   </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx10&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02277" /><CodeLine lineNumber="2277"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02278" /><CodeLine lineNumber="2278"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (FourByteBuffer) &#123;</span></CodeLine>
<Link id="l02279" /><CodeLine lineNumber="2279"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a4d2fd926089a58d482fb67a362e11bad">createStringError</a>(</span></CodeLine>
<Link id="l02280" /><CodeLine lineNumber="2280"><span class="doxyHighlight">        std::errc::invalid&#95;argument,</span></CodeLine>
<Link id="l02281" /><CodeLine lineNumber="2281"><span class="doxyHighlight">        </span><span class="doxyHighlightStringLiteral">&quot;kernel descriptor COMPUTE&#95;PGM&#95;RSRC3 must be all zero before gfx9&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02282" /><CodeLine lineNumber="2282"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02283" /><CodeLine lineNumber="2283"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02284" /><CodeLine lineNumber="2284"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02285" /><CodeLine lineNumber="2285"><span class="doxyHighlightPreprocessor">#undef PRINT&#95;PSEUDO&#95;DIRECTIVE&#95;COMMENT</span></CodeLine>
<Link id="l02286" /><CodeLine lineNumber="2286"><span class="doxyHighlightPreprocessor">#undef PRINT&#95;DIRECTIVE</span></CodeLine>
<Link id="l02287" /><CodeLine lineNumber="2287"><span class="doxyHighlightPreprocessor">#undef GET&#95;FIELD</span></CodeLine>
<Link id="l02288" /><CodeLine lineNumber="2288"><span class="doxyHighlightPreprocessor">#undef CHECK&#95;RESERVED&#95;BITS&#95;IMPL</span></CodeLine>
<Link id="l02289" /><CodeLine lineNumber="2289"><span class="doxyHighlightPreprocessor">#undef CHECK&#95;RESERVED&#95;BITS</span></CodeLine>
<Link id="l02290" /><CodeLine lineNumber="2290"><span class="doxyHighlightPreprocessor">#undef CHECK&#95;RESERVED&#95;BITS&#95;MSG</span></CodeLine>
<Link id="l02291" /><CodeLine lineNumber="2291"><span class="doxyHighlightPreprocessor">#undef CHECK&#95;RESERVED&#95;BITS&#95;DESC</span></CodeLine>
<Link id="l02292" /><CodeLine lineNumber="2292"><span class="doxyHighlightPreprocessor">#undef CHECK&#95;RESERVED&#95;BITS&#95;DESC&#95;MSG</span></CodeLine>
<Link id="l02293" /><CodeLine lineNumber="2293"></CodeLine>
<Link id="l02294" /><CodeLine lineNumber="2294"><span class="doxyHighlightComment">/// Create an error object to return from onSymbolStart for reserved kernel</span></CodeLine>
<Link id="l02295" /><CodeLine lineNumber="2295"><span class="doxyHighlightComment">/// descriptor bits being set.</span></CodeLine>
<Link id="l02296" /><CodeLine lineNumber="2296" lineLink="#aff86ab78c9551cfaa6fd58da22f49dc5"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/error">Error</a> <a href="#aff86ab78c9551cfaa6fd58da22f49dc5">createReservedKDBitsError</a>(uint32&#95;t Mask, </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> BaseBytes,</span></CodeLine>
<Link id="l02297" /><CodeLine lineNumber="2297"><span class="doxyHighlight">                                       </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeywordType">char</span><span class="doxyHighlight"> &#42;Msg = </span><span class="doxyHighlightStringLiteral">&quot;&quot;</span><span class="doxyHighlight">) &#123;</span></CodeLine>
<Link id="l02298" /><CodeLine lineNumber="2298"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a4d2fd926089a58d482fb67a362e11bad">createStringError</a>(</span></CodeLine>
<Link id="l02299" /><CodeLine lineNumber="2299"><span class="doxyHighlight">      std::errc::invalid&#95;argument, </span><span class="doxyHighlightStringLiteral">&quot;kernel descriptor reserved %s set%s%s&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02300" /><CodeLine lineNumber="2300"><span class="doxyHighlight">      <a href="#a198680a0e69a43b37693d17862fffe63">getBitRangeFromMask</a>(Mask, BaseBytes).<a href="/docs/api/namespaces/llvm/#a2e3d3da964f7eb14ef2eabf0c4a08ba5">c&#95;str</a>(), &#42;Msg ? </span><span class="doxyHighlightStringLiteral">&quot;, &quot;</span><span class="doxyHighlight"> : </span><span class="doxyHighlightStringLiteral">&quot;&quot;</span><span class="doxyHighlight">, Msg);</span></CodeLine>
<Link id="l02301" /><CodeLine lineNumber="2301"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02302" /><CodeLine lineNumber="2302"></CodeLine>
<Link id="l02303" /><CodeLine lineNumber="2303"><span class="doxyHighlightComment">/// Create an error object to return from onSymbolStart for reserved kernel</span></CodeLine>
<Link id="l02304" /><CodeLine lineNumber="2304"><span class="doxyHighlightComment">/// descriptor bytes being set.</span></CodeLine>
<Link id="l02305" /><CodeLine lineNumber="2305" lineLink="#aef7ddc0af2349fa45789289f716de36a"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/error">Error</a> <a href="#aef7ddc0af2349fa45789289f716de36a">createReservedKDBytesError</a>(</span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> BaseInBytes,</span></CodeLine>
<Link id="l02306" /><CodeLine lineNumber="2306"><span class="doxyHighlight">                                        </span><span class="doxyHighlightKeywordType">unsigned</span><span class="doxyHighlight"> WidthInBytes) &#123;</span></CodeLine>
<Link id="l02307" /><CodeLine lineNumber="2307"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Create an error comment in the same format as the &quot;Kernel Descriptor&quot;</span></CodeLine>
<Link id="l02308" /><CodeLine lineNumber="2308"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// table here: https://llvm.org/docs/AMDGPUUsage.html#kernel-descriptor .</span></CodeLine>
<Link id="l02309" /><CodeLine lineNumber="2309"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a4d2fd926089a58d482fb67a362e11bad">createStringError</a>(</span></CodeLine>
<Link id="l02310" /><CodeLine lineNumber="2310"><span class="doxyHighlight">      std::errc::invalid&#95;argument,</span></CodeLine>
<Link id="l02311" /><CodeLine lineNumber="2311"><span class="doxyHighlight">      </span><span class="doxyHighlightStringLiteral">&quot;kernel descriptor reserved bits in range (%u:%u) set&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02312" /><CodeLine lineNumber="2312"><span class="doxyHighlight">      (BaseInBytes + WidthInBytes) &#42; CHAR&#95;BIT - 1, BaseInBytes &#42; CHAR&#95;BIT);</span></CodeLine>
<Link id="l02313" /><CodeLine lineNumber="2313"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02314" /><CodeLine lineNumber="2314"></CodeLine>
<Link id="l02315" /><CodeLine lineNumber="2315" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a1ec298d8a742a9519e6dc0903f822f2b"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a1ec298d8a742a9519e6dc0903f822f2b">AMDGPUDisassembler::decodeKernelDescriptorDirective</a>(</span></CodeLine>
<Link id="l02316" /><CodeLine lineNumber="2316"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/dataextractor/cursor">DataExtractor::Cursor</a> &amp;Cursor, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</span></CodeLine>
<Link id="l02317" /><CodeLine lineNumber="2317"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/raw-string-ostream">raw&#95;string&#95;ostream</a> &amp;KdStream)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l02318" /><CodeLine lineNumber="2318"><span class="doxyHighlightPreprocessor">#define PRINT&#95;DIRECTIVE(DIRECTIVE, MASK)                                       \\</span></CodeLine>
<Link id="l02319" /><CodeLine lineNumber="2319"><span class="doxyHighlightPreprocessor">  do &#123;                                                                         \\</span></CodeLine>
<Link id="l02320" /><CodeLine lineNumber="2320"><span class="doxyHighlightPreprocessor">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE &quot; &quot;                                        \\</span></CodeLine>
<Link id="l02321" /><CodeLine lineNumber="2321"><span class="doxyHighlightPreprocessor">             &lt;&lt; ((TwoByteBuffer &amp; MASK) &gt;&gt; (MASK##&#95;SHIFT)) &lt;&lt; &#39;\\n&#39;;            \\</span></CodeLine>
<Link id="l02322" /><CodeLine lineNumber="2322"><span class="doxyHighlightPreprocessor">  &#125; while (0)</span></CodeLine>
<Link id="l02323" /><CodeLine lineNumber="2323"></CodeLine>
<Link id="l02324" /><CodeLine lineNumber="2324"><span class="doxyHighlight">  uint16&#95;t TwoByteBuffer = 0;</span></CodeLine>
<Link id="l02325" /><CodeLine lineNumber="2325"><span class="doxyHighlight">  uint32&#95;t FourByteBuffer = 0;</span></CodeLine>
<Link id="l02326" /><CodeLine lineNumber="2326"></CodeLine>
<Link id="l02327" /><CodeLine lineNumber="2327"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> ReservedBytes;</span></CodeLine>
<Link id="l02328" /><CodeLine lineNumber="2328"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> Indent = </span><span class="doxyHighlightStringLiteral">&quot;\\t&quot;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02329" /><CodeLine lineNumber="2329"></CodeLine>
<Link id="l02330" /><CodeLine lineNumber="2330"><span class="doxyHighlight">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.size() == 64);</span></CodeLine>
<Link id="l02331" /><CodeLine lineNumber="2331"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/dataextractor">DataExtractor</a> DE(Bytes, </span><span class="doxyHighlightComment">/&#42;IsLittleEndian=&#42;/</span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">, </span><span class="doxyHighlightComment">/&#42;AddressSize=&#42;/</span><span class="doxyHighlight">8);</span></CodeLine>
<Link id="l02332" /><CodeLine lineNumber="2332"></CodeLine>
<Link id="l02333" /><CodeLine lineNumber="2333"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">switch</span><span class="doxyHighlight"> (Cursor.<a href="/docs/api/classes/llvm/dataextractor/cursor/#a22c134bb6de5493faf9c7076ef4dfcac">tell</a>()) &#123;</span></CodeLine>
<Link id="l02334" /><CodeLine lineNumber="2334"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea2e074167b1983e588a8c0ba5325bfa97">amdhsa::GROUP&#95;SEGMENT&#95;FIXED&#95;SIZE&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02335" /><CodeLine lineNumber="2335"><span class="doxyHighlight">    FourByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</span></CodeLine>
<Link id="l02336" /><CodeLine lineNumber="2336"><span class="doxyHighlight">    KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;group&#95;segment&#95;fixed&#95;size &quot;</span><span class="doxyHighlight"> &lt;&lt; FourByteBuffer</span></CodeLine>
<Link id="l02337" /><CodeLine lineNumber="2337"><span class="doxyHighlight">             &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02338" /><CodeLine lineNumber="2338"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02339" /><CodeLine lineNumber="2339"></CodeLine>
<Link id="l02340" /><CodeLine lineNumber="2340"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044eac9f74838f2b410f00aafce9e75bdd8c1">amdhsa::PRIVATE&#95;SEGMENT&#95;FIXED&#95;SIZE&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02341" /><CodeLine lineNumber="2341"><span class="doxyHighlight">    FourByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</span></CodeLine>
<Link id="l02342" /><CodeLine lineNumber="2342"><span class="doxyHighlight">    KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;private&#95;segment&#95;fixed&#95;size &quot;</span></CodeLine>
<Link id="l02343" /><CodeLine lineNumber="2343"><span class="doxyHighlight">             &lt;&lt; FourByteBuffer &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02344" /><CodeLine lineNumber="2344"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02345" /><CodeLine lineNumber="2345"></CodeLine>
<Link id="l02346" /><CodeLine lineNumber="2346"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044eaf308f21ac7a45fcb649c83753e8255e9">amdhsa::KERNARG&#95;SIZE&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02347" /><CodeLine lineNumber="2347"><span class="doxyHighlight">    FourByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</span></CodeLine>
<Link id="l02348" /><CodeLine lineNumber="2348"><span class="doxyHighlight">    KdStream &lt;&lt; Indent &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;kernarg&#95;size &quot;</span></CodeLine>
<Link id="l02349" /><CodeLine lineNumber="2349"><span class="doxyHighlight">             &lt;&lt; FourByteBuffer &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02350" /><CodeLine lineNumber="2350"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02351" /><CodeLine lineNumber="2351"></CodeLine>
<Link id="l02352" /><CodeLine lineNumber="2352"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044eab15959445e2b2b3ad662f5617bb8dd20">amdhsa::RESERVED0&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02353" /><CodeLine lineNumber="2353"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 4 reserved bytes, must be 0</span></CodeLine>
<Link id="l02354" /><CodeLine lineNumber="2354"><span class="doxyHighlight">    ReservedBytes = DE.<a href="/docs/api/classes/llvm/dataextractor/#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 4);</span></CodeLine>
<Link id="l02355" /><CodeLine lineNumber="2355"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 4; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</span></CodeLine>
<Link id="l02356" /><CodeLine lineNumber="2356"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ReservedBytes&#91;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#93; != 0)</span></CodeLine>
<Link id="l02357" /><CodeLine lineNumber="2357"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#aef7ddc0af2349fa45789289f716de36a">createReservedKDBytesError</a>(<a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044eab15959445e2b2b3ad662f5617bb8dd20">amdhsa::RESERVED0&#95;OFFSET</a>, 4);</span></CodeLine>
<Link id="l02358" /><CodeLine lineNumber="2358"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02359" /><CodeLine lineNumber="2359"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02360" /><CodeLine lineNumber="2360"></CodeLine>
<Link id="l02361" /><CodeLine lineNumber="2361"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea5c9a71aaaf3601b70f680fc756c4cc0f">amdhsa::KERNEL&#95;CODE&#95;ENTRY&#95;BYTE&#95;OFFSET&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02362" /><CodeLine lineNumber="2362"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// KERNEL&#95;CODE&#95;ENTRY&#95;BYTE&#95;OFFSET</span></CodeLine>
<Link id="l02363" /><CodeLine lineNumber="2363"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// So far no directive controls this for Code Object V3, so simply skip for</span></CodeLine>
<Link id="l02364" /><CodeLine lineNumber="2364"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// disassembly.</span></CodeLine>
<Link id="l02365" /><CodeLine lineNumber="2365"><span class="doxyHighlight">    DE.<a href="/docs/api/classes/llvm/dataextractor/#aa4c4043f99a1a5b283741ef4c7cf2464">skip</a>(Cursor, 8);</span></CodeLine>
<Link id="l02366" /><CodeLine lineNumber="2366"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02367" /><CodeLine lineNumber="2367"></CodeLine>
<Link id="l02368" /><CodeLine lineNumber="2368"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea30240d80e085b09ee5946f541c54765e">amdhsa::RESERVED1&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02369" /><CodeLine lineNumber="2369"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 20 reserved bytes, must be 0</span></CodeLine>
<Link id="l02370" /><CodeLine lineNumber="2370"><span class="doxyHighlight">    ReservedBytes = DE.<a href="/docs/api/classes/llvm/dataextractor/#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 20);</span></CodeLine>
<Link id="l02371" /><CodeLine lineNumber="2371"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 20; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</span></CodeLine>
<Link id="l02372" /><CodeLine lineNumber="2372"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ReservedBytes&#91;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#93; != 0)</span></CodeLine>
<Link id="l02373" /><CodeLine lineNumber="2373"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#aef7ddc0af2349fa45789289f716de36a">createReservedKDBytesError</a>(<a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea30240d80e085b09ee5946f541c54765e">amdhsa::RESERVED1&#95;OFFSET</a>, 20);</span></CodeLine>
<Link id="l02374" /><CodeLine lineNumber="2374"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02375" /><CodeLine lineNumber="2375"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02376" /><CodeLine lineNumber="2376"></CodeLine>
<Link id="l02377" /><CodeLine lineNumber="2377"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea3c5076dfb4b5c82782e6fd3f6a593ef2">amdhsa::COMPUTE&#95;PGM&#95;RSRC3&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02378" /><CodeLine lineNumber="2378"><span class="doxyHighlight">    FourByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</span></CodeLine>
<Link id="l02379" /><CodeLine lineNumber="2379"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a7de6bde5116ff125fb02491b47586333">decodeCOMPUTE&#95;PGM&#95;RSRC3</a>(FourByteBuffer, KdStream);</span></CodeLine>
<Link id="l02380" /><CodeLine lineNumber="2380"></CodeLine>
<Link id="l02381" /><CodeLine lineNumber="2381"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea8e1b04b78a7883b48863d2efe00d0ef1">amdhsa::COMPUTE&#95;PGM&#95;RSRC1&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02382" /><CodeLine lineNumber="2382"><span class="doxyHighlight">    FourByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</span></CodeLine>
<Link id="l02383" /><CodeLine lineNumber="2383"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a1a717ebce0af699c0b264313d0cb21e2">decodeCOMPUTE&#95;PGM&#95;RSRC1</a>(FourByteBuffer, KdStream);</span></CodeLine>
<Link id="l02384" /><CodeLine lineNumber="2384"></CodeLine>
<Link id="l02385" /><CodeLine lineNumber="2385"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea9836d1311b13f6354879bb75a4b4ad79">amdhsa::COMPUTE&#95;PGM&#95;RSRC2&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02386" /><CodeLine lineNumber="2386"><span class="doxyHighlight">    FourByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a0eb55ea3f585f9c8a2619fe7250e56f4">getU32</a>(Cursor);</span></CodeLine>
<Link id="l02387" /><CodeLine lineNumber="2387"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a341ce9a65b287f8033788c0bb12d8fa3">decodeCOMPUTE&#95;PGM&#95;RSRC2</a>(FourByteBuffer, KdStream);</span></CodeLine>
<Link id="l02388" /><CodeLine lineNumber="2388"></CodeLine>
<Link id="l02389" /><CodeLine lineNumber="2389"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL&#95;CODE&#95;PROPERTIES&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02390" /><CodeLine lineNumber="2390"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdhsa">amdhsa</a>;</span></CodeLine>
<Link id="l02391" /><CodeLine lineNumber="2391"><span class="doxyHighlight">    TwoByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a98923ce73981e5171ef246bdcc6fde60">getU16</a>(Cursor);</span></CodeLine>
<Link id="l02392" /><CodeLine lineNumber="2392"></CodeLine>
<Link id="l02393" /><CodeLine lineNumber="2393"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</span></CodeLine>
<Link id="l02394" /><CodeLine lineNumber="2394"><span class="doxyHighlight">      <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;private&#95;segment&#95;buffer&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02395" /><CodeLine lineNumber="2395"><span class="doxyHighlight">                      KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;BUFFER);</span></CodeLine>
<Link id="l02396" /><CodeLine lineNumber="2396"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;dispatch&#95;ptr&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02397" /><CodeLine lineNumber="2397"><span class="doxyHighlight">                    KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;PTR);</span></CodeLine>
<Link id="l02398" /><CodeLine lineNumber="2398"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;queue&#95;ptr&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02399" /><CodeLine lineNumber="2399"><span class="doxyHighlight">                    KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;QUEUE&#95;PTR);</span></CodeLine>
<Link id="l02400" /><CodeLine lineNumber="2400"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;kernarg&#95;segment&#95;ptr&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02401" /><CodeLine lineNumber="2401"><span class="doxyHighlight">                    KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;KERNARG&#95;SEGMENT&#95;PTR);</span></CodeLine>
<Link id="l02402" /><CodeLine lineNumber="2402"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;dispatch&#95;id&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02403" /><CodeLine lineNumber="2403"><span class="doxyHighlight">                    KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;DISPATCH&#95;ID);</span></CodeLine>
<Link id="l02404" /><CodeLine lineNumber="2404"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!<a href="/docs/api/classes/llvm/amdgpudisassembler/#ad1bbaf8f762d31654b6a7580783122f5">hasArchitectedFlatScratch</a>())</span></CodeLine>
<Link id="l02405" /><CodeLine lineNumber="2405"><span class="doxyHighlight">      <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;flat&#95;scratch&#95;init&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02406" /><CodeLine lineNumber="2406"><span class="doxyHighlight">                      KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;FLAT&#95;SCRATCH&#95;INIT);</span></CodeLine>
<Link id="l02407" /><CodeLine lineNumber="2407"><span class="doxyHighlight">    <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;private&#95;segment&#95;size&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02408" /><CodeLine lineNumber="2408"><span class="doxyHighlight">                    KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;SGPR&#95;PRIVATE&#95;SEGMENT&#95;SIZE);</span></CodeLine>
<Link id="l02409" /><CodeLine lineNumber="2409"></CodeLine>
<Link id="l02410" /><CodeLine lineNumber="2410"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TwoByteBuffer &amp; KERNEL&#95;CODE&#95;PROPERTY&#95;RESERVED0)</span></CodeLine>
<Link id="l02411" /><CodeLine lineNumber="2411"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#aff86ab78c9551cfaa6fd58da22f49dc5">createReservedKDBitsError</a>(KERNEL&#95;CODE&#95;PROPERTY&#95;RESERVED0,</span></CodeLine>
<Link id="l02412" /><CodeLine lineNumber="2412"><span class="doxyHighlight">                                       <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL&#95;CODE&#95;PROPERTIES&#95;OFFSET</a>);</span></CodeLine>
<Link id="l02413" /><CodeLine lineNumber="2413"></CodeLine>
<Link id="l02414" /><CodeLine lineNumber="2414"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// Reserved for GFX9</span></CodeLine>
<Link id="l02415" /><CodeLine lineNumber="2415"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() &amp;&amp;</span></CodeLine>
<Link id="l02416" /><CodeLine lineNumber="2416"><span class="doxyHighlight">        (TwoByteBuffer &amp; KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32)) &#123;</span></CodeLine>
<Link id="l02417" /><CodeLine lineNumber="2417"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#aff86ab78c9551cfaa6fd58da22f49dc5">createReservedKDBitsError</a>(</span></CodeLine>
<Link id="l02418" /><CodeLine lineNumber="2418"><span class="doxyHighlight">          KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32,</span></CodeLine>
<Link id="l02419" /><CodeLine lineNumber="2419"><span class="doxyHighlight">          <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL&#95;CODE&#95;PROPERTIES&#95;OFFSET</a>, </span><span class="doxyHighlightStringLiteral">&quot;must be zero on gfx9&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02420" /><CodeLine lineNumber="2420"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02421" /><CodeLine lineNumber="2421"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) &#123;</span></CodeLine>
<Link id="l02422" /><CodeLine lineNumber="2422"><span class="doxyHighlight">      <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;wavefront&#95;size32&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02423" /><CodeLine lineNumber="2423"><span class="doxyHighlight">                      KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32);</span></CodeLine>
<Link id="l02424" /><CodeLine lineNumber="2424"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02425" /><CodeLine lineNumber="2425"></CodeLine>
<Link id="l02426" /><CodeLine lineNumber="2426"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (CodeObjectVersion &gt;= <a href="/docs/api/namespaces/llvm/amdgpu/#a30475b065bebd7bc81d1112d9067d772abd2438b14a6a1a27fae653284aaa3cb4">AMDGPU::AMDHSA&#95;COV5</a>)</span></CodeLine>
<Link id="l02427" /><CodeLine lineNumber="2427"><span class="doxyHighlight">      <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;uses&#95;dynamic&#95;stack&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02428" /><CodeLine lineNumber="2428"><span class="doxyHighlight">                      KERNEL&#95;CODE&#95;PROPERTY&#95;USES&#95;DYNAMIC&#95;STACK);</span></CodeLine>
<Link id="l02429" /><CodeLine lineNumber="2429"></CodeLine>
<Link id="l02430" /><CodeLine lineNumber="2430"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TwoByteBuffer &amp; KERNEL&#95;CODE&#95;PROPERTY&#95;RESERVED1) &#123;</span></CodeLine>
<Link id="l02431" /><CodeLine lineNumber="2431"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#aff86ab78c9551cfaa6fd58da22f49dc5">createReservedKDBitsError</a>(KERNEL&#95;CODE&#95;PROPERTY&#95;RESERVED1,</span></CodeLine>
<Link id="l02432" /><CodeLine lineNumber="2432"><span class="doxyHighlight">                                       <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL&#95;CODE&#95;PROPERTIES&#95;OFFSET</a>);</span></CodeLine>
<Link id="l02433" /><CodeLine lineNumber="2433"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02434" /><CodeLine lineNumber="2434"></CodeLine>
<Link id="l02435" /><CodeLine lineNumber="2435"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02436" /><CodeLine lineNumber="2436"></CodeLine>
<Link id="l02437" /><CodeLine lineNumber="2437"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044eaf3e966f0fae82fa3dd5976a868292add">amdhsa::KERNARG&#95;PRELOAD&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02438" /><CodeLine lineNumber="2438"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">using namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/amdhsa">amdhsa</a>;</span></CodeLine>
<Link id="l02439" /><CodeLine lineNumber="2439"><span class="doxyHighlight">    TwoByteBuffer = DE.<a href="/docs/api/classes/llvm/dataextractor/#a98923ce73981e5171ef246bdcc6fde60">getU16</a>(Cursor);</span></CodeLine>
<Link id="l02440" /><CodeLine lineNumber="2440"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TwoByteBuffer &amp; KERNARG&#95;PRELOAD&#95;SPEC&#95;LENGTH) &#123;</span></CodeLine>
<Link id="l02441" /><CodeLine lineNumber="2441"><span class="doxyHighlight">      <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;kernarg&#95;preload&#95;length&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02442" /><CodeLine lineNumber="2442"><span class="doxyHighlight">                      KERNARG&#95;PRELOAD&#95;SPEC&#95;LENGTH);</span></CodeLine>
<Link id="l02443" /><CodeLine lineNumber="2443"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02444" /><CodeLine lineNumber="2444"></CodeLine>
<Link id="l02445" /><CodeLine lineNumber="2445"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (TwoByteBuffer &amp; KERNARG&#95;PRELOAD&#95;SPEC&#95;OFFSET) &#123;</span></CodeLine>
<Link id="l02446" /><CodeLine lineNumber="2446"><span class="doxyHighlight">      <a href="#a7b14fc850e8e58263a51cd89e7d6c838">PRINT&#95;DIRECTIVE</a>(</span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;user&#95;sgpr&#95;kernarg&#95;preload&#95;offset&quot;</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02447" /><CodeLine lineNumber="2447"><span class="doxyHighlight">                      KERNARG&#95;PRELOAD&#95;SPEC&#95;OFFSET);</span></CodeLine>
<Link id="l02448" /><CodeLine lineNumber="2448"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02449" /><CodeLine lineNumber="2449"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02450" /><CodeLine lineNumber="2450"></CodeLine>
<Link id="l02451" /><CodeLine lineNumber="2451"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">case</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ead3c5d91b7337c6b9da367cd983189fdb">amdhsa::RESERVED3&#95;OFFSET</a>:</span></CodeLine>
<Link id="l02452" /><CodeLine lineNumber="2452"><span class="doxyHighlight">    </span><span class="doxyHighlightComment">// 4 bytes from here are reserved, must be 0</span></CodeLine>
<Link id="l02453" /><CodeLine lineNumber="2453"><span class="doxyHighlight">    ReservedBytes = DE.<a href="/docs/api/classes/llvm/dataextractor/#ade9e119455709c0d46a34464ebdbf179">getBytes</a>(Cursor, 4);</span></CodeLine>
<Link id="l02454" /><CodeLine lineNumber="2454"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">for</span><span class="doxyHighlight"> (</span><span class="doxyHighlightKeywordType">int</span><span class="doxyHighlight"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; 4; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</span></CodeLine>
<Link id="l02455" /><CodeLine lineNumber="2455"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (ReservedBytes&#91;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#93; != 0)</span></CodeLine>
<Link id="l02456" /><CodeLine lineNumber="2456"><span class="doxyHighlight">        </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="#aef7ddc0af2349fa45789289f716de36a">createReservedKDBytesError</a>(<a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ead3c5d91b7337c6b9da367cd983189fdb">amdhsa::RESERVED3&#95;OFFSET</a>, 4);</span></CodeLine>
<Link id="l02457" /><CodeLine lineNumber="2457"><span class="doxyHighlight">    &#125;</span></CodeLine>
<Link id="l02458" /><CodeLine lineNumber="2458"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02459" /><CodeLine lineNumber="2459"></CodeLine>
<Link id="l02460" /><CodeLine lineNumber="2460"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">default</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l02461" /><CodeLine lineNumber="2461"><span class="doxyHighlight">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;Unhandled index. Case statements cover everything.&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02462" /><CodeLine lineNumber="2462"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02463" /><CodeLine lineNumber="2463"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02464" /><CodeLine lineNumber="2464"><span class="doxyHighlightPreprocessor">#undef PRINT&#95;DIRECTIVE</span></CodeLine>
<Link id="l02465" /><CodeLine lineNumber="2465"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02466" /><CodeLine lineNumber="2466"></CodeLine>
<Link id="l02467" /><CodeLine lineNumber="2467" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#a66aa742680260d77ebab20536c828c17"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a66aa742680260d77ebab20536c828c17">AMDGPUDisassembler::decodeKernelDescriptor</a>(</span></CodeLine>
<Link id="l02468" /><CodeLine lineNumber="2468"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/stringref">StringRef</a> KdName, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes, uint64&#95;t KdAddress)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l02469" /><CodeLine lineNumber="2469"></CodeLine>
<Link id="l02470" /><CodeLine lineNumber="2470"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// CP microcode requires the kernel descriptor to be 64 aligned.</span></CodeLine>
<Link id="l02471" /><CodeLine lineNumber="2471"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Bytes.size() != 64 || KdAddress % 64 != 0)</span></CodeLine>
<Link id="l02472" /><CodeLine lineNumber="2472"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a4d2fd926089a58d482fb67a362e11bad">createStringError</a>(std::errc::invalid&#95;argument,</span></CodeLine>
<Link id="l02473" /><CodeLine lineNumber="2473"><span class="doxyHighlight">                             </span><span class="doxyHighlightStringLiteral">&quot;kernel descriptor must be 64-byte aligned&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02474" /><CodeLine lineNumber="2474"></CodeLine>
<Link id="l02475" /><CodeLine lineNumber="2475"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// FIXME: We can&#39;t actually decode &quot;in order&quot; as is done below, as e.g. GFX10</span></CodeLine>
<Link id="l02476" /><CodeLine lineNumber="2476"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// requires us to know the setting of .amdhsa&#95;wavefront&#95;size32 in order to</span></CodeLine>
<Link id="l02477" /><CodeLine lineNumber="2477"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// accurately produce .amdhsa&#95;next&#95;free&#95;vgpr, and they appear in the wrong</span></CodeLine>
<Link id="l02478" /><CodeLine lineNumber="2478"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// order. Workaround this by first looking up .amdhsa&#95;wavefront&#95;size32 here</span></CodeLine>
<Link id="l02479" /><CodeLine lineNumber="2479"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// when required.</span></CodeLine>
<Link id="l02480" /><CodeLine lineNumber="2480"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (<a href="/docs/api/classes/llvm/amdgpudisassembler/#a515f1867e36cdffa566f9faa967bf2ad">isGFX10Plus</a>()) &#123;</span></CodeLine>
<Link id="l02481" /><CodeLine lineNumber="2481"><span class="doxyHighlight">    uint16&#95;t KernelCodeProperties =</span></CodeLine>
<Link id="l02482" /><CodeLine lineNumber="2482"><span class="doxyHighlight">        <a href="/docs/api/namespaces/llvm/support/endian/#af10ce40e426fd2ff3b12ff8158da378d">support::endian::read16</a>(&amp;Bytes&#91;<a href="/docs/api/namespaces/llvm/amdhsa/#a76c20677aff67ef610b0aec8cf21044ea037c5c9c1788405600fbd6c5ef7a1824">amdhsa::KERNEL&#95;CODE&#95;PROPERTIES&#95;OFFSET</a>&#93;,</span></CodeLine>
<Link id="l02483" /><CodeLine lineNumber="2483"><span class="doxyHighlight">                                <a href="/docs/api/namespaces/llvm/#ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114">llvm::endianness::little</a>);</span></CodeLine>
<Link id="l02484" /><CodeLine lineNumber="2484"><span class="doxyHighlight">    EnableWavefrontSize32 =</span></CodeLine>
<Link id="l02485" /><CodeLine lineNumber="2485"><span class="doxyHighlight">        <a href="/docs/api/files/include/include/llvm/include/llvm/support/amdhsakerneldescriptor-h/#a286f2813b785a6b1d7f9c688580c2dc4">AMDHSA&#95;BITS&#95;GET</a>(KernelCodeProperties,</span></CodeLine>
<Link id="l02486" /><CodeLine lineNumber="2486"><span class="doxyHighlight">                        amdhsa::KERNEL&#95;CODE&#95;PROPERTY&#95;ENABLE&#95;WAVEFRONT&#95;SIZE32);</span></CodeLine>
<Link id="l02487" /><CodeLine lineNumber="2487"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02488" /><CodeLine lineNumber="2488"></CodeLine>
<Link id="l02489" /><CodeLine lineNumber="2489"><span class="doxyHighlight">  std::string Kd;</span></CodeLine>
<Link id="l02490" /><CodeLine lineNumber="2490"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/raw-string-ostream">raw&#95;string&#95;ostream</a> KdStream(Kd);</span></CodeLine>
<Link id="l02491" /><CodeLine lineNumber="2491"><span class="doxyHighlight">  KdStream &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.amdhsa&#95;kernel &quot;</span><span class="doxyHighlight"> &lt;&lt; KdName &lt;&lt; </span><span class="doxyHighlightCharLiteral">&#39;\\n&#39;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02492" /><CodeLine lineNumber="2492"></CodeLine>
<Link id="l02493" /><CodeLine lineNumber="2493"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/dataextractor/cursor">DataExtractor::Cursor</a> <a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>(0);</span></CodeLine>
<Link id="l02494" /><CodeLine lineNumber="2494"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">while</span><span class="doxyHighlight"> (<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a> &amp;&amp; <a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>.tell() &lt; Bytes.size()) &#123;</span></CodeLine>
<Link id="l02495" /><CodeLine lineNumber="2495"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> Res = <a href="/docs/api/classes/llvm/amdgpudisassembler/#a1ec298d8a742a9519e6dc0903f822f2b">decodeKernelDescriptorDirective</a>(<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>, Bytes, KdStream);</span></CodeLine>
<Link id="l02496" /><CodeLine lineNumber="2496"></CodeLine>
<Link id="l02497" /><CodeLine lineNumber="2497"><span class="doxyHighlight">    <a href="/docs/api/namespaces/llvm/#aa1e1474f15df639f0d874b21f15666f7">cantFail</a>(<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>.takeError());</span></CodeLine>
<Link id="l02498" /><CodeLine lineNumber="2498"></CodeLine>
<Link id="l02499" /><CodeLine lineNumber="2499"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!Res)</span></CodeLine>
<Link id="l02500" /><CodeLine lineNumber="2500"><span class="doxyHighlight">      </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Res;</span></CodeLine>
<Link id="l02501" /><CodeLine lineNumber="2501"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02502" /><CodeLine lineNumber="2502"><span class="doxyHighlight">  KdStream &lt;&lt; </span><span class="doxyHighlightStringLiteral">&quot;.end&#95;amdhsa&#95;kernel\\n&quot;</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02503" /><CodeLine lineNumber="2503"><span class="doxyHighlight">  <a href="/docs/api/namespaces/llvm/#a2d79a00fa7c56f57b87f2fe2a3f118c7">outs</a>() &lt;&lt; KdStream.<a href="/docs/api/classes/llvm/raw-string-ostream/#a6732e8d3ff8100a662ce73634840b990">str</a>();</span></CodeLine>
<Link id="l02504" /><CodeLine lineNumber="2504"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02505" /><CodeLine lineNumber="2505"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02506" /><CodeLine lineNumber="2506"></CodeLine>
<Link id="l02507" /><CodeLine lineNumber="2507" lineLink="/docs/api/classes/llvm/amdgpudisassembler/#afec69108aa44466b2b0dfdd41a76aab1"><span class="doxyHighlight"><a href="/docs/api/classes/llvm/expected">Expected&lt;bool&gt;</a> <a href="/docs/api/classes/llvm/amdgpudisassembler/#afec69108aa44466b2b0dfdd41a76aab1">AMDGPUDisassembler::onSymbolStart</a>(<a href="/docs/api/structs/llvm/symbolinfoty">SymbolInfoTy</a> &amp;Symbol,</span></CodeLine>
<Link id="l02508" /><CodeLine lineNumber="2508"><span class="doxyHighlight">                                                 uint64&#95;t &amp;<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</span></CodeLine>
<Link id="l02509" /><CodeLine lineNumber="2509"><span class="doxyHighlight">                                                 <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> Bytes,</span></CodeLine>
<Link id="l02510" /><CodeLine lineNumber="2510"><span class="doxyHighlight">                                                 uint64&#95;t <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>)</span><span class="doxyHighlightKeyword"> const </span><span class="doxyHighlight">&#123;</span></CodeLine>
<Link id="l02511" /><CodeLine lineNumber="2511"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Right now only kernel descriptor needs to be handled.</span></CodeLine>
<Link id="l02512" /><CodeLine lineNumber="2512"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// We ignore all other symbols for target specific handling.</span></CodeLine>
<Link id="l02513" /><CodeLine lineNumber="2513"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// TODO:</span></CodeLine>
<Link id="l02514" /><CodeLine lineNumber="2514"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Fix the spurious symbol issue for AMDGPU kernels. Exists for both Code</span></CodeLine>
<Link id="l02515" /><CodeLine lineNumber="2515"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Object V2 and V3 when symbols are marked protected.</span></CodeLine>
<Link id="l02516" /><CodeLine lineNumber="2516"></CodeLine>
<Link id="l02517" /><CodeLine lineNumber="2517"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// amd&#95;kernel&#95;code&#95;t for Code Object V2.</span></CodeLine>
<Link id="l02518" /><CodeLine lineNumber="2518"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Symbol.Type == <a href="/docs/api/namespaces/llvm/elf/#ac6fcda18e36f2c9045a88905ff3fc179a78554ab6218f194944dae873f7bb1563">ELF::STT&#95;AMDGPU&#95;HSA&#95;KERNEL</a>) &#123;</span></CodeLine>
<Link id="l02519" /><CodeLine lineNumber="2519"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 256;</span></CodeLine>
<Link id="l02520" /><CodeLine lineNumber="2520"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/namespaces/llvm/#a4d2fd926089a58d482fb67a362e11bad">createStringError</a>(std::errc::invalid&#95;argument,</span></CodeLine>
<Link id="l02521" /><CodeLine lineNumber="2521"><span class="doxyHighlight">                             </span><span class="doxyHighlightStringLiteral">&quot;code object v2 is not supported&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02522" /><CodeLine lineNumber="2522"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02523" /><CodeLine lineNumber="2523"></CodeLine>
<Link id="l02524" /><CodeLine lineNumber="2524"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Code Object V3 kernel descriptors.</span></CodeLine>
<Link id="l02525" /><CodeLine lineNumber="2525"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/stringref">StringRef</a> Name = Symbol.Name;</span></CodeLine>
<Link id="l02526" /><CodeLine lineNumber="2526"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Symbol.Type == <a href="/docs/api/namespaces/llvm/elf/#ac6fcda18e36f2c9045a88905ff3fc179a9803bad2cfdce7601000ee3f6b979d9b">ELF::STT&#95;OBJECT</a> &amp;&amp; Name.ends&#95;with(<a href="/docs/api/classes/llvm/stringref">StringRef</a>(</span><span class="doxyHighlightStringLiteral">&quot;.kd&quot;</span><span class="doxyHighlight">))) &#123;</span></CodeLine>
<Link id="l02527" /><CodeLine lineNumber="2527"><span class="doxyHighlight">    <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> = 64; </span><span class="doxyHighlightComment">// Size = 64 regardless of success or failure.</span></CodeLine>
<Link id="l02528" /><CodeLine lineNumber="2528"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler/#a66aa742680260d77ebab20536c828c17">decodeKernelDescriptor</a>(Name.drop&#95;back(3), Bytes, <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>);</span></CodeLine>
<Link id="l02529" /><CodeLine lineNumber="2529"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02530" /><CodeLine lineNumber="2530"></CodeLine>
<Link id="l02531" /><CodeLine lineNumber="2531"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02532" /><CodeLine lineNumber="2532"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02533" /><CodeLine lineNumber="2533"></CodeLine>
<Link id="l02534" /><CodeLine lineNumber="2534"><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;AMDGPUDisassembler::createConstantSymbolExpr(<a href="/docs/api/classes/llvm/stringref">StringRef</a> Id,</span></CodeLine>
<Link id="l02535" /><CodeLine lineNumber="2535"><span class="doxyHighlight">                                                           int64&#95;t Val) &#123;</span></CodeLine>
<Link id="l02536" /><CodeLine lineNumber="2536"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx = <a href="/docs/api/classes/llvm/mcdisassembler/#a3faa10cafd0be721018fc1b9bc2c5488">getContext</a>();</span></CodeLine>
<Link id="l02537" /><CodeLine lineNumber="2537"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/mcsymbol">MCSymbol</a> &#42;Sym = Ctx.getOrCreateSymbol(Id);</span></CodeLine>
<Link id="l02538" /><CodeLine lineNumber="2538"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Note: only set value to Val on a new symbol in case an dissassembler</span></CodeLine>
<Link id="l02539" /><CodeLine lineNumber="2539"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// has already been initialized in this context.</span></CodeLine>
<Link id="l02540" /><CodeLine lineNumber="2540"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!Sym-&gt;<a href="/docs/api/classes/llvm/mcsymbol/#a620bf1ce8489b3da259faf0c55a862aa">isVariable</a>()) &#123;</span></CodeLine>
<Link id="l02541" /><CodeLine lineNumber="2541"><span class="doxyHighlight">    Sym-&gt;<a href="/docs/api/classes/llvm/mcsymbol/#a7f1486460b5e2da7f4527bbb2da54eff">setVariableValue</a>(<a href="/docs/api/classes/llvm/mcconstantexpr/#af9bdc4c9c65ea1ff077fbbb6407d7b2a">MCConstantExpr::create</a>(Val, Ctx));</span></CodeLine>
<Link id="l02542" /><CodeLine lineNumber="2542"><span class="doxyHighlight">  &#125; </span><span class="doxyHighlightKeywordFlow">else</span><span class="doxyHighlight"> &#123;</span></CodeLine>
<Link id="l02543" /><CodeLine lineNumber="2543"><span class="doxyHighlight">    int64&#95;t Res = ~Val;</span></CodeLine>
<Link id="l02544" /><CodeLine lineNumber="2544"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> Valid = Sym-&gt;<a href="/docs/api/classes/llvm/mcsymbol/#a2192a3f25b0bc0505cc168a012038046">getVariableValue</a>()-&gt;evaluateAsAbsolute(Res);</span></CodeLine>
<Link id="l02545" /><CodeLine lineNumber="2545"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!Valid || Res != Val)</span></CodeLine>
<Link id="l02546" /><CodeLine lineNumber="2546"><span class="doxyHighlight">      Ctx.reportWarning(<a href="/docs/api/classes/llvm/smloc">SMLoc</a>(), </span><span class="doxyHighlightStringLiteral">&quot;unsupported redefinition of &quot;</span><span class="doxyHighlight"> + Id);</span></CodeLine>
<Link id="l02547" /><CodeLine lineNumber="2547"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02548" /><CodeLine lineNumber="2548"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsymbolrefexpr/#a9914b597552aa4b4bcbb8acaa04d632a">MCSymbolRefExpr::create</a>(Sym, Ctx);</span></CodeLine>
<Link id="l02549" /><CodeLine lineNumber="2549"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02550" /><CodeLine lineNumber="2550"></CodeLine>
<Link id="l02551" /><CodeLine lineNumber="2551"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l02552" /><CodeLine lineNumber="2552"><span class="doxyHighlightComment">// AMDGPUSymbolizer</span></CodeLine>
<Link id="l02553" /><CodeLine lineNumber="2553"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l02554" /><CodeLine lineNumber="2554"></CodeLine>
<Link id="l02555" /><CodeLine lineNumber="2555"><span class="doxyHighlightComment">// Try to find symbol name for specified label</span></CodeLine>
<Link id="l02556" /><CodeLine lineNumber="2556" lineLink="/docs/api/classes/llvm/amdgpusymbolizer/#a6c8e8592c8a9a236312224fb457fc834"><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpusymbolizer/#a6c8e8592c8a9a236312224fb457fc834">AMDGPUSymbolizer::tryAddingSymbolicOperand</a>(</span></CodeLine>
<Link id="l02557" /><CodeLine lineNumber="2557"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, <a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp; </span><span class="doxyHighlightComment">/&#42;cStream&#42;/</span><span class="doxyHighlight">, int64&#95;t <a href="/docs/api/classes/llvm/value">Value</a>,</span></CodeLine>
<Link id="l02558" /><CodeLine lineNumber="2558"><span class="doxyHighlight">    uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Address&#42;/</span><span class="doxyHighlight">, </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> IsBranch, uint64&#95;t </span><span class="doxyHighlightComment">/&#42;Offset&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02559" /><CodeLine lineNumber="2559"><span class="doxyHighlight">    uint64&#95;t </span><span class="doxyHighlightComment">/&#42;OpSize&#42;/</span><span class="doxyHighlight">, uint64&#95;t </span><span class="doxyHighlightComment">/&#42;InstSize&#42;/</span><span class="doxyHighlight">) &#123;</span></CodeLine>
<Link id="l02560" /><CodeLine lineNumber="2560"></CodeLine>
<Link id="l02561" /><CodeLine lineNumber="2561"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!IsBranch) &#123;</span></CodeLine>
<Link id="l02562" /><CodeLine lineNumber="2562"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02563" /><CodeLine lineNumber="2563"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02564" /><CodeLine lineNumber="2564"></CodeLine>
<Link id="l02565" /><CodeLine lineNumber="2565"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;Symbols = </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm/#acd0890d6ec86f9ec3c6a0b7c30f7f158">SectionSymbolsTy</a> &#42;</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(DisInfo);</span></CodeLine>
<Link id="l02566" /><CodeLine lineNumber="2566"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (!Symbols)</span></CodeLine>
<Link id="l02567" /><CodeLine lineNumber="2567"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02568" /><CodeLine lineNumber="2568"></CodeLine>
<Link id="l02569" /><CodeLine lineNumber="2569"><span class="doxyHighlight">  </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> Result = <a href="/docs/api/namespaces/llvm/#ac78c09ae232b2ce188ff590d51e3c268">llvm::find&#95;if</a>(&#42;Symbols, &#91;<a href="/docs/api/classes/llvm/value">Value</a>&#93;(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/symbolinfoty">SymbolInfoTy</a> &amp;Val) &#123;</span></CodeLine>
<Link id="l02570" /><CodeLine lineNumber="2570"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> Val.<a href="/docs/api/structs/llvm/symbolinfoty/#afbab73489bf1a6bd2d3d605b87267528">Addr</a> == </span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlight">uint64&#95;t</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(<a href="/docs/api/classes/llvm/value">Value</a>) &amp;&amp;</span></CodeLine>
<Link id="l02571" /><CodeLine lineNumber="2571"><span class="doxyHighlight">           Val.<a href="/docs/api/structs/llvm/symbolinfoty/#af21a9bc17551fea2afa647a2db3cbcdb">Type</a> == <a href="/docs/api/namespaces/llvm/elf/#ac6fcda18e36f2c9045a88905ff3fc179a2addd3222711e927ec6604bc65bccb2c">ELF::STT&#95;NOTYPE</a>;</span></CodeLine>
<Link id="l02572" /><CodeLine lineNumber="2572"><span class="doxyHighlight">  &#125;);</span></CodeLine>
<Link id="l02573" /><CodeLine lineNumber="2573"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">if</span><span class="doxyHighlight"> (Result != Symbols-&gt;end()) &#123;</span></CodeLine>
<Link id="l02574" /><CodeLine lineNumber="2574"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;Sym = <a href="/docs/api/classes/llvm/mcsymbolizer/#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>.getOrCreateSymbol(Result-&gt;Name);</span></CodeLine>
<Link id="l02575" /><CodeLine lineNumber="2575"><span class="doxyHighlight">    </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">auto</span><span class="doxyHighlight"> &#42;<a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> = <a href="/docs/api/classes/llvm/mcsymbolrefexpr/#a9914b597552aa4b4bcbb8acaa04d632a">MCSymbolRefExpr::create</a>(Sym, <a href="/docs/api/classes/llvm/mcsymbolizer/#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>);</span></CodeLine>
<Link id="l02576" /><CodeLine lineNumber="2576"><span class="doxyHighlight">    Inst.<a href="/docs/api/classes/llvm/mcinst/#ad5a79c04398dc86a3acfe7f8713216eb">addOperand</a>(<a href="/docs/api/classes/llvm/mcoperand/#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(<a href="/docs/api/namespaces/llvm/#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>));</span></CodeLine>
<Link id="l02577" /><CodeLine lineNumber="2577"><span class="doxyHighlight">    </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">true</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02578" /><CodeLine lineNumber="2578"><span class="doxyHighlight">  &#125;</span></CodeLine>
<Link id="l02579" /><CodeLine lineNumber="2579"><span class="doxyHighlight">  </span><span class="doxyHighlightComment">// Add to list of referenced addresses, so caller can synthesize a label.</span></CodeLine>
<Link id="l02580" /><CodeLine lineNumber="2580"><span class="doxyHighlight">  ReferencedAddresses.push&#95;back(</span><span class="doxyHighlightKeyword">static&#95;cast&lt;</span><span class="doxyHighlight">uint64&#95;t</span><span class="doxyHighlightKeyword">&gt;</span><span class="doxyHighlight">(<a href="/docs/api/classes/llvm/value">Value</a>));</span></CodeLine>
<Link id="l02581" /><CodeLine lineNumber="2581"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">false</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l02582" /><CodeLine lineNumber="2582"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02583" /><CodeLine lineNumber="2583"></CodeLine>
<Link id="l02584" /><CodeLine lineNumber="2584" lineLink="/docs/api/classes/llvm/amdgpusymbolizer/#a768aa0c6497b97983622dfda59705b95"><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpusymbolizer/#a768aa0c6497b97983622dfda59705b95">AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a>(<a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;cStream,</span></CodeLine>
<Link id="l02585" /><CodeLine lineNumber="2585"><span class="doxyHighlight">                                                       int64&#95;t <a href="/docs/api/classes/llvm/value">Value</a>,</span></CodeLine>
<Link id="l02586" /><CodeLine lineNumber="2586"><span class="doxyHighlight">                                                       uint64&#95;t <a href="/docs/api/namespaces/llvm/#a8e02bbea14c70bab55fbc1384e1472d9add7bf230fde8d4836917806aff6a6b27">Address</a>) &#123;</span></CodeLine>
<Link id="l02587" /><CodeLine lineNumber="2587"><span class="doxyHighlight">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</span><span class="doxyHighlightStringLiteral">&quot;unimplemented&quot;</span><span class="doxyHighlight">);</span></CodeLine>
<Link id="l02588" /><CodeLine lineNumber="2588"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02589" /><CodeLine lineNumber="2589"></CodeLine>
<Link id="l02590" /><CodeLine lineNumber="2590"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l02591" /><CodeLine lineNumber="2591"><span class="doxyHighlightComment">// Initialization</span></CodeLine>
<Link id="l02592" /><CodeLine lineNumber="2592"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l02593" /><CodeLine lineNumber="2593"></CodeLine>
<Link id="l02594" /><CodeLine lineNumber="2594" lineLink="#ad088e3815766f6d9b2e8485f2e89351b"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsymbolizer">MCSymbolizer</a> &#42;<a href="#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;</span><span class="doxyHighlightComment">/&#42;TT&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02595" /><CodeLine lineNumber="2595"><span class="doxyHighlight">                              <a href="/docs/api/groups/llvmcdisassembler/#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a> </span><span class="doxyHighlightComment">/&#42;GetOpInfo&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02596" /><CodeLine lineNumber="2596"><span class="doxyHighlight">                              <a href="/docs/api/groups/llvmcdisassembler/#ga05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a> </span><span class="doxyHighlightComment">/&#42;SymbolLookUp&#42;/</span><span class="doxyHighlight">,</span></CodeLine>
<Link id="l02597" /><CodeLine lineNumber="2597"><span class="doxyHighlight">                              </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> &#42;DisInfo,</span></CodeLine>
<Link id="l02598" /><CodeLine lineNumber="2598"><span class="doxyHighlight">                              <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &#42;Ctx,</span></CodeLine>
<Link id="l02599" /><CodeLine lineNumber="2599"><span class="doxyHighlight">                              std::unique&#95;ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) &#123;</span></CodeLine>
<Link id="l02600" /><CodeLine lineNumber="2600"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">new</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpusymbolizer">AMDGPUSymbolizer</a>(&#42;Ctx, std::move(RelInfo), DisInfo);</span></CodeLine>
<Link id="l02601" /><CodeLine lineNumber="2601"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02602" /><CodeLine lineNumber="2602"></CodeLine>
<Link id="l02603" /><CodeLine lineNumber="2603" lineLink="#abb9c73627ba15ed73cd8b8502c4137b3"><span class="doxyHighlightKeyword">static</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcdisassembler">MCDisassembler</a> &#42;<a href="#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/target">Target</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</span></CodeLine>
<Link id="l02604" /><CodeLine lineNumber="2604"><span class="doxyHighlight">                                                </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI,</span></CodeLine>
<Link id="l02605" /><CodeLine lineNumber="2605"><span class="doxyHighlight">                                                <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx) &#123;</span></CodeLine>
<Link id="l02606" /><CodeLine lineNumber="2606"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordFlow">return</span><span class="doxyHighlight"> </span><span class="doxyHighlightKeyword">new</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/amdgpudisassembler">AMDGPUDisassembler</a>(STI, Ctx, <a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>.createMCInstrInfo());</span></CodeLine>
<Link id="l02607" /><CodeLine lineNumber="2607"><span class="doxyHighlight">&#125;</span></CodeLine>
<Link id="l02608" /><CodeLine lineNumber="2608"></CodeLine>
<Link id="l02609" /><CodeLine lineNumber="2609" lineLink="#abf297f3f63ca3282686b6b725d3ca818"><span class="doxyHighlightKeyword">extern</span><span class="doxyHighlight"> </span><span class="doxyHighlightStringLiteral">&quot;C&quot;</span><span class="doxyHighlight"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#adeb6f14d9f377993d79fae2efb34ecac">LLVM&#95;EXTERNAL&#95;VISIBILITY</a> </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a>() &#123;</span></CodeLine>
<Link id="l02610" /><CodeLine lineNumber="2610"><span class="doxyHighlight">  <a href="/docs/api/structs/llvm/targetregistry/#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a href="/docs/api/namespaces/llvm/#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</span></CodeLine>
<Link id="l02611" /><CodeLine lineNumber="2611"><span class="doxyHighlight">                                         <a href="#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a>);</span></CodeLine>
<Link id="l02612" /><CodeLine lineNumber="2612"><span class="doxyHighlight">  <a href="/docs/api/structs/llvm/targetregistry/#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a href="/docs/api/namespaces/llvm/#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</span></CodeLine>
<Link id="l02613" /><CodeLine lineNumber="2613"><span class="doxyHighlight">                                       <a href="#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a>);</span></CodeLine>
<Link id="l02614" /><CodeLine lineNumber="2614"><span class="doxyHighlight">&#125;</span></CodeLine>

</ProgramListing>


</DoxygenPage>
