

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Thu Feb 20 18:35:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        axi_array
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.438|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   74|   74|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- axi_interfaces_label0  |    8|    8|         1|          -|          -|     8|    no    |
        |- For_Loop               |   64|   64|         2|          -|          -|    32|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %d_o) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i32]* %d_i) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "br label %1" [axi_interfaces.c:19]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.96ns)   --->   "%icmp_ln19 = icmp eq i4 %i_0, -8" [axi_interfaces.c:19]   --->   Operation 10 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.99ns)   --->   "%i = add i4 %i_0, 1" [axi_interfaces.c:19]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader.preheader, label %2" [axi_interfaces.c:19]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str) nounwind" [axi_interfaces.c:19]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %i_0 to i64" [axi_interfaces.c:20]   --->   Operation 15 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %zext_ln20" [axi_interfaces.c:20]   --->   Operation 16 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.75ns)   --->   "store i32 0, i32* %acc_addr, align 4" [axi_interfaces.c:20]   --->   Operation 17 'store' <Predicate = (!icmp_ln19)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br label %1" [axi_interfaces.c:19]   --->   Operation 18 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.46ns)   --->   "br label %.preheader" [axi_interfaces.c:24]   --->   Operation 19 'br' <Predicate = (icmp_ln19)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 20 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%rem = trunc i6 %i_1 to i3" [axi_interfaces.c:24]   --->   Operation 21 'trunc' 'rem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.07ns)   --->   "%icmp_ln24 = icmp eq i6 %i_1, -32" [axi_interfaces.c:24]   --->   Operation 22 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 23 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.28ns)   --->   "%i_2 = add i6 1, %i_1" [axi_interfaces.c:24]   --->   Operation 24 'add' 'i_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %4, label %3" [axi_interfaces.c:24]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %rem to i64" [axi_interfaces.c:26]   --->   Operation 26 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %zext_ln26" [axi_interfaces.c:26]   --->   Operation 27 'getelementptr' 'acc_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.75ns)   --->   "%acc_load = load i32* %acc_addr_1, align 4" [axi_interfaces.c:26]   --->   Operation 28 'load' 'acc_load' <Predicate = (!icmp_ln24)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %i_1 to i64" [axi_interfaces.c:26]   --->   Operation 29 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr [32 x i32]* %d_i, i64 0, i64 %zext_ln26_1" [axi_interfaces.c:26]   --->   Operation 30 'getelementptr' 'd_i_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.77ns)   --->   "%d_i_load = load i32* %d_i_addr, align 4" [axi_interfaces.c:26]   --->   Operation 31 'load' 'd_i_load' <Predicate = (!icmp_ln24)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [axi_interfaces.c:30]   --->   Operation 32 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.43>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [axi_interfaces.c:24]   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (1.75ns)   --->   "%acc_load = load i32* %acc_addr_1, align 4" [axi_interfaces.c:26]   --->   Operation 34 'load' 'acc_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 35 [1/2] (2.77ns)   --->   "%d_i_load = load i32* %d_i_addr, align 4" [axi_interfaces.c:26]   --->   Operation 35 'load' 'd_i_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 36 [1/1] (1.89ns)   --->   "%add_ln26 = add nsw i32 %acc_load, %d_i_load" [axi_interfaces.c:26]   --->   Operation 36 'add' 'add_ln26' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.75ns)   --->   "store i32 %add_ln26, i32* %acc_addr_1, align 4" [axi_interfaces.c:26]   --->   Operation 37 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%d_o_addr = getelementptr [32 x i32]* %d_o, i64 0, i64 %zext_ln26_1" [axi_interfaces.c:27]   --->   Operation 38 'getelementptr' 'd_o_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.77ns)   --->   "store i32 %add_ln26, i32* %d_o_addr, align 4" [axi_interfaces.c:27]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader" [axi_interfaces.c:24]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln19           (br               ) [ 01100]
i_0               (phi              ) [ 00100]
icmp_ln19         (icmp             ) [ 00100]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01100]
br_ln19           (br               ) [ 00000]
specloopname_ln19 (specloopname     ) [ 00000]
zext_ln20         (zext             ) [ 00000]
acc_addr          (getelementptr    ) [ 00000]
store_ln20        (store            ) [ 00000]
br_ln19           (br               ) [ 01100]
br_ln24           (br               ) [ 00111]
i_1               (phi              ) [ 00010]
rem               (trunc            ) [ 00000]
icmp_ln24         (icmp             ) [ 00011]
empty_2           (speclooptripcount) [ 00000]
i_2               (add              ) [ 00111]
br_ln24           (br               ) [ 00000]
zext_ln26         (zext             ) [ 00000]
acc_addr_1        (getelementptr    ) [ 00001]
zext_ln26_1       (zext             ) [ 00001]
d_i_addr          (getelementptr    ) [ 00001]
ret_ln30          (ret              ) [ 00000]
specloopname_ln24 (specloopname     ) [ 00000]
acc_load          (load             ) [ 00000]
d_i_load          (load             ) [ 00000]
add_ln26          (add              ) [ 00000]
store_ln26        (store            ) [ 00000]
d_o_addr          (getelementptr    ) [ 00000]
store_ln27        (store            ) [ 00000]
br_ln24           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="acc_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="4" slack="0"/>
<pin id="44" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="3" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln20/2 acc_load/3 store_ln26/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="acc_addr_1_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="3" slack="0"/>
<pin id="58" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_1/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="d_i_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_i_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_i_load/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="d_o_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="1"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_o_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln27_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="1"/>
<pin id="90" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="1"/>
<pin id="101" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln19_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln20_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="rem_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rem/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln24_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="6" slack="0"/>
<pin id="140" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln26_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln26_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln26_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="acc_addr_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="zext_ln26_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="d_i_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d_i_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="28" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="53"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="54" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="92" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="92" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="92" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="130"><net_src comp="103" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="103" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="103" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="127" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="151"><net_src comp="103" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="157"><net_src comp="47" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="69" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="153" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="160"><net_src comp="153" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="167"><net_src comp="116" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="175"><net_src comp="137" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="180"><net_src comp="54" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="185"><net_src comp="148" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="190"><net_src comp="62" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o | {4 }
	Port: acc | {2 4 }
 - Input state : 
	Port: axi_interfaces : d_i | {3 4 }
	Port: axi_interfaces : acc | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln19 : 1
		i : 1
		br_ln19 : 2
		zext_ln20 : 1
		acc_addr : 2
		store_ln20 : 3
	State 3
		rem : 1
		icmp_ln24 : 1
		i_2 : 1
		br_ln24 : 2
		zext_ln26 : 2
		acc_addr_1 : 3
		acc_load : 4
		zext_ln26_1 : 1
		d_i_addr : 2
		d_i_load : 3
	State 4
		add_ln26 : 1
		store_ln26 : 2
		store_ln27 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i_fu_116      |    0    |    6    |
|    add   |     i_2_fu_137     |    0    |    6    |
|          |   add_ln26_fu_153  |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln19_fu_110  |    0    |    2    |
|          |  icmp_ln24_fu_131  |    0    |    3    |
|----------|--------------------|---------|---------|
|          |  zext_ln20_fu_122  |    0    |    0    |
|   zext   |  zext_ln26_fu_143  |    0    |    0    |
|          | zext_ln26_1_fu_148 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |     rem_fu_127     |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    49   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| acc|    0   |   64   |    4   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    4   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| acc_addr_1_reg_177|    3   |
|  d_i_addr_reg_187 |    5   |
|     i_0_reg_88    |    4   |
|     i_1_reg_99    |    6   |
|    i_2_reg_172    |    6   |
|     i_reg_164     |    4   |
|zext_ln26_1_reg_182|   64   |
+-------------------+--------+
|       Total       |   92   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_47 |  p1  |   2  |  32  |   64   ||    3    |
| grp_access_fu_69 |  p0  |   2  |   5  |   10   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   83   ||  1.726  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   49   |    -   |
|   Memory  |    0   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   92   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   156  |   62   |    0   |
+-----------+--------+--------+--------+--------+--------+
