Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 18 19:16:41 2025
| Host         : LAPTOP-LUCAS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_io_timing_summary_routed.rpt -pb top_io_timing_summary_routed.pb -rpx top_io_timing_summary_routed.rpx -warn_on_violation
| Design       : top_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.381ns (54.104%)  route 3.716ns (45.896%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.561     2.079    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.152     2.231 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.155     4.386    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     8.097 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.097    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 4.374ns (55.396%)  route 3.522ns (44.604%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.474     1.992    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.117     2.109 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.048     4.157    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739     7.897 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.897    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 4.347ns (56.304%)  route 3.374ns (43.696%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.474     1.992    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.117     2.109 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.899     4.009    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.721 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.721    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.165ns (53.969%)  route 3.552ns (46.031%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.561     2.079    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.203 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.991     4.194    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.717 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.717    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 4.380ns (56.962%)  route 3.310ns (43.038%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.556     2.074    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.150     2.224 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.753     3.978    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.690 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.690    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.354ns (57.080%)  route 3.274ns (42.920%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.474     1.992    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.117     2.109 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.799     3.909    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     7.627 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.627    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.141ns (54.436%)  route 3.466ns (45.564%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.556     2.074    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     2.198 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.910     4.108    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.607 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.607    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 4.162ns (55.200%)  route 3.378ns (44.800%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.474     1.992    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     2.116 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.020    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.540 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.540    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 4.376ns (58.132%)  route 3.152ns (41.868%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.475     1.993    led0_OBUF
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.120     2.113 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.790    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.738     7.528 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.528    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 4.171ns (56.287%)  route 3.239ns (43.713%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE                         0.000     0.000 r  done_reg/C
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  done_reg/Q
                         net (fo=8, routed)           1.561     2.079    led0_OBUF
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.124     2.203 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.678     3.881    an_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.410 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.410    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  dbg_ff1_reg/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbg_ff1_reg/Q
                         net (fo=1, routed)           0.180     0.321    dbg_ff1_reg_n_0
    SLICE_X2Y14          SRL16E                                       r  dbg_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_div_count_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_div_count_reg[0]/Q
                         net (fo=3, routed)           0.178     0.319    display_div_count[0]
    SLICE_X65Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  display_div_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    plusOp[0]
    SLICE_X65Y22         FDRE                                         r  display_div_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_div_count_reg[11]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_div_count_reg[11]/Q
                         net (fo=2, routed)           0.125     0.289    display_div_count[11]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  display_div_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    plusOp[11]
    SLICE_X64Y24         FDRE                                         r  display_div_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display_div_count_reg[3]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_div_count_reg[3]/Q
                         net (fo=2, routed)           0.125     0.289    display_div_count[3]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  display_div_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    plusOp[3]
    SLICE_X64Y22         FDRE                                         r  display_div_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  display_div_count_reg[7]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_div_count_reg[7]/Q
                         net (fo=2, routed)           0.125     0.289    display_div_count[7]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  display_div_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    plusOp[7]
    SLICE_X64Y23         FDRE                                         r  display_div_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  display_div_count_reg[15]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_div_count_reg[15]/Q
                         net (fo=2, routed)           0.127     0.291    display_div_count[15]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  display_div_count_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    plusOp[15]
    SLICE_X64Y25         FDRE                                         r  display_div_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selected_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.207ns (49.937%)  route 0.208ns (50.063%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  selected_digit_reg[0]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  selected_digit_reg[0]/Q
                         net (fo=9, routed)           0.208     0.372    p_0_in[0]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.043     0.415 r  selected_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.415    selected_digit[1]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  selected_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selected_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.178%)  route 0.208ns (49.822%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  selected_digit_reg[0]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  selected_digit_reg[0]/Q
                         net (fo=9, routed)           0.208     0.372    p_0_in[0]
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.417 r  selected_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    selected_digit[0]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  selected_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_div_count_reg[11]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_div_count_reg[11]/Q
                         net (fo=2, routed)           0.125     0.289    display_div_count[11]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  display_div_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    plusOp[12]
    SLICE_X64Y24         FDRE                                         r  display_div_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_div_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_div_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  display_div_count_reg[3]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_div_count_reg[3]/Q
                         net (fo=2, routed)           0.125     0.289    display_div_count[3]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  display_div_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    plusOp[4]
    SLICE_X64Y22         FDRE                                         r  display_div_count_reg[4]/D
  -------------------------------------------------------------------    -------------------





