and_gate
=====

[Open this project in 8bitworkshop](http://8bitworkshop.com/redir.html?platform=verilog&githubURL=https%3A%2F%2Fgithub.com%2Fbverwey%2Fand_gate&file=and_gate.v).
