// Seed: 3312995628
module module_0;
  logic id_1;
  wire  id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  and primCall (id_1, id_4, id_5, id_6);
  output logic [7:0] id_3;
  input wire _id_2;
  inout wire id_1;
  wire id_5;
  logic [1 'h0 : id_2] id_6;
  ;
  module_0 modCall_1 ();
  assign id_5 = (id_4);
  parameter id_7 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd7
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  input wire id_1;
  wire [id_3 : -1] id_7;
  localparam id_8 = -1;
  wire id_9;
  wire [id_2 : -1 'b0] id_10;
  always disable id_11;
endmodule
