============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 20:22:20 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(42)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(215)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(216)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5694 instances
RUN-0007 : 2218 luts, 2159 seqs, 864 mslices, 279 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6740 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 4575 nets have 2 pins
RUN-1001 : 1393 nets have [3 - 5] pins
RUN-1001 : 629 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     156     
RUN-1001 :   No   |  No   |  Yes  |    1329     
RUN-1001 :   No   |  Yes  |  No   |     76      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     542     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  35   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5692 instances, 2218 luts, 2159 seqs, 1143 slices, 204 macros(1143 instances: 864 mslices 279 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1673 pins
PHY-0007 : Cell area utilization is 22%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26337, tnet num: 6738, tinst num: 5692, tnode num: 33262, tedge num: 43755.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.089277s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.4%)

RUN-1004 : used memory is 242 MB, reserved memory is 220 MB, peak memory is 242 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6738 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.220583s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.69866e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5692.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12348e+06, overlap = 51.75
PHY-3002 : Step(2): len = 957082, overlap = 53.4375
PHY-3002 : Step(3): len = 576857, overlap = 63.125
PHY-3002 : Step(4): len = 493476, overlap = 63.0625
PHY-3002 : Step(5): len = 416300, overlap = 70.8438
PHY-3002 : Step(6): len = 370108, overlap = 84.5938
PHY-3002 : Step(7): len = 332490, overlap = 88.8438
PHY-3002 : Step(8): len = 299114, overlap = 100.938
PHY-3002 : Step(9): len = 263948, overlap = 105.625
PHY-3002 : Step(10): len = 245290, overlap = 122.656
PHY-3002 : Step(11): len = 223958, overlap = 128.594
PHY-3002 : Step(12): len = 210671, overlap = 137.5
PHY-3002 : Step(13): len = 198625, overlap = 141.656
PHY-3002 : Step(14): len = 187446, overlap = 157.656
PHY-3002 : Step(15): len = 177508, overlap = 166.531
PHY-3002 : Step(16): len = 170807, overlap = 187.875
PHY-3002 : Step(17): len = 161570, overlap = 203.438
PHY-3002 : Step(18): len = 154184, overlap = 211.656
PHY-3002 : Step(19): len = 148175, overlap = 208.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94926e-05
PHY-3002 : Step(20): len = 163896, overlap = 148.594
PHY-3002 : Step(21): len = 168099, overlap = 141.906
PHY-3002 : Step(22): len = 152626, overlap = 142.125
PHY-3002 : Step(23): len = 154100, overlap = 139.594
PHY-3002 : Step(24): len = 154959, overlap = 138.156
PHY-3002 : Step(25): len = 155813, overlap = 127.562
PHY-3002 : Step(26): len = 151764, overlap = 125.156
PHY-3002 : Step(27): len = 151980, overlap = 121.312
PHY-3002 : Step(28): len = 146308, overlap = 132.219
PHY-3002 : Step(29): len = 144565, overlap = 130.062
PHY-3002 : Step(30): len = 139845, overlap = 125.281
PHY-3002 : Step(31): len = 139064, overlap = 124.906
PHY-3002 : Step(32): len = 135680, overlap = 119.406
PHY-3002 : Step(33): len = 133705, overlap = 125.562
PHY-3002 : Step(34): len = 130512, overlap = 129.969
PHY-3002 : Step(35): len = 127273, overlap = 144.156
PHY-3002 : Step(36): len = 125832, overlap = 141.812
PHY-3002 : Step(37): len = 126210, overlap = 143.5
PHY-3002 : Step(38): len = 126614, overlap = 145.688
PHY-3002 : Step(39): len = 123824, overlap = 143.438
PHY-3002 : Step(40): len = 122678, overlap = 149.719
PHY-3002 : Step(41): len = 122891, overlap = 152.531
PHY-3002 : Step(42): len = 122531, overlap = 151.094
PHY-3002 : Step(43): len = 121556, overlap = 145.25
PHY-3002 : Step(44): len = 120004, overlap = 136.812
PHY-3002 : Step(45): len = 118619, overlap = 136.469
PHY-3002 : Step(46): len = 117536, overlap = 131.406
PHY-3002 : Step(47): len = 117368, overlap = 134.625
PHY-3002 : Step(48): len = 115817, overlap = 137.25
PHY-3002 : Step(49): len = 114411, overlap = 138.406
PHY-3002 : Step(50): len = 114424, overlap = 142.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.89851e-05
PHY-3002 : Step(51): len = 114455, overlap = 139.531
PHY-3002 : Step(52): len = 114521, overlap = 139.406
PHY-3002 : Step(53): len = 114540, overlap = 139.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.79702e-05
PHY-3002 : Step(54): len = 114639, overlap = 131.594
PHY-3002 : Step(55): len = 114632, overlap = 131.406
PHY-3002 : Step(56): len = 115381, overlap = 131.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00015594
PHY-3002 : Step(57): len = 116133, overlap = 131.375
PHY-3002 : Step(58): len = 116487, overlap = 130.844
PHY-3002 : Step(59): len = 117778, overlap = 127.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000262711
PHY-3002 : Step(60): len = 117606, overlap = 127.062
PHY-3002 : Step(61): len = 117610, overlap = 127.312
PHY-3002 : Step(62): len = 117422, overlap = 129.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013836s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (451.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6738 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128752s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.62366e-06
PHY-3002 : Step(63): len = 134204, overlap = 202.281
PHY-3002 : Step(64): len = 134670, overlap = 199.406
PHY-3002 : Step(65): len = 128867, overlap = 197.469
PHY-3002 : Step(66): len = 128931, overlap = 195.625
PHY-3002 : Step(67): len = 126882, overlap = 188.656
PHY-3002 : Step(68): len = 126614, overlap = 188.844
PHY-3002 : Step(69): len = 125488, overlap = 188.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.24731e-06
PHY-3002 : Step(70): len = 124528, overlap = 183.562
PHY-3002 : Step(71): len = 124545, overlap = 185.781
PHY-3002 : Step(72): len = 124568, overlap = 186.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.44946e-05
PHY-3002 : Step(73): len = 126323, overlap = 204.688
PHY-3002 : Step(74): len = 126687, overlap = 196.219
PHY-3002 : Step(75): len = 131502, overlap = 158.062
PHY-3002 : Step(76): len = 131829, overlap = 158.906
PHY-3002 : Step(77): len = 131924, overlap = 158.406
PHY-3002 : Step(78): len = 131838, overlap = 158.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.89892e-05
PHY-3002 : Step(79): len = 131535, overlap = 160.094
PHY-3002 : Step(80): len = 131564, overlap = 159.75
PHY-3002 : Step(81): len = 131786, overlap = 166.312
PHY-3002 : Step(82): len = 132061, overlap = 170.031
PHY-3002 : Step(83): len = 131050, overlap = 162.469
PHY-3002 : Step(84): len = 130975, overlap = 158.938
PHY-3002 : Step(85): len = 130896, overlap = 157
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.79785e-05
PHY-3002 : Step(86): len = 131411, overlap = 147.906
PHY-3002 : Step(87): len = 131548, overlap = 147.312
PHY-3002 : Step(88): len = 132286, overlap = 148.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000115957
PHY-3002 : Step(89): len = 134906, overlap = 140.688
PHY-3002 : Step(90): len = 135309, overlap = 139.188
PHY-3002 : Step(91): len = 139397, overlap = 135.25
PHY-3002 : Step(92): len = 136076, overlap = 137.938
PHY-3002 : Step(93): len = 135646, overlap = 138.406
PHY-3002 : Step(94): len = 133151, overlap = 142.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000231914
PHY-3002 : Step(95): len = 134322, overlap = 140.719
PHY-3002 : Step(96): len = 134983, overlap = 138.625
PHY-3002 : Step(97): len = 136144, overlap = 137.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000463828
PHY-3002 : Step(98): len = 136416, overlap = 127.625
PHY-3002 : Step(99): len = 137370, overlap = 125.844
PHY-3002 : Step(100): len = 138022, overlap = 118.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000927656
PHY-3002 : Step(101): len = 138457, overlap = 115.594
PHY-3002 : Step(102): len = 138486, overlap = 117.281
PHY-3002 : Step(103): len = 138541, overlap = 115.094
PHY-3002 : Step(104): len = 137939, overlap = 120.062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00185531
PHY-3002 : Step(105): len = 137830, overlap = 118.75
PHY-3002 : Step(106): len = 137496, overlap = 116.094
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00371062
PHY-3002 : Step(107): len = 137524, overlap = 116.75
PHY-3002 : Step(108): len = 137457, overlap = 116.906
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00742125
PHY-3002 : Step(109): len = 137568, overlap = 115.656
PHY-3002 : Step(110): len = 137561, overlap = 114.781
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0148425
PHY-3002 : Step(111): len = 137467, overlap = 115.594
PHY-3002 : Step(112): len = 137457, overlap = 115.844
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.029685
PHY-3002 : Step(113): len = 137350, overlap = 115.438
PHY-3002 : Step(114): len = 137239, overlap = 116.281
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.05937
PHY-3002 : Step(115): len = 137059, overlap = 116.125
PHY-3002 : Step(116): len = 137059, overlap = 116.125
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.11874
PHY-3002 : Step(117): len = 137059, overlap = 116.125
PHY-3002 : Step(118): len = 137059, overlap = 116.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6738 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.129688s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39368e-05
PHY-3002 : Step(119): len = 139017, overlap = 308.656
PHY-3002 : Step(120): len = 140216, overlap = 300.656
PHY-3002 : Step(121): len = 137602, overlap = 286.5
PHY-3002 : Step(122): len = 139017, overlap = 281
PHY-3002 : Step(123): len = 137058, overlap = 273.719
PHY-3002 : Step(124): len = 137204, overlap = 272.969
PHY-3002 : Step(125): len = 136250, overlap = 263.062
PHY-3002 : Step(126): len = 136322, overlap = 265.969
PHY-3002 : Step(127): len = 136472, overlap = 263.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.78736e-05
PHY-3002 : Step(128): len = 135823, overlap = 246.5
PHY-3002 : Step(129): len = 135864, overlap = 244.094
PHY-3002 : Step(130): len = 136704, overlap = 229.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.57472e-05
PHY-3002 : Step(131): len = 139554, overlap = 205.219
PHY-3002 : Step(132): len = 140768, overlap = 196.406
PHY-3002 : Step(133): len = 144101, overlap = 181.438
PHY-3002 : Step(134): len = 147915, overlap = 159.375
PHY-3002 : Step(135): len = 146169, overlap = 156.594
PHY-3002 : Step(136): len = 145957, overlap = 158.125
PHY-3002 : Step(137): len = 145807, overlap = 157.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000191494
PHY-3002 : Step(138): len = 148436, overlap = 137.469
PHY-3002 : Step(139): len = 148955, overlap = 134.906
PHY-3002 : Step(140): len = 151081, overlap = 123.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000382989
PHY-3002 : Step(141): len = 151630, overlap = 115.969
PHY-3002 : Step(142): len = 152573, overlap = 113.312
PHY-3002 : Step(143): len = 154027, overlap = 108.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000765978
PHY-3002 : Step(144): len = 155501, overlap = 102.656
PHY-3002 : Step(145): len = 156875, overlap = 98.5
PHY-3002 : Step(146): len = 157581, overlap = 92.1875
PHY-3002 : Step(147): len = 157867, overlap = 94.2812
PHY-3002 : Step(148): len = 157862, overlap = 95.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00153196
PHY-3002 : Step(149): len = 158380, overlap = 96.4375
PHY-3002 : Step(150): len = 158846, overlap = 94.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00259227
PHY-3002 : Step(151): len = 159085, overlap = 92.3125
PHY-3002 : Step(152): len = 159744, overlap = 96.125
PHY-3002 : Step(153): len = 160933, overlap = 91.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00513136
PHY-3002 : Step(154): len = 161130, overlap = 91.5
PHY-3002 : Step(155): len = 161411, overlap = 87.75
PHY-3002 : Step(156): len = 161757, overlap = 84.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26337, tnet num: 6738, tinst num: 5692, tnode num: 33262, tedge num: 43755.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.145759s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (100.9%)

RUN-1004 : used memory is 237 MB, reserved memory is 216 MB, peak memory is 250 MB
OPT-1001 : Total overflow 321.50 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6740.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186184, over cnt = 819(2%), over = 3135, worst = 22
PHY-1001 : End global iterations;  0.388548s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (148.8%)

PHY-1001 : Congestion index: top1 = 47.82, top5 = 36.21, top10 = 30.30, top15 = 26.41.
PHY-1001 : End incremental global routing;  0.483887s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (138.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6738 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.159315s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.750470s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 276, reserve = 255, peak = 276.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5073/6740.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 186184, over cnt = 819(2%), over = 3135, worst = 22
PHY-1002 : len = 201832, over cnt = 594(1%), over = 1642, worst = 16
PHY-1002 : len = 214200, over cnt = 264(0%), over = 613, worst = 14
PHY-1002 : len = 219616, over cnt = 64(0%), over = 119, worst = 10
PHY-1002 : len = 221784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.441795s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (127.3%)

PHY-1001 : Congestion index: top1 = 40.78, top5 = 33.58, top10 = 29.52, top15 = 26.65.
OPT-1001 : End congestion update;  0.533825s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (122.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6738 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127255s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (98.2%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.661220s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (118.2%)

OPT-1001 : Current memory(MB): used = 280, reserve = 260, peak = 280.
OPT-1001 : End physical optimization;  2.610579s wall, 2.875000s user + 0.046875s system = 2.921875s CPU (111.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2218 LUT to BLE ...
SYN-4008 : Packed 2218 LUT and 1162 SEQ to BLE.
SYN-4003 : Packing 997 remaining SEQ's ...
SYN-4005 : Packed 573 SEQ with LUT/SLICE
SYN-4006 : 650 single LUT's are left
SYN-4006 : 424 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2642/5199 primitive instances ...
PHY-3001 : End packing;  0.268066s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2802 instances
RUN-1001 : 1314 mslices, 1314 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5646 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3469 nets have 2 pins
RUN-1001 : 1393 nets have [3 - 5] pins
RUN-1001 : 645 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 43 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2800 instances, 2628 slices, 204 macros(1143 instances: 864 mslices 279 lslices)
PHY-3001 : Cell area utilization is 32%
PHY-3001 : After packing: Len = 161512, Over = 157.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22548, tnet num: 5644, tinst num: 2800, tnode num: 27552, tedge num: 39364.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.233623s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.1%)

RUN-1004 : used memory is 287 MB, reserved memory is 267 MB, peak memory is 287 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.351360s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.47503e-05
PHY-3002 : Step(157): len = 156962, overlap = 160.75
PHY-3002 : Step(158): len = 155323, overlap = 160.5
PHY-3002 : Step(159): len = 150428, overlap = 176.5
PHY-3002 : Step(160): len = 147949, overlap = 187.75
PHY-3002 : Step(161): len = 147093, overlap = 191.25
PHY-3002 : Step(162): len = 144180, overlap = 199.75
PHY-3002 : Step(163): len = 142767, overlap = 202.5
PHY-3002 : Step(164): len = 142090, overlap = 208
PHY-3002 : Step(165): len = 141528, overlap = 208.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95005e-05
PHY-3002 : Step(166): len = 144646, overlap = 199
PHY-3002 : Step(167): len = 145732, overlap = 195.25
PHY-3002 : Step(168): len = 148762, overlap = 187.25
PHY-3002 : Step(169): len = 149875, overlap = 174.5
PHY-3002 : Step(170): len = 150240, overlap = 170.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.90011e-05
PHY-3002 : Step(171): len = 153468, overlap = 157
PHY-3002 : Step(172): len = 154269, overlap = 155.75
PHY-3002 : Step(173): len = 157847, overlap = 147.75
PHY-3002 : Step(174): len = 158146, overlap = 145.5
PHY-3002 : Step(175): len = 158183, overlap = 144.75
PHY-3002 : Step(176): len = 157272, overlap = 146.5
PHY-3002 : Step(177): len = 157191, overlap = 147.25
PHY-3002 : Step(178): len = 156624, overlap = 146
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.274601s wall, 0.281250s user + 0.406250s system = 0.687500s CPU (250.4%)

PHY-3001 : Trial Legalized: Len = 196585
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110076s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179595
PHY-3002 : Step(179): len = 185864, overlap = 12.75
PHY-3002 : Step(180): len = 176620, overlap = 37
PHY-3002 : Step(181): len = 173113, overlap = 45.5
PHY-3002 : Step(182): len = 170903, overlap = 52
PHY-3002 : Step(183): len = 169723, overlap = 58.5
PHY-3002 : Step(184): len = 168968, overlap = 61
PHY-3002 : Step(185): len = 168730, overlap = 61.25
PHY-3002 : Step(186): len = 168309, overlap = 66.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035919
PHY-3002 : Step(187): len = 169453, overlap = 63.25
PHY-3002 : Step(188): len = 169974, overlap = 61.5
PHY-3002 : Step(189): len = 170441, overlap = 59.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000718381
PHY-3002 : Step(190): len = 170687, overlap = 60.25
PHY-3002 : Step(191): len = 171092, overlap = 58.5
PHY-3002 : Step(192): len = 172229, overlap = 57.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 184366, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021619s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.3%)

PHY-3001 : 53 instances has been re-located, deltaX = 15, deltaY = 31, maxDist = 1.
PHY-3001 : Final: Len = 184964, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22548, tnet num: 5644, tinst num: 2800, tnode num: 27552, tedge num: 39364.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.314472s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.9%)

RUN-1004 : used memory is 280 MB, reserved memory is 261 MB, peak memory is 291 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/5646.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 223848, over cnt = 561(1%), over = 895, worst = 6
PHY-1002 : len = 227752, over cnt = 242(0%), over = 334, worst = 6
PHY-1002 : len = 230672, over cnt = 68(0%), over = 82, worst = 3
PHY-1002 : len = 231592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 231656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.720421s wall, 1.046875s user + 0.125000s system = 1.171875s CPU (162.7%)

PHY-1001 : Congestion index: top1 = 34.29, top5 = 29.15, top10 = 26.29, top15 = 24.27.
PHY-1001 : End incremental global routing;  0.852899s wall, 1.187500s user + 0.125000s system = 1.312500s CPU (153.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163531s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.124297s wall, 1.453125s user + 0.125000s system = 1.578125s CPU (140.4%)

OPT-1001 : Current memory(MB): used = 290, reserve = 271, peak = 291.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4809/5646.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 231656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025915s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.6%)

PHY-1001 : Congestion index: top1 = 34.29, top5 = 29.15, top10 = 26.29, top15 = 24.27.
OPT-1001 : End congestion update;  0.126837s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110534s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.237525s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.7%)

OPT-1001 : Current memory(MB): used = 292, reserve = 273, peak = 292.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109329s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4809/5646.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 231656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026874s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.3%)

PHY-1001 : Congestion index: top1 = 34.29, top5 = 29.15, top10 = 26.29, top15 = 24.27.
PHY-1001 : End incremental global routing;  0.129102s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139718s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4809/5646.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 231656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027189s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.9%)

PHY-1001 : Congestion index: top1 = 34.29, top5 = 29.15, top10 = 26.29, top15 = 24.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.107705s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.337011s wall, 3.640625s user + 0.140625s system = 3.781250s CPU (113.3%)

RUN-1003 : finish command "place" in  16.853519s wall, 30.078125s user + 7.593750s system = 37.671875s CPU (223.5%)

RUN-1004 : used memory is 257 MB, reserved memory is 237 MB, peak memory is 294 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2802 instances
RUN-1001 : 1314 mslices, 1314 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5646 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3469 nets have 2 pins
RUN-1001 : 1393 nets have [3 - 5] pins
RUN-1001 : 645 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 43 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22548, tnet num: 5644, tinst num: 2800, tnode num: 27552, tedge num: 39364.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.212532s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (100.5%)

RUN-1004 : used memory is 282 MB, reserved memory is 264 MB, peak memory is 313 MB
PHY-1001 : 1314 mslices, 1314 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5644 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 221640, over cnt = 584(1%), over = 923, worst = 7
PHY-1002 : len = 225640, over cnt = 285(0%), over = 394, worst = 6
PHY-1002 : len = 228856, over cnt = 76(0%), over = 98, worst = 3
PHY-1002 : len = 230128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.703228s wall, 0.968750s user + 0.109375s system = 1.078125s CPU (153.3%)

PHY-1001 : Congestion index: top1 = 34.25, top5 = 29.19, top10 = 26.27, top15 = 24.23.
PHY-1001 : End global routing;  0.820668s wall, 1.062500s user + 0.125000s system = 1.187500s CPU (144.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 323, reserve = 304, peak = 325.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 579, reserve = 564, peak = 579.
PHY-1001 : End build detailed router design. 3.955125s wall, 3.890625s user + 0.062500s system = 3.953125s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 74816, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.385191s wall, 4.375000s user + 0.015625s system = 4.390625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 612, reserve = 598, peak = 612.
PHY-1001 : End phase 1; 4.391280s wall, 4.375000s user + 0.015625s system = 4.390625s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2412 net; 2.349334s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (99.8%)

PHY-1022 : len = 571864, over cnt = 234(0%), over = 234, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 616, reserve = 602, peak = 616.
PHY-1001 : End initial routed; 6.980250s wall, 10.203125s user + 0.078125s system = 10.281250s CPU (147.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4634(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.520194s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 623, reserve = 609, peak = 623.
PHY-1001 : End phase 2; 8.500517s wall, 11.718750s user + 0.078125s system = 11.796875s CPU (138.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 571864, over cnt = 234(0%), over = 234, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.020240s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 570408, over cnt = 49(0%), over = 49, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.144079s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (119.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 570408, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.079926s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (156.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 570472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.047144s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4634(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.511887s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 46 feed throughs used by 42 nets
PHY-1001 : End commit to database; 0.600875s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.4%)

PHY-1001 : Current memory(MB): used = 654, reserve = 640, peak = 654.
PHY-1001 : End phase 3; 2.581091s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (102.9%)

PHY-1003 : Routed, final wirelength = 570472
PHY-1001 : Current memory(MB): used = 655, reserve = 642, peak = 655.
PHY-1001 : End export database. 0.020016s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.1%)

PHY-1001 : End detail routing;  19.721946s wall, 22.937500s user + 0.171875s system = 23.109375s CPU (117.2%)

RUN-1003 : finish command "route" in  21.990021s wall, 25.406250s user + 0.328125s system = 25.734375s CPU (117.0%)

RUN-1004 : used memory is 622 MB, reserved memory is 610 MB, peak memory is 655 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4603   out of  19600   23.48%
#reg                     2164   out of  19600   11.04%
#le                      5025
  #lut only              2861   out of   5025   56.94%
  #reg only               422   out of   5025    8.40%
  #lut&reg               1742   out of   5025   34.67%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                953
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             43
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_48.q1                                     22
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_48.q0                                     17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_vga_display/display_data_n31_syn_155.f0                        10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_Erosion_Detector/post_img_Bit4_reg_syn_8.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5025   |3460    |1143    |2164    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |666    |439     |108     |395     |2       |0       |
|    command1                          |command                                    |48     |48      |0       |39      |0       |0       |
|    control1                          |control_interface                          |100    |70      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |54      |18      |106     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |54      |18      |106     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |20      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |16      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |121    |61      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |121    |61      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |18      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |20      |0       |29      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |154    |87      |64      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |554    |541     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |171    |171     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |62      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |3245   |2091    |873     |1488    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |121     |45      |77      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |114     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |121     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |116     |45      |75      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |686    |495     |142     |383     |0       |3       |
|      u_Divider_1                     |Divider                                    |172    |103     |32      |98      |0       |0       |
|      u_Divider_2                     |Divider                                    |108    |67      |32      |38      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |155    |101     |45      |65      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |0       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |149    |101     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |724    |441     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |35      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |232    |139     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |716    |433     |235     |256     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |117     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |17      |0       |0       |
|      u_three_martix                  |three_martix                               |224    |131     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |77     |45      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |362    |204     |92      |184     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |149    |102     |47      |58      |0       |0       |
|      u_three_martix_2                |three_martix                               |213    |102     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |154    |118     |36      |64      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |105    |81      |24      |36      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3400  
    #2          2       772   
    #3          3       352   
    #4          4       221   
    #5        5-10      658   
    #6        11-50      94   
    #7       51-100      12   
    #8       101-500     3    
    #9        >500       1    
  Average     2.80            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2800
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5646, pip num: 48760
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 46
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2246 valid insts, and 150509 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.709726s wall, 50.890625s user + 0.437500s system = 51.328125s CPU (1089.8%)

RUN-1004 : used memory is 616 MB, reserved memory is 609 MB, peak memory is 807 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_202220.log"
