{
  "resolvedId": "/home/zepor/ssweb/frontend-container/node_modules/refractor/lang/verilog.js",
  "transforms": [
    {
      "name": "vite:load-fallback",
      "result": "'use strict'\n\nmodule.exports = verilog\nverilog.displayName = 'verilog'\nverilog.aliases = []\nfunction verilog(Prism) {\n  Prism.languages.verilog = {\n    comment: {\n      pattern: /\\/\\/.*|\\/\\*[\\s\\S]*?\\*\\//,\n      greedy: true\n    },\n    string: {\n      pattern: /\"(?:\\\\(?:\\r\\n|[\\s\\S])|[^\"\\\\\\r\\n])*\"/,\n      greedy: true\n    },\n    'kernel-function': {\n      // support for any kernel function (ex: $display())\n      pattern: /\\B\\$\\w+\\b/,\n      alias: 'property'\n    },\n    // support for user defined constants (ex: `define)\n    constant: /\\B`\\w+\\b/,\n    function: /\\b\\w+(?=\\()/,\n    // support for verilog and system verilog keywords\n    keyword:\n      /\\b(?:alias|and|assert|assign|assume|automatic|before|begin|bind|bins|binsof|bit|break|buf|bufif0|bufif1|byte|case|casex|casez|cell|chandle|class|clocking|cmos|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|deassign|default|defparam|design|disable|dist|do|edge|else|end|endcase|endclass|endclocking|endconfig|endfunction|endgenerate|endgroup|endinterface|endmodule|endpackage|endprimitive|endprogram|endproperty|endsequence|endspecify|endtable|endtask|enum|event|expect|export|extends|extern|final|first_match|for|force|foreach|forever|fork|forkjoin|function|generate|genvar|highz0|highz1|if|iff|ifnone|ignore_bins|illegal_bins|import|incdir|include|initial|inout|input|inside|instance|int|integer|interface|intersect|join|join_any|join_none|large|liblist|library|local|localparam|logic|longint|macromodule|matches|medium|modport|module|nand|negedge|new|nmos|nor|noshowcancelled|not|notif0|notif1|null|or|output|package|packed|parameter|pmos|posedge|primitive|priority|program|property|protected|pull0|pull1|pulldown|pullup|pulsestyle_ondetect|pulsestyle_onevent|pure|rand|randc|randcase|randsequence|rcmos|real|realtime|ref|reg|release|repeat|return|rnmos|rpmos|rtran|rtranif0|rtranif1|scalared|sequence|shortint|shortreal|showcancelled|signed|small|solve|specify|specparam|static|string|strong0|strong1|struct|super|supply0|supply1|table|tagged|task|this|throughout|time|timeprecision|timeunit|tran|tranif0|tranif1|tri|tri0|tri1|triand|trior|trireg|type|typedef|union|unique|unsigned|use|uwire|var|vectored|virtual|void|wait|wait_order|wand|weak0|weak1|while|wildcard|wire|with|within|wor|xnor|xor)\\b/,\n    // bold highlighting for all verilog and system verilog logic blocks\n    important: /\\b(?:always|always_comb|always_ff|always_latch)\\b(?: *@)?/,\n    // support for time ticks, vectors, and real numbers\n    number:\n      /\\B##?\\d+|(?:\\b\\d+)?'[odbh] ?[\\da-fzx_?]+|\\b(?:\\d*[._])?\\d+(?:e[-+]?\\d+)?/i,\n    operator: /[-+{}^~%*\\/?=!<>&|]+/,\n    punctuation: /[[\\];(),.:]/\n  }\n}\n",
      "start": 1702937445110,
      "end": 1702937445131,
      "sourcemaps": null
    },
    {
      "name": "vite:react-babel",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "pre"
    },
    {
      "name": "vite:css",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:esbuild",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:json",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:worker",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:define",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:css-post",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:build-html",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:worker-import-meta-url",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:asset-import-meta-url",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "commonjs",
      "result": "import * as commonjsHelpers from \"\u0000commonjsHelpers.js\";\n\nvar verilog_1;\nvar hasRequiredVerilog;\n\nfunction requireVerilog () {\n\tif (hasRequiredVerilog) return verilog_1;\n\thasRequiredVerilog = 1;\n\t'use strict'\n\n\tverilog_1 = verilog\n\tverilog.displayName = 'verilog'\n\tverilog.aliases = []\n\tfunction verilog(Prism) {\n\t  Prism.languages.verilog = {\n\t    comment: {\n\t      pattern: /\\/\\/.*|\\/\\*[\\s\\S]*?\\*\\//,\n\t      greedy: true\n\t    },\n\t    string: {\n\t      pattern: /\"(?:\\\\(?:\\r\\n|[\\s\\S])|[^\"\\\\\\r\\n])*\"/,\n\t      greedy: true\n\t    },\n\t    'kernel-function': {\n\t      // support for any kernel function (ex: $display())\n\t      pattern: /\\B\\$\\w+\\b/,\n\t      alias: 'property'\n\t    },\n\t    // support for user defined constants (ex: `define)\n\t    constant: /\\B`\\w+\\b/,\n\t    function: /\\b\\w+(?=\\()/,\n\t    // support for verilog and system verilog keywords\n\t    keyword:\n\t      /\\b(?:alias|and|assert|assign|assume|automatic|before|begin|bind|bins|binsof|bit|break|buf|bufif0|bufif1|byte|case|casex|casez|cell|chandle|class|clocking|cmos|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|deassign|default|defparam|design|disable|dist|do|edge|else|end|endcase|endclass|endclocking|endconfig|endfunction|endgenerate|endgroup|endinterface|endmodule|endpackage|endprimitive|endprogram|endproperty|endsequence|endspecify|endtable|endtask|enum|event|expect|export|extends|extern|final|first_match|for|force|foreach|forever|fork|forkjoin|function|generate|genvar|highz0|highz1|if|iff|ifnone|ignore_bins|illegal_bins|import|incdir|include|initial|inout|input|inside|instance|int|integer|interface|intersect|join|join_any|join_none|large|liblist|library|local|localparam|logic|longint|macromodule|matches|medium|modport|module|nand|negedge|new|nmos|nor|noshowcancelled|not|notif0|notif1|null|or|output|package|packed|parameter|pmos|posedge|primitive|priority|program|property|protected|pull0|pull1|pulldown|pullup|pulsestyle_ondetect|pulsestyle_onevent|pure|rand|randc|randcase|randsequence|rcmos|real|realtime|ref|reg|release|repeat|return|rnmos|rpmos|rtran|rtranif0|rtranif1|scalared|sequence|shortint|shortreal|showcancelled|signed|small|solve|specify|specparam|static|string|strong0|strong1|struct|super|supply0|supply1|table|tagged|task|this|throughout|time|timeprecision|timeunit|tran|tranif0|tranif1|tri|tri0|tri1|triand|trior|trireg|type|typedef|union|unique|unsigned|use|uwire|var|vectored|virtual|void|wait|wait_order|wand|weak0|weak1|while|wildcard|wire|with|within|wor|xnor|xor)\\b/,\n\t    // bold highlighting for all verilog and system verilog logic blocks\n\t    important: /\\b(?:always|always_comb|always_ff|always_latch)\\b(?: *@)?/,\n\t    // support for time ticks, vectors, and real numbers\n\t    number:\n\t      /\\B##?\\d+|(?:\\b\\d+)?'[odbh] ?[\\da-fzx_?]+|\\b(?:\\d*[._])?\\d+(?:e[-+]?\\d+)?/i,\n\t    operator: /[-+{}^~%*\\/?=!<>&|]+/,\n\t    punctuation: /[[\\];(),.:]/\n\t  }\n\t}\n\treturn verilog_1;\n}\n\nexport { requireVerilog as __require };",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal",
      "sourcemaps": {
        "version": 3,
        "sources": [
          ""
        ],
        "names": [],
        "mappings": ";;;;;;;;CAAA,YAAY;AACZ;AACA,UAAc,GAAG,OAAO;CACxB,OAAO,CAAC,WAAW,GAAG,SAAS;CAC/B,OAAO,CAAC,OAAO,GAAG,EAAE;CACpB,SAAS,OAAO,CAAC,KAAK,EAAE;CACxB,EAAE,KAAK,CAAC,SAAS,CAAC,OAAO,GAAG;CAC5B,IAAI,OAAO,EAAE;CACb,MAAM,OAAO,EAAE,yBAAyB;CACxC,MAAM,MAAM,EAAE,IAAI;CAClB,KAAK;CACL,IAAI,MAAM,EAAE;CACZ,MAAM,OAAO,EAAE,qCAAqC;CACpD,MAAM,MAAM,EAAE,IAAI;CAClB,KAAK;CACL,IAAI,iBAAiB,EAAE;CACvB;CACA,MAAM,OAAO,EAAE,WAAW;CAC1B,MAAM,KAAK,EAAE,UAAU;CACvB,KAAK;CACL;CACA,IAAI,QAAQ,EAAE,UAAU;CACxB,IAAI,QAAQ,EAAE,aAAa;CAC3B;CACA,IAAI,OAAO;CACX,MAAM,+lDAA+lD;CACrmD;CACA,IAAI,SAAS,EAAE,2DAA2D;CAC1E;CACA,IAAI,MAAM;CACV,MAAM,2EAA2E;CACjF,IAAI,QAAQ,EAAE,sBAAsB;CACpC,IAAI,WAAW,EAAE,aAAa;CAC9B,GAAG;CACH"
      }
    },
    {
      "name": "inject",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:dynamic-import-vars",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:import-glob",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:build-import-analysis",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    },
    {
      "name": "vite:reporter",
      "start": 1702937445131,
      "end": 1702937445131,
      "order": "normal"
    }
  ]
}
