INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
