DIGEST cf0678981e8329d15f0bdcd2268f7618
FThieleUniversal.CPU
R15:18 Coq.Lists.List <> <> lib
R36:38 Coq.Init.Nat <> <> lib
R56:61 Coq.ZArith.ZArith <> <> lib
R79:96 ThieleUniversal.TM <> <> lib
R106:118 Coq.Lists.List ListNotations <> mod
def 223:228 <> REG_PC
R235:241 Coq.Arith.PeanoNat Nat sub def
def 261:265 <> REG_Q
def 289:296 <> REG_HEAD
def 317:323 <> REG_SYM
def 345:350 <> REG_Q'
def 373:381 <> REG_WRITE
def 401:408 <> REG_MOVE
def 429:436 <> REG_ADDR
def 457:465 <> REG_TEMP1
def 485:493 <> REG_TEMP2
ind 550:554 <> Instr
constr 572:580 <> LoadConst
constr 603:614 <> LoadIndirect
constr 636:648 <> StoreIndirect
constr 670:676 <> CopyReg
constr 698:705 <> AddConst
constr 728:733 <> AddReg
constr 760:765 <> SubReg
constr 792:793 <> Jz
constr 819:821 <> Jnz
constr 847:850 <> Halt
R592:594 Coq.Init.Datatypes <> nat ind
binder 583:584 <> rd:3
binder 586:588 <> val:4
R625:627 Coq.Init.Datatypes <> nat ind
binder 617:618 <> rd:5
binder 620:621 <> ra:6
R659:661 Coq.Init.Datatypes <> nat ind
binder 651:652 <> ra:7
binder 654:655 <> rv:8
R687:689 Coq.Init.Datatypes <> nat ind
binder 679:680 <> rd:9
binder 682:683 <> rs:10
R717:719 Coq.Init.Datatypes <> nat ind
binder 708:709 <> rd:11
binder 711:713 <> val:12
R749:751 Coq.Init.Datatypes <> nat ind
binder 736:737 <> rd:13
binder 739:741 <> rs1:14
binder 743:745 <> rs2:15
R781:783 Coq.Init.Datatypes <> nat ind
binder 768:769 <> rd:16
binder 771:773 <> rs1:17
binder 775:777 <> rs2:18
R808:810 Coq.Init.Datatypes <> nat ind
binder 796:797 <> rc:19
binder 799:804 <> target:20
R836:838 Coq.Init.Datatypes <> nat ind
binder 824:825 <> rc:21
binder 827:832 <> target:22
scheme 550:554 <> Instr_rect
scheme 550:554 <> Instr_ind
scheme 550:554 <> Instr_rec
scheme 550:554 <> Instr_sind
rec 919:923 <> State
proj 930:933 <> regs
proj 947:949 <> mem
proj 963:966 <> cost
R937:940 Coq.Init.Datatypes <> list ind
R942:944 Coq.Init.Datatypes <> nat ind
R953:956 Coq.Init.Datatypes <> list ind
R958:960 Coq.Init.Datatypes <> nat ind
R970:972 Coq.Init.Datatypes <> nat ind
def 1028:1035 <> read_reg
R1042:1044 Coq.Init.Datatypes <> nat ind
binder 1038:1038 <> r:27
R1053:1057 ThieleUniversal.CPU <> State rec
binder 1048:1049 <> st:28
R1062:1064 Coq.Init.Datatypes <> nat ind
R1069:1071 Coq.Lists.List <> nth def
R1079:1082 ThieleUniversal.CPU <> regs proj
R1075:1076 ThieleUniversal.CPU <> st:28 var
R1073:1073 ThieleUniversal.CPU <> r:27 var
def 1101:1109 <> write_reg
R1118:1120 Coq.Init.Datatypes <> nat ind
binder 1112:1112 <> r:29
binder 1114:1114 <> v:30
R1129:1133 ThieleUniversal.CPU <> State rec
binder 1124:1125 <> st:31
R1138:1142 ThieleUniversal.CPU <> State rec
R1154:1157 ThieleUniversal.CPU <> regs proj
R1154:1157 ThieleUniversal.CPU <> regs proj
R1154:1157 ThieleUniversal.CPU <> regs proj
R1214:1216 ThieleUniversal.CPU <> mem proj
R1214:1216 ThieleUniversal.CPU <> mem proj
R1231:1234 ThieleUniversal.CPU <> cost proj
R1231:1234 ThieleUniversal.CPU <> cost proj
R1180:1183 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1162:1167 Coq.Lists.List <> firstn def
R1175:1178 ThieleUniversal.CPU <> regs proj
R1171:1172 ThieleUniversal.CPU <> st:31 var
R1169:1169 ThieleUniversal.CPU <> r:29 var
R1187:1190 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1184:1184 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R1186:1186 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R1185:1185 ThieleUniversal.CPU <> v:30 var
R1191:1195 Coq.Lists.List <> skipn def
R1207:1210 ThieleUniversal.CPU <> regs proj
R1203:1204 ThieleUniversal.CPU <> st:31 var
R1198:1198 Coq.Init.Datatypes <> S constr
R1200:1200 ThieleUniversal.CPU <> r:29 var
R1225:1227 ThieleUniversal.CPU <> mem proj
R1221:1222 ThieleUniversal.CPU <> st:31 var
R1243:1246 ThieleUniversal.CPU <> cost proj
R1239:1240 ThieleUniversal.CPU <> st:31 var
def 1267:1274 <> read_mem
R1284:1286 Coq.Init.Datatypes <> nat ind
binder 1277:1280 <> addr:32
R1295:1299 ThieleUniversal.CPU <> State rec
binder 1290:1291 <> st:33
R1304:1306 Coq.Init.Datatypes <> nat ind
R1311:1313 Coq.Lists.List <> nth def
R1324:1326 ThieleUniversal.CPU <> mem proj
R1320:1321 ThieleUniversal.CPU <> st:33 var
R1315:1318 ThieleUniversal.CPU <> addr:32 var
def 1345:1353 <> write_mem
R1365:1367 Coq.Init.Datatypes <> nat ind
binder 1356:1359 <> addr:34
binder 1361:1361 <> v:35
R1376:1380 ThieleUniversal.CPU <> State rec
binder 1371:1372 <> st:36
R1385:1389 ThieleUniversal.CPU <> State rec
R1401:1404 ThieleUniversal.CPU <> regs proj
R1401:1404 ThieleUniversal.CPU <> regs proj
R1401:1404 ThieleUniversal.CPU <> regs proj
R1420:1422 ThieleUniversal.CPU <> mem proj
R1420:1422 ThieleUniversal.CPU <> mem proj
R1483:1486 ThieleUniversal.CPU <> cost proj
R1483:1486 ThieleUniversal.CPU <> cost proj
R1413:1416 ThieleUniversal.CPU <> regs proj
R1409:1410 ThieleUniversal.CPU <> st:36 var
R1447:1450 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1427:1432 Coq.Lists.List <> firstn def
R1443:1445 ThieleUniversal.CPU <> mem proj
R1439:1440 ThieleUniversal.CPU <> st:36 var
R1434:1437 ThieleUniversal.CPU <> addr:34 var
R1454:1457 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R1451:1451 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R1453:1453 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R1452:1452 ThieleUniversal.CPU <> v:35 var
R1458:1462 Coq.Lists.List <> skipn def
R1477:1479 ThieleUniversal.CPU <> mem proj
R1473:1474 ThieleUniversal.CPU <> st:36 var
R1465:1465 Coq.Init.Datatypes <> S constr
R1467:1470 ThieleUniversal.CPU <> addr:34 var
R1495:1498 ThieleUniversal.CPU <> cost proj
R1491:1492 ThieleUniversal.CPU <> st:36 var
def 1579:1588 <> instr_cost
R1595:1599 ThieleUniversal.CPU <> Instr ind
binder 1591:1591 <> i:37
R1604:1606 Coq.Init.Datatypes <> nat ind
R1621:1621 ThieleUniversal.CPU <> i:37 var
R1634:1642 ThieleUniversal.CPU <> LoadConst constr
R1659:1670 ThieleUniversal.CPU <> LoadIndirect constr
R1687:1699 ThieleUniversal.CPU <> StoreIndirect constr
R1754:1760 ThieleUniversal.CPU <> CopyReg constr
R1777:1784 ThieleUniversal.CPU <> AddConst constr
R1801:1806 ThieleUniversal.CPU <> AddReg constr
R1825:1830 ThieleUniversal.CPU <> SubReg constr
R1849:1850 ThieleUniversal.CPU <> Jz constr
R1867:1869 ThieleUniversal.CPU <> Jnz constr
R1886:1889 ThieleUniversal.CPU <> Halt constr
def 1957:1960 <> step
R1967:1971 ThieleUniversal.CPU <> Instr ind
binder 1963:1963 <> i:39
R1980:1984 ThieleUniversal.CPU <> State rec
binder 1975:1976 <> st:40
R1989:1993 ThieleUniversal.CPU <> State rec
R2012:2019 ThieleUniversal.CPU <> read_reg def
R2021:2026 ThieleUniversal.CPU <> REG_PC def
R2028:2029 ThieleUniversal.CPU <> st:40 var
binder 2006:2007 <> pc:41
R2049:2057 ThieleUniversal.CPU <> write_reg def
R2059:2064 ThieleUniversal.CPU <> REG_PC def
R2067:2067 Coq.Init.Datatypes <> S constr
R2069:2070 ThieleUniversal.CPU <> pc:41 var
R2073:2074 ThieleUniversal.CPU <> st:40 var
binder 2042:2044 <> st':42
R2101:2101 ThieleUniversal.CPU <> i:39 var
R2114:2122 ThieleUniversal.CPU <> LoadConst constr
R2135:2143 ThieleUniversal.CPU <> write_reg def
R2150:2152 ThieleUniversal.CPU <> st':42 var
R2160:2171 ThieleUniversal.CPU <> LoadIndirect constr
R2183:2191 ThieleUniversal.CPU <> write_reg def
R2197:2204 ThieleUniversal.CPU <> read_mem def
R2207:2214 ThieleUniversal.CPU <> read_reg def
R2219:2220 ThieleUniversal.CPU <> st:40 var
R2223:2224 ThieleUniversal.CPU <> st:40 var
R2227:2229 ThieleUniversal.CPU <> st':42 var
R2237:2249 ThieleUniversal.CPU <> StoreIndirect constr
R2260:2268 ThieleUniversal.CPU <> write_mem def
R2271:2278 ThieleUniversal.CPU <> read_reg def
R2283:2284 ThieleUniversal.CPU <> st:40 var
R2288:2295 ThieleUniversal.CPU <> read_reg def
R2300:2301 ThieleUniversal.CPU <> st:40 var
R2304:2306 ThieleUniversal.CPU <> st':42 var
R2314:2320 ThieleUniversal.CPU <> CopyReg constr
R2335:2343 ThieleUniversal.CPU <> write_reg def
R2349:2356 ThieleUniversal.CPU <> read_reg def
R2361:2362 ThieleUniversal.CPU <> st:40 var
R2365:2367 ThieleUniversal.CPU <> st':42 var
R2375:2382 ThieleUniversal.CPU <> AddConst constr
R2396:2404 ThieleUniversal.CPU <> write_reg def
R2424:2426 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R2410:2417 ThieleUniversal.CPU <> read_reg def
R2422:2423 ThieleUniversal.CPU <> st:40 var
R2430:2432 ThieleUniversal.CPU <> st':42 var
R2440:2445 ThieleUniversal.CPU <> AddReg constr
R2461:2469 ThieleUniversal.CPU <> write_reg def
R2490:2492 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R2475:2482 ThieleUniversal.CPU <> read_reg def
R2488:2489 ThieleUniversal.CPU <> st:40 var
R2493:2500 ThieleUniversal.CPU <> read_reg def
R2506:2507 ThieleUniversal.CPU <> st:40 var
R2510:2512 ThieleUniversal.CPU <> st':42 var
R2520:2525 ThieleUniversal.CPU <> SubReg constr
R2541:2549 ThieleUniversal.CPU <> write_reg def
R2570:2572 Coq.Init.Nat <> ::nat_scope:x_'-'_x not
R2555:2562 ThieleUniversal.CPU <> read_reg def
R2568:2569 ThieleUniversal.CPU <> st:40 var
R2573:2580 ThieleUniversal.CPU <> read_reg def
R2586:2587 ThieleUniversal.CPU <> st:40 var
R2590:2592 ThieleUniversal.CPU <> st':42 var
R2600:2601 ThieleUniversal.CPU <> Jz constr
R2624:2630 Coq.Arith.PeanoNat Nat eqb def
R2633:2640 ThieleUniversal.CPU <> read_reg def
R2645:2646 ThieleUniversal.CPU <> st:40 var
R2688:2690 ThieleUniversal.CPU <> st':42 var
R2656:2664 ThieleUniversal.CPU <> write_reg def
R2666:2671 ThieleUniversal.CPU <> REG_PC def
R2680:2681 ThieleUniversal.CPU <> st:40 var
R2698:2700 ThieleUniversal.CPU <> Jnz constr
R2722:2728 Coq.Arith.PeanoNat Nat eqb def
R2731:2738 ThieleUniversal.CPU <> read_reg def
R2743:2744 ThieleUniversal.CPU <> st:40 var
R2763:2771 ThieleUniversal.CPU <> write_reg def
R2773:2778 ThieleUniversal.CPU <> REG_PC def
R2787:2788 ThieleUniversal.CPU <> st:40 var
R2754:2756 ThieleUniversal.CPU <> st':42 var
R2796:2799 ThieleUniversal.CPU <> Halt constr
R2817:2818 ThieleUniversal.CPU <> st:40 var
binder 2087:2090 <> st'':44
R2838:2841 ThieleUniversal.CPU <> regs proj
R2838:2841 ThieleUniversal.CPU <> regs proj
R2838:2841 ThieleUniversal.CPU <> regs proj
R2859:2861 ThieleUniversal.CPU <> mem proj
R2859:2861 ThieleUniversal.CPU <> mem proj
R2878:2881 ThieleUniversal.CPU <> cost proj
R2878:2881 ThieleUniversal.CPU <> cost proj
R2852:2855 ThieleUniversal.CPU <> regs proj
R2846:2849 ThieleUniversal.CPU <> st'':44 var
R2872:2874 ThieleUniversal.CPU <> mem proj
R2866:2869 ThieleUniversal.CPU <> st'':44 var
R2897:2899 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R2892:2895 ThieleUniversal.CPU <> cost proj
R2886:2889 ThieleUniversal.CPU <> st'':44 var
R2900:2909 ThieleUniversal.CPU <> instr_cost def
R2911:2911 ThieleUniversal.CPU <> i:39 var
prf 3005:3020 <> read_pc_write_pc
binder 3031:3031 <> v:45
binder 3033:3034 <> st:46
R3080:3082 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3041:3048 ThieleUniversal.CPU <> read_reg def
R3050:3055 ThieleUniversal.CPU <> REG_PC def
R3058:3066 ThieleUniversal.CPU <> write_reg def
R3068:3073 ThieleUniversal.CPU <> REG_PC def
R3075:3075 ThieleUniversal.CPU <> v:45 var
R3077:3078 ThieleUniversal.CPU <> st:46 var
R3083:3083 ThieleUniversal.CPU <> v:45 var
R3119:3126 ThieleUniversal.CPU <> read_reg def
R3129:3137 ThieleUniversal.CPU <> write_reg def
prf 3176:3194 <> read_pc_write_nonpc
binder 3205:3206 <> rd:47
binder 3208:3208 <> v:48
binder 3210:3211 <> st:49
R3230:3233 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3220:3223 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3218:3219 ThieleUniversal.CPU <> rd:47 var
R3224:3229 ThieleUniversal.CPU <> REG_PC def
R3247:3254 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3241:3244 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3234:3237 ThieleUniversal.CPU <> regs proj
R3239:3240 ThieleUniversal.CPU <> st:49 var
R3245:3246 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R3290:3292 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3255:3262 ThieleUniversal.CPU <> read_reg def
R3264:3269 ThieleUniversal.CPU <> REG_PC def
R3272:3280 ThieleUniversal.CPU <> write_reg def
R3282:3283 ThieleUniversal.CPU <> rd:47 var
R3285:3285 ThieleUniversal.CPU <> v:48 var
R3287:3288 ThieleUniversal.CPU <> st:49 var
R3293:3300 ThieleUniversal.CPU <> read_reg def
R3302:3307 ThieleUniversal.CPU <> REG_PC def
R3309:3310 ThieleUniversal.CPU <> st:49 var
R3359:3366 ThieleUniversal.CPU <> read_reg def
R3369:3377 ThieleUniversal.CPU <> write_reg def
R3446:3449 ThieleUniversal.CPU <> regs proj
R3446:3449 ThieleUniversal.CPU <> regs proj
prf 3511:3527 <> read_pc_write_mem
binder 3538:3541 <> addr:50
binder 3543:3543 <> v:51
binder 3545:3546 <> st:52
R3590:3592 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3553:3560 ThieleUniversal.CPU <> read_reg def
R3562:3567 ThieleUniversal.CPU <> REG_PC def
R3570:3578 ThieleUniversal.CPU <> write_mem def
R3580:3583 ThieleUniversal.CPU <> addr:50 var
R3585:3585 ThieleUniversal.CPU <> v:51 var
R3587:3588 ThieleUniversal.CPU <> st:52 var
R3593:3600 ThieleUniversal.CPU <> read_reg def
R3602:3607 ThieleUniversal.CPU <> REG_PC def
R3609:3610 ThieleUniversal.CPU <> st:52 var
R3651:3658 ThieleUniversal.CPU <> read_reg def
R3661:3669 ThieleUniversal.CPU <> write_mem def
def 3774:3785 <> pc_unchanged
R3790:3794 ThieleUniversal.CPU <> Instr ind
binder 3788:3788 <> i:53
R3817:3817 ThieleUniversal.CPU <> i:53 var
R3830:3838 ThieleUniversal.CPU <> LoadConst constr
R3847:3858 ThieleUniversal.CPU <> LoadIndirect constr
R3867:3873 ThieleUniversal.CPU <> CopyReg constr
R3886:3893 ThieleUniversal.CPU <> AddConst constr
R3902:3907 ThieleUniversal.CPU <> AddReg constr
R3918:3923 ThieleUniversal.CPU <> SubReg constr
R3937:3940 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3941:3946 ThieleUniversal.CPU <> REG_PC def
R3937:3940 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3941:3946 ThieleUniversal.CPU <> REG_PC def
R3937:3940 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3941:3946 ThieleUniversal.CPU <> REG_PC def
R3937:3940 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3941:3946 ThieleUniversal.CPU <> REG_PC def
R3937:3940 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3941:3946 ThieleUniversal.CPU <> REG_PC def
R3937:3940 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3941:3946 ThieleUniversal.CPU <> REG_PC def
R3954:3966 ThieleUniversal.CPU <> StoreIndirect constr
R3975:3978 Coq.Init.Logic <> True ind
R3991:3995 Coq.Init.Logic <> False ind
prf 4015:4026 <> step_pc_succ
binder 4037:4037 <> i:55
binder 4039:4040 <> st:56
R4061:4068 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4047:4058 ThieleUniversal.CPU <> pc_unchanged def
R4060:4060 ThieleUniversal.CPU <> i:55 var
R4096:4098 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4069:4076 ThieleUniversal.CPU <> read_reg def
R4078:4083 ThieleUniversal.CPU <> REG_PC def
R4086:4089 ThieleUniversal.CPU <> step def
R4091:4091 ThieleUniversal.CPU <> i:55 var
R4093:4094 ThieleUniversal.CPU <> st:56 var
R4099:4099 Coq.Init.Datatypes <> S constr
R4102:4109 ThieleUniversal.CPU <> read_reg def
R4111:4116 ThieleUniversal.CPU <> REG_PC def
R4118:4119 ThieleUniversal.CPU <> st:56 var
R4355:4358 ThieleUniversal.CPU <> step def
R4449:4452 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4398:4401 ThieleUniversal.CPU <> regs proj
R4404:4412 ThieleUniversal.CPU <> write_reg def
R4414:4419 ThieleUniversal.CPU <> REG_PC def
R4422:4422 Coq.Init.Datatypes <> S constr
R4425:4432 ThieleUniversal.CPU <> read_reg def
R4434:4439 ThieleUniversal.CPU <> REG_PC def
R4453:4454 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R4477:4485 ThieleUniversal.CPU <> write_reg def
R4449:4452 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4398:4401 ThieleUniversal.CPU <> regs proj
R4404:4412 ThieleUniversal.CPU <> write_reg def
R4414:4419 ThieleUniversal.CPU <> REG_PC def
R4422:4422 Coq.Init.Datatypes <> S constr
R4425:4432 ThieleUniversal.CPU <> read_reg def
R4434:4439 ThieleUniversal.CPU <> REG_PC def
R4453:4454 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R4537:4544 ThieleUniversal.CPU <> read_reg def
R4546:4551 ThieleUniversal.CPU <> REG_PC def
R4554:4562 ThieleUniversal.CPU <> write_reg def
R4564:4569 ThieleUniversal.CPU <> REG_PC def
R4572:4572 Coq.Init.Datatypes <> S constr
R4575:4582 ThieleUniversal.CPU <> read_reg def
R4584:4589 ThieleUniversal.CPU <> REG_PC def
R4522:4529 Coq.Init.Logic <> eq_trans thm
R4537:4544 ThieleUniversal.CPU <> read_reg def
R4546:4551 ThieleUniversal.CPU <> REG_PC def
R4554:4562 ThieleUniversal.CPU <> write_reg def
R4564:4569 ThieleUniversal.CPU <> REG_PC def
R4572:4572 Coq.Init.Datatypes <> S constr
R4575:4582 ThieleUniversal.CPU <> read_reg def
R4584:4589 ThieleUniversal.CPU <> REG_PC def
R4522:4529 Coq.Init.Logic <> eq_trans thm
R4615:4633 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R4651:4659 ThieleUniversal.CPU <> write_reg def
R4661:4666 ThieleUniversal.CPU <> REG_PC def
R4669:4669 Coq.Init.Datatypes <> S constr
R4672:4679 ThieleUniversal.CPU <> read_reg def
R4681:4686 ThieleUniversal.CPU <> REG_PC def
R4615:4633 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R4651:4659 ThieleUniversal.CPU <> write_reg def
R4661:4666 ThieleUniversal.CPU <> REG_PC def
R4669:4669 Coq.Init.Datatypes <> S constr
R4672:4679 ThieleUniversal.CPU <> read_reg def
R4681:4686 ThieleUniversal.CPU <> REG_PC def
R4723:4738 ThieleUniversal.CPU <> read_pc_write_pc thm
R4723:4738 ThieleUniversal.CPU <> read_pc_write_pc thm
R4723:4738 ThieleUniversal.CPU <> read_pc_write_pc thm
R4838:4841 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4787:4790 ThieleUniversal.CPU <> regs proj
R4793:4801 ThieleUniversal.CPU <> write_reg def
R4803:4808 ThieleUniversal.CPU <> REG_PC def
R4811:4811 Coq.Init.Datatypes <> S constr
R4814:4821 ThieleUniversal.CPU <> read_reg def
R4823:4828 ThieleUniversal.CPU <> REG_PC def
R4842:4843 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R4866:4874 ThieleUniversal.CPU <> write_reg def
R4838:4841 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4787:4790 ThieleUniversal.CPU <> regs proj
R4793:4801 ThieleUniversal.CPU <> write_reg def
R4803:4808 ThieleUniversal.CPU <> REG_PC def
R4811:4811 Coq.Init.Datatypes <> S constr
R4814:4821 ThieleUniversal.CPU <> read_reg def
R4823:4828 ThieleUniversal.CPU <> REG_PC def
R4842:4843 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R4926:4933 ThieleUniversal.CPU <> read_reg def
R4935:4940 ThieleUniversal.CPU <> REG_PC def
R4943:4951 ThieleUniversal.CPU <> write_reg def
R4953:4958 ThieleUniversal.CPU <> REG_PC def
R4961:4961 Coq.Init.Datatypes <> S constr
R4964:4971 ThieleUniversal.CPU <> read_reg def
R4973:4978 ThieleUniversal.CPU <> REG_PC def
R4911:4918 Coq.Init.Logic <> eq_trans thm
R4926:4933 ThieleUniversal.CPU <> read_reg def
R4935:4940 ThieleUniversal.CPU <> REG_PC def
R4943:4951 ThieleUniversal.CPU <> write_reg def
R4953:4958 ThieleUniversal.CPU <> REG_PC def
R4961:4961 Coq.Init.Datatypes <> S constr
R4964:4971 ThieleUniversal.CPU <> read_reg def
R4973:4978 ThieleUniversal.CPU <> REG_PC def
R4911:4918 Coq.Init.Logic <> eq_trans thm
R5004:5022 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R5041:5048 ThieleUniversal.CPU <> read_mem def
R5051:5058 ThieleUniversal.CPU <> read_reg def
R5072:5080 ThieleUniversal.CPU <> write_reg def
R5082:5087 ThieleUniversal.CPU <> REG_PC def
R5090:5090 Coq.Init.Datatypes <> S constr
R5093:5100 ThieleUniversal.CPU <> read_reg def
R5102:5107 ThieleUniversal.CPU <> REG_PC def
R5004:5022 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R5041:5048 ThieleUniversal.CPU <> read_mem def
R5051:5058 ThieleUniversal.CPU <> read_reg def
R5072:5080 ThieleUniversal.CPU <> write_reg def
R5082:5087 ThieleUniversal.CPU <> REG_PC def
R5090:5090 Coq.Init.Datatypes <> S constr
R5093:5100 ThieleUniversal.CPU <> read_reg def
R5102:5107 ThieleUniversal.CPU <> REG_PC def
R5144:5159 ThieleUniversal.CPU <> read_pc_write_pc thm
R5144:5159 ThieleUniversal.CPU <> read_pc_write_pc thm
R5144:5159 ThieleUniversal.CPU <> read_pc_write_pc thm
R5222:5229 ThieleUniversal.CPU <> read_reg def
R5231:5236 ThieleUniversal.CPU <> REG_PC def
R5239:5247 ThieleUniversal.CPU <> write_reg def
R5249:5254 ThieleUniversal.CPU <> REG_PC def
R5257:5257 Coq.Init.Datatypes <> S constr
R5260:5267 ThieleUniversal.CPU <> read_reg def
R5269:5274 ThieleUniversal.CPU <> REG_PC def
R5207:5214 Coq.Init.Logic <> eq_trans thm
R5222:5229 ThieleUniversal.CPU <> read_reg def
R5231:5236 ThieleUniversal.CPU <> REG_PC def
R5239:5247 ThieleUniversal.CPU <> write_reg def
R5249:5254 ThieleUniversal.CPU <> REG_PC def
R5257:5257 Coq.Init.Datatypes <> S constr
R5260:5267 ThieleUniversal.CPU <> read_reg def
R5269:5274 ThieleUniversal.CPU <> REG_PC def
R5207:5214 Coq.Init.Logic <> eq_trans thm
R5300:5316 ThieleUniversal.CPU <> read_pc_write_mem thm
R5319:5326 ThieleUniversal.CPU <> read_reg def
R5342:5349 ThieleUniversal.CPU <> read_reg def
R5359:5367 ThieleUniversal.CPU <> write_reg def
R5369:5374 ThieleUniversal.CPU <> REG_PC def
R5377:5377 Coq.Init.Datatypes <> S constr
R5380:5387 ThieleUniversal.CPU <> read_reg def
R5389:5394 ThieleUniversal.CPU <> REG_PC def
R5300:5316 ThieleUniversal.CPU <> read_pc_write_mem thm
R5319:5326 ThieleUniversal.CPU <> read_reg def
R5342:5349 ThieleUniversal.CPU <> read_reg def
R5359:5367 ThieleUniversal.CPU <> write_reg def
R5369:5374 ThieleUniversal.CPU <> REG_PC def
R5377:5377 Coq.Init.Datatypes <> S constr
R5380:5387 ThieleUniversal.CPU <> read_reg def
R5389:5394 ThieleUniversal.CPU <> REG_PC def
R5421:5436 ThieleUniversal.CPU <> read_pc_write_pc thm
R5421:5436 ThieleUniversal.CPU <> read_pc_write_pc thm
R5421:5436 ThieleUniversal.CPU <> read_pc_write_pc thm
R5531:5534 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5480:5483 ThieleUniversal.CPU <> regs proj
R5486:5494 ThieleUniversal.CPU <> write_reg def
R5496:5501 ThieleUniversal.CPU <> REG_PC def
R5504:5504 Coq.Init.Datatypes <> S constr
R5507:5514 ThieleUniversal.CPU <> read_reg def
R5516:5521 ThieleUniversal.CPU <> REG_PC def
R5535:5536 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R5559:5567 ThieleUniversal.CPU <> write_reg def
R5531:5534 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5480:5483 ThieleUniversal.CPU <> regs proj
R5486:5494 ThieleUniversal.CPU <> write_reg def
R5496:5501 ThieleUniversal.CPU <> REG_PC def
R5504:5504 Coq.Init.Datatypes <> S constr
R5507:5514 ThieleUniversal.CPU <> read_reg def
R5516:5521 ThieleUniversal.CPU <> REG_PC def
R5535:5536 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R5619:5626 ThieleUniversal.CPU <> read_reg def
R5628:5633 ThieleUniversal.CPU <> REG_PC def
R5636:5644 ThieleUniversal.CPU <> write_reg def
R5646:5651 ThieleUniversal.CPU <> REG_PC def
R5654:5654 Coq.Init.Datatypes <> S constr
R5657:5664 ThieleUniversal.CPU <> read_reg def
R5666:5671 ThieleUniversal.CPU <> REG_PC def
R5604:5611 Coq.Init.Logic <> eq_trans thm
R5619:5626 ThieleUniversal.CPU <> read_reg def
R5628:5633 ThieleUniversal.CPU <> REG_PC def
R5636:5644 ThieleUniversal.CPU <> write_reg def
R5646:5651 ThieleUniversal.CPU <> REG_PC def
R5654:5654 Coq.Init.Datatypes <> S constr
R5657:5664 ThieleUniversal.CPU <> read_reg def
R5666:5671 ThieleUniversal.CPU <> REG_PC def
R5604:5611 Coq.Init.Logic <> eq_trans thm
R5697:5715 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R5726:5733 ThieleUniversal.CPU <> read_reg def
R5743:5751 ThieleUniversal.CPU <> write_reg def
R5753:5758 ThieleUniversal.CPU <> REG_PC def
R5761:5761 Coq.Init.Datatypes <> S constr
R5764:5771 ThieleUniversal.CPU <> read_reg def
R5773:5778 ThieleUniversal.CPU <> REG_PC def
R5697:5715 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R5726:5733 ThieleUniversal.CPU <> read_reg def
R5743:5751 ThieleUniversal.CPU <> write_reg def
R5753:5758 ThieleUniversal.CPU <> REG_PC def
R5761:5761 Coq.Init.Datatypes <> S constr
R5764:5771 ThieleUniversal.CPU <> read_reg def
R5773:5778 ThieleUniversal.CPU <> REG_PC def
R5815:5830 ThieleUniversal.CPU <> read_pc_write_pc thm
R5815:5830 ThieleUniversal.CPU <> read_pc_write_pc thm
R5815:5830 ThieleUniversal.CPU <> read_pc_write_pc thm
R5926:5929 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5875:5878 ThieleUniversal.CPU <> regs proj
R5881:5889 ThieleUniversal.CPU <> write_reg def
R5891:5896 ThieleUniversal.CPU <> REG_PC def
R5899:5899 Coq.Init.Datatypes <> S constr
R5902:5909 ThieleUniversal.CPU <> read_reg def
R5911:5916 ThieleUniversal.CPU <> REG_PC def
R5930:5931 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R5954:5962 ThieleUniversal.CPU <> write_reg def
R5926:5929 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5875:5878 ThieleUniversal.CPU <> regs proj
R5881:5889 ThieleUniversal.CPU <> write_reg def
R5891:5896 ThieleUniversal.CPU <> REG_PC def
R5899:5899 Coq.Init.Datatypes <> S constr
R5902:5909 ThieleUniversal.CPU <> read_reg def
R5911:5916 ThieleUniversal.CPU <> REG_PC def
R5930:5931 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R6014:6021 ThieleUniversal.CPU <> read_reg def
R6023:6028 ThieleUniversal.CPU <> REG_PC def
R6031:6039 ThieleUniversal.CPU <> write_reg def
R6041:6046 ThieleUniversal.CPU <> REG_PC def
R6049:6049 Coq.Init.Datatypes <> S constr
R6052:6059 ThieleUniversal.CPU <> read_reg def
R6061:6066 ThieleUniversal.CPU <> REG_PC def
R5999:6006 Coq.Init.Logic <> eq_trans thm
R6014:6021 ThieleUniversal.CPU <> read_reg def
R6023:6028 ThieleUniversal.CPU <> REG_PC def
R6031:6039 ThieleUniversal.CPU <> write_reg def
R6041:6046 ThieleUniversal.CPU <> REG_PC def
R6049:6049 Coq.Init.Datatypes <> S constr
R6052:6059 ThieleUniversal.CPU <> read_reg def
R6061:6066 ThieleUniversal.CPU <> REG_PC def
R5999:6006 Coq.Init.Logic <> eq_trans thm
R6092:6110 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R6138:6140 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R6120:6127 ThieleUniversal.CPU <> read_reg def
R6149:6157 ThieleUniversal.CPU <> write_reg def
R6159:6164 ThieleUniversal.CPU <> REG_PC def
R6167:6167 Coq.Init.Datatypes <> S constr
R6170:6177 ThieleUniversal.CPU <> read_reg def
R6179:6184 ThieleUniversal.CPU <> REG_PC def
R6092:6110 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R6138:6140 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R6120:6127 ThieleUniversal.CPU <> read_reg def
R6149:6157 ThieleUniversal.CPU <> write_reg def
R6159:6164 ThieleUniversal.CPU <> REG_PC def
R6167:6167 Coq.Init.Datatypes <> S constr
R6170:6177 ThieleUniversal.CPU <> read_reg def
R6179:6184 ThieleUniversal.CPU <> REG_PC def
R6221:6236 ThieleUniversal.CPU <> read_pc_write_pc thm
R6221:6236 ThieleUniversal.CPU <> read_pc_write_pc thm
R6221:6236 ThieleUniversal.CPU <> read_pc_write_pc thm
R6330:6333 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R6279:6282 ThieleUniversal.CPU <> regs proj
R6285:6293 ThieleUniversal.CPU <> write_reg def
R6295:6300 ThieleUniversal.CPU <> REG_PC def
R6303:6303 Coq.Init.Datatypes <> S constr
R6306:6313 ThieleUniversal.CPU <> read_reg def
R6315:6320 ThieleUniversal.CPU <> REG_PC def
R6334:6335 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R6358:6366 ThieleUniversal.CPU <> write_reg def
R6330:6333 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R6279:6282 ThieleUniversal.CPU <> regs proj
R6285:6293 ThieleUniversal.CPU <> write_reg def
R6295:6300 ThieleUniversal.CPU <> REG_PC def
R6303:6303 Coq.Init.Datatypes <> S constr
R6306:6313 ThieleUniversal.CPU <> read_reg def
R6315:6320 ThieleUniversal.CPU <> REG_PC def
R6334:6335 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R6418:6425 ThieleUniversal.CPU <> read_reg def
R6427:6432 ThieleUniversal.CPU <> REG_PC def
R6435:6443 ThieleUniversal.CPU <> write_reg def
R6445:6450 ThieleUniversal.CPU <> REG_PC def
R6453:6453 Coq.Init.Datatypes <> S constr
R6456:6463 ThieleUniversal.CPU <> read_reg def
R6465:6470 ThieleUniversal.CPU <> REG_PC def
R6403:6410 Coq.Init.Logic <> eq_trans thm
R6418:6425 ThieleUniversal.CPU <> read_reg def
R6427:6432 ThieleUniversal.CPU <> REG_PC def
R6435:6443 ThieleUniversal.CPU <> write_reg def
R6445:6450 ThieleUniversal.CPU <> REG_PC def
R6453:6453 Coq.Init.Datatypes <> S constr
R6456:6463 ThieleUniversal.CPU <> read_reg def
R6465:6470 ThieleUniversal.CPU <> REG_PC def
R6403:6410 Coq.Init.Logic <> eq_trans thm
R6496:6514 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R6541:6543 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R6527:6534 ThieleUniversal.CPU <> read_reg def
R6544:6551 ThieleUniversal.CPU <> read_reg def
R6561:6569 ThieleUniversal.CPU <> write_reg def
R6571:6576 ThieleUniversal.CPU <> REG_PC def
R6579:6579 Coq.Init.Datatypes <> S constr
R6582:6589 ThieleUniversal.CPU <> read_reg def
R6591:6596 ThieleUniversal.CPU <> REG_PC def
R6496:6514 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R6541:6543 Coq.Init.Nat <> ::nat_scope:x_'+'_x not
R6527:6534 ThieleUniversal.CPU <> read_reg def
R6544:6551 ThieleUniversal.CPU <> read_reg def
R6561:6569 ThieleUniversal.CPU <> write_reg def
R6571:6576 ThieleUniversal.CPU <> REG_PC def
R6579:6579 Coq.Init.Datatypes <> S constr
R6582:6589 ThieleUniversal.CPU <> read_reg def
R6591:6596 ThieleUniversal.CPU <> REG_PC def
R6633:6648 ThieleUniversal.CPU <> read_pc_write_pc thm
R6633:6648 ThieleUniversal.CPU <> read_pc_write_pc thm
R6633:6648 ThieleUniversal.CPU <> read_pc_write_pc thm
R6742:6745 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R6691:6694 ThieleUniversal.CPU <> regs proj
R6697:6705 ThieleUniversal.CPU <> write_reg def
R6707:6712 ThieleUniversal.CPU <> REG_PC def
R6715:6715 Coq.Init.Datatypes <> S constr
R6718:6725 ThieleUniversal.CPU <> read_reg def
R6727:6732 ThieleUniversal.CPU <> REG_PC def
R6746:6747 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R6770:6778 ThieleUniversal.CPU <> write_reg def
R6742:6745 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R6691:6694 ThieleUniversal.CPU <> regs proj
R6697:6705 ThieleUniversal.CPU <> write_reg def
R6707:6712 ThieleUniversal.CPU <> REG_PC def
R6715:6715 Coq.Init.Datatypes <> S constr
R6718:6725 ThieleUniversal.CPU <> read_reg def
R6727:6732 ThieleUniversal.CPU <> REG_PC def
R6746:6747 Coq.Lists.List ListNotations ::list_scope:'['_']' not
R6830:6837 ThieleUniversal.CPU <> read_reg def
R6839:6844 ThieleUniversal.CPU <> REG_PC def
R6847:6855 ThieleUniversal.CPU <> write_reg def
R6857:6862 ThieleUniversal.CPU <> REG_PC def
R6865:6865 Coq.Init.Datatypes <> S constr
R6868:6875 ThieleUniversal.CPU <> read_reg def
R6877:6882 ThieleUniversal.CPU <> REG_PC def
R6815:6822 Coq.Init.Logic <> eq_trans thm
R6830:6837 ThieleUniversal.CPU <> read_reg def
R6839:6844 ThieleUniversal.CPU <> REG_PC def
R6847:6855 ThieleUniversal.CPU <> write_reg def
R6857:6862 ThieleUniversal.CPU <> REG_PC def
R6865:6865 Coq.Init.Datatypes <> S constr
R6868:6875 ThieleUniversal.CPU <> read_reg def
R6877:6882 ThieleUniversal.CPU <> REG_PC def
R6815:6822 Coq.Init.Logic <> eq_trans thm
R6908:6926 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R6950:6952 Coq.Init.Nat <> ::nat_scope:x_'-'_x not
R6936:6943 ThieleUniversal.CPU <> read_reg def
R6953:6960 ThieleUniversal.CPU <> read_reg def
R6970:6978 ThieleUniversal.CPU <> write_reg def
R6980:6985 ThieleUniversal.CPU <> REG_PC def
R6988:6988 Coq.Init.Datatypes <> S constr
R6991:6998 ThieleUniversal.CPU <> read_reg def
R7000:7005 ThieleUniversal.CPU <> REG_PC def
R6908:6926 ThieleUniversal.CPU <> read_pc_write_nonpc thm
R6950:6952 Coq.Init.Nat <> ::nat_scope:x_'-'_x not
R6936:6943 ThieleUniversal.CPU <> read_reg def
R6953:6960 ThieleUniversal.CPU <> read_reg def
R6970:6978 ThieleUniversal.CPU <> write_reg def
R6980:6985 ThieleUniversal.CPU <> REG_PC def
R6988:6988 Coq.Init.Datatypes <> S constr
R6991:6998 ThieleUniversal.CPU <> read_reg def
R7000:7005 ThieleUniversal.CPU <> REG_PC def
R7042:7057 ThieleUniversal.CPU <> read_pc_write_pc thm
R7042:7057 ThieleUniversal.CPU <> read_pc_write_pc thm
R7042:7057 ThieleUniversal.CPU <> read_pc_write_pc thm
prf 7226:7237 <> step_jz_true
binder 7248:7249 <> rc:57
binder 7251:7256 <> target:58
binder 7258:7259 <> st:59
R7299:7306 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7292:7294 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7266:7272 Coq.Arith.PeanoNat Nat eqb def
R7275:7282 ThieleUniversal.CPU <> read_reg def
R7284:7285 ThieleUniversal.CPU <> rc:57 var
R7287:7288 ThieleUniversal.CPU <> st:59 var
R7295:7298 Coq.Init.Datatypes <> true constr
R7347:7349 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7307:7314 ThieleUniversal.CPU <> read_reg def
R7316:7321 ThieleUniversal.CPU <> REG_PC def
R7324:7327 ThieleUniversal.CPU <> step def
R7330:7331 ThieleUniversal.CPU <> Jz constr
R7333:7334 ThieleUniversal.CPU <> rc:57 var
R7336:7341 ThieleUniversal.CPU <> target:58 var
R7344:7345 ThieleUniversal.CPU <> st:59 var
R7350:7355 ThieleUniversal.CPU <> target:58 var
R7407:7410 ThieleUniversal.CPU <> step def
prf 7462:7474 <> step_jz_false
binder 7485:7486 <> rc:60
binder 7488:7493 <> target:61
binder 7495:7496 <> st:62
R7537:7544 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7529:7531 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7503:7509 Coq.Arith.PeanoNat Nat eqb def
R7512:7519 ThieleUniversal.CPU <> read_reg def
R7521:7522 ThieleUniversal.CPU <> rc:60 var
R7524:7525 ThieleUniversal.CPU <> st:62 var
R7532:7536 Coq.Init.Datatypes <> false constr
R7585:7587 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7545:7552 ThieleUniversal.CPU <> read_reg def
R7554:7559 ThieleUniversal.CPU <> REG_PC def
R7562:7565 ThieleUniversal.CPU <> step def
R7568:7569 ThieleUniversal.CPU <> Jz constr
R7571:7572 ThieleUniversal.CPU <> rc:60 var
R7574:7579 ThieleUniversal.CPU <> target:61 var
R7582:7583 ThieleUniversal.CPU <> st:62 var
R7588:7588 Coq.Init.Datatypes <> S constr
R7591:7598 ThieleUniversal.CPU <> read_reg def
R7600:7605 ThieleUniversal.CPU <> REG_PC def
R7607:7608 ThieleUniversal.CPU <> st:62 var
R7661:7664 ThieleUniversal.CPU <> step def
prf 7716:7728 <> step_jnz_true
binder 7739:7740 <> rc:63
binder 7742:7747 <> target:64
binder 7749:7750 <> st:65
R7790:7797 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7783:7785 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7757:7763 Coq.Arith.PeanoNat Nat eqb def
R7766:7773 ThieleUniversal.CPU <> read_reg def
R7775:7776 ThieleUniversal.CPU <> rc:63 var
R7778:7779 ThieleUniversal.CPU <> st:65 var
R7786:7789 Coq.Init.Datatypes <> true constr
R7839:7841 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7798:7805 ThieleUniversal.CPU <> read_reg def
R7807:7812 ThieleUniversal.CPU <> REG_PC def
R7815:7818 ThieleUniversal.CPU <> step def
R7821:7823 ThieleUniversal.CPU <> Jnz constr
R7825:7826 ThieleUniversal.CPU <> rc:63 var
R7828:7833 ThieleUniversal.CPU <> target:64 var
R7836:7837 ThieleUniversal.CPU <> st:65 var
R7842:7842 Coq.Init.Datatypes <> S constr
R7845:7852 ThieleUniversal.CPU <> read_reg def
R7854:7859 ThieleUniversal.CPU <> REG_PC def
R7861:7862 ThieleUniversal.CPU <> st:65 var
R7915:7918 ThieleUniversal.CPU <> step def
prf 7970:7983 <> step_jnz_false
binder 7994:7995 <> rc:66
binder 7997:8002 <> target:67
binder 8004:8005 <> st:68
R8046:8053 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R8038:8040 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8012:8018 Coq.Arith.PeanoNat Nat eqb def
R8021:8028 ThieleUniversal.CPU <> read_reg def
R8030:8031 ThieleUniversal.CPU <> rc:66 var
R8033:8034 ThieleUniversal.CPU <> st:68 var
R8041:8045 Coq.Init.Datatypes <> false constr
R8095:8097 Coq.Init.Logic <> ::type_scope:x_'='_x not
R8054:8061 ThieleUniversal.CPU <> read_reg def
R8063:8068 ThieleUniversal.CPU <> REG_PC def
R8071:8074 ThieleUniversal.CPU <> step def
R8077:8079 ThieleUniversal.CPU <> Jnz constr
R8081:8082 ThieleUniversal.CPU <> rc:66 var
R8084:8089 ThieleUniversal.CPU <> target:67 var
R8092:8093 ThieleUniversal.CPU <> st:68 var
R8098:8103 ThieleUniversal.CPU <> target:67 var
R8155:8158 ThieleUniversal.CPU <> step def
