#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Feb 18 15:45:46 2017
# Process ID: 17296
# Current directory: H:/Desktop/SeniorDesign/Final Code/Register_Slices
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18540 H:\Desktop\SeniorDesign\Final Code\Register_Slices\Register_Slices.xpr
# Log file: H:/Desktop/SeniorDesign/Final Code/Register_Slices/vivado.log
# Journal file: H:/Desktop/SeniorDesign/Final Code/Register_Slices\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 526.539 ; gain = 97.156
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 205c5f942ecc4d7d862d6da5a555a93f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 15:49:23 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 528.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 534.168 ; gain = 5.242
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 534.168 ; gain = 5.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 205c5f942ecc4d7d862d6da5a555a93f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 15:50:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 572.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 572.582 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 572.582 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 572.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 205c5f942ecc4d7d862d6da5a555a93f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 15:51:52 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 572.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 573.488 ; gain = 0.906
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 573.488 ; gain = 0.906
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 573.488 ; gain = 0.906
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 205c5f942ecc4d7d862d6da5a555a93f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 15:57:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 573.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 573.488 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 573.488 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 573.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
"xvlog -m64 --relax -prj reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 205c5f942ecc4d7d862d6da5a555a93f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.reg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source H:/Desktop/SeniorDesign/Final -notrace
couldn't read file "H:/Desktop/SeniorDesign/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 15:59:15 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 574.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 574.438 ; gain = 0.000
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 574.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 593.148 ; gain = 18.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 598.969 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 16:57:21 2017...
