library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity fsm is
    Port ( 
    
    clk :          in std_logic;
    areset_n :     in std_logic;
    tx_data_valid: in std_logic;
    tx_complete  : in std_logic;

    tx_enable: out std_logic;
    tx_busy: out std_logic
    
    );

    architecture behavioral of fsm is
        type state_type is (Sidle, Stransmit);
        signal state : state_type;
    
     
        begin

        p_state : process(clk) is

        if(areset_n='0') then
            state<= Sidle;
            --tx_enable<=0;
            --tx_busy<=0;
        
        else if (risingedge(clk)) then
            case state is
                when Sidle =>
                    tx_enable<=0;
                    tx_busy<=0;
                  if tx_data_valid = '1' then
                    state <= Stransmit;
                  end if;
          
                when Stransmit =>
                tx_enable<=1;
                tx_busy<=1;
                  if tx_complete = '1' then
                    state <= Sidle;
                  end if;

            end case;
        
        end if;   
        
        

        end process

    end behavioral;        

                



