{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 482,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Trace simulation\n",
    "# This is a notebook that simulates the behaviour of a LRU k-way associative cache\n",
    "# it is by no means a full simulator. It is strictly designed to calculate the\n",
    "# hit and miss counts, rates for multi-core cache traces. This simulator\n",
    "# does not simulate a full cache. Only the hit/miss logic.\n",
    "\n",
    "## This notebook requires a trace file in the following syntax to work\n",
    "# The trace file should have a single cache trace in each line of the file\n",
    "# Each line must follow the following structure:\n",
    "# [op] 0x[addr] [core]\n",
    "# [op] is the operation being requested. Either a write (w) or a read (r)\n",
    "## This simulator does not perform either of those operations. \n",
    "## The [op] part is there because the program was used with other simulation\n",
    "## platforms that are not indicated in this simulator\n",
    "# [addr] is a hexidecimal representation of the cache address being accessed\n",
    "# [core] is the ID of the core performing the access\n",
    "# example trace from a 4-core access pattern to a 4MB LLC cache:\n",
    "# w 0x00123053052 0\n",
    "# r 0x0010E0DE0D2 1\n",
    "# r 0x00122782782 2\n",
    "# r 0x00122582581 2\n",
    "# w 0x00123063061 0\n",
    "# r 0x00122592592 2\n",
    "# w 0x001151B51B1 3\n",
    "# w 0x00123073070 0\n",
    "# r 0x001225A25A4 2\n",
    "# r 0x00122792791 2\n",
    "# r 0x001225C25C3 2\n",
    "# r 0x001225D25D4 2\n",
    "# r 0x001225E25E1 2\n",
    "# w 0x00123083081 0\n",
    "# r 0x00122602602 2\n",
    "# r 0x000ED8BD8B1 1\n",
    "# r 0x000FCA6CA62 1\n",
    "# w 0x001151C51C4 3\n",
    "# w 0x001230F30F3 0\n",
    "# r 0x00122612612 2\n",
    "# r 0x000FCA5CA51 1\n",
    "# w 0x00123103102 0\n",
    "# r 0x0010E1CE1C1 1\n",
    "# w 0x00123113114 0\n",
    "# w 0x001151D51D0 3\n",
    "# r 0x001225F25F3 2\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 475,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import math\n",
    "import re\n",
    "\n",
    "# useful functions\n",
    "def hex2bin(s,l=0):\n",
    "    res = str(bin(int(s, 16)))\n",
    "    res = res[2:]\n",
    "    res = res.zfill(l)\n",
    "    return res\n",
    "def bin2hex(s,l=0):\n",
    "    res = str(hex(int(s, 2)))\n",
    "    res = res[2:]\n",
    "    res = res.zfill(l)\n",
    "    return res\n",
    "\n",
    "def bin2dec(s):\n",
    "    res = int(s, 2)\n",
    "    return res"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 483,
   "metadata": {},
   "outputs": [],
   "source": [
    "def addr_s_t_extract(h_addr,SET_BITS=12,TAG_BITS=24,OFFSET_BITS=4,ADDR_H_LEN=11):\n",
    "    # chekc if access is first access (mark as all X if an access should be ignored)\n",
    "    if h_addr == \"XXXXXXXXXXX\":\n",
    "        return (0,0)\n",
    "    b_addr=hex2bin(h_addr,4*ADDR_H_LEN) # get the hex to binary representation\n",
    "    b_addr_set=b_addr[-(SET_BITS+OFFSET_BITS):-OFFSET_BITS] #get the set bits\n",
    "    b_addr_tag=b_addr[:-(SET_BITS+OFFSET_BITS)] #get the tag bits\n",
    "    d_addr_set=bin2dec(b_addr_set) #get the set bits as decimal\n",
    "    h_addr_tag=bin2hex(b_addr_tag,round(TAG_BITS/4)) #get the tag as hex\n",
    "    tag_set_tupl=(d_addr_set,h_addr_tag) # create tuple of set and tag\n",
    "    return tag_set_tupl # return the tuple"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 484,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def trace_prs(trace_file=\"\"):\n",
    "    print(\"Parsing Trace File\" + trace_file)\n",
    "    # open trace file with syntax # [op] 0x[addr] [core]\n",
    "    with open (trace_file, \"r\") as tr_f:\n",
    "        trace_lines = tr_f.read()\n",
    "    # create the output trace list\n",
    "    trace_list=[]\n",
    "    # use the pattern to parse the lines\n",
    "    pattern=\"\"\"\n",
    "    ()\n",
    "    (?P<op>[a-z]{1})\n",
    "    (\\ 0x)\n",
    "    (?P<addr>[a-zA-Z0-9]{11})\n",
    "    (\\ )\n",
    "    (?P<core>[0-9]{1})\n",
    "    \"\"\"\n",
    "    # for every line in the file\n",
    "    for acss in re.finditer(pattern,trace_lines,re.VERBOSE):\n",
    "        # get operation (r/w), address (addr), and the core requesting the access\n",
    "        op=acss['op']\n",
    "        addr=acss['addr']\n",
    "        core=acss['core']\n",
    "        \n",
    "        # get the addrs set and tag bits\n",
    "        s_t_tupl = addr_s_t_extract(addr)\n",
    "        \n",
    "        # return the access as a dictionary\n",
    "        trace_dict={\n",
    "        \"set\":s_t_tupl[0], # set (integer)\n",
    "        \"tag\":s_t_tupl[1], # tag (hex)\n",
    "        \"core\":int(core), # core number (integer)\n",
    "        }\n",
    "        \n",
    "        trace_list.append(trace_dict) # add the trace dictionary to a list\n",
    "    print(\"FINISHED : Parsing Trace File\" + trace_file)\n",
    "    # return the list of traces when done!\n",
    "    return trace_list\n",
    "\n",
    "#tr_ls = trace_prs(\"simultorTraceFiles/sample_trace_full.trace\")\n",
    "#print(len(tr_ls))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 485,
   "metadata": {},
   "outputs": [],
   "source": [
    "def set_LRU(cache_mem,set_bit,tag,num_ways):\n",
    "    # if tag is in the list, remove it \n",
    "    if tag in cache_mem[set_bit]:\n",
    "        cache_mem[set_bit].remove(tag)\n",
    "    \n",
    "    if len(cache_mem[set_bit]) < num_ways:\n",
    "        # if list is smalled or equal to num_ways\n",
    "        # add the new tag\n",
    "        cache_mem[set_bit].append(tag)\n",
    "    else:\n",
    "        # if list is larger than num_ways, remove the\n",
    "        # LRU, and add new tag\n",
    "        cache_mem[set_bit].pop(0)\n",
    "        cache_mem[set_bit].append(tag)\n",
    "    return cache_mem\n",
    "def cache_LRU_sim(trace_list,\n",
    "                  num_ways=16, # number of ways in the cache\n",
    "                  SET_BITS=12, # number of set bits\n",
    "                  TAG_BITS=24, # number of tag bits\n",
    "                  OFFSET_BITS=4, # number of offset bits\n",
    "                  ADDR_H_LEN=11, # number of hex representing address\n",
    "                  cache_block_size_B=64, # block size in Bytes\n",
    "                  num_cores=4, # number of cores accessing the cache\n",
    "                  num_access=500000 # number of requested traces\n",
    "                 ): \n",
    "    \n",
    "    # the number of adressable sets in the cache\n",
    "    NUM_SETS = 2 ** SET_BITS\n",
    "    \n",
    "    # the number of all cache lines (blocks) the cache can hold\n",
    "    NUM_cache_lines = NUM_SETS * num_ways\n",
    "    \n",
    "    # the size of the cache, returned as KB and MB\n",
    "    CACHE_SIZE = NUM_cache_lines * cache_block_size_B\n",
    "    print(\"Cache Size = \" + str(CACHE_SIZE/1024) + \" KB  --> \" + str(CACHE_SIZE/1024/1024) + \" MB\")\n",
    "    \n",
    "    # the number of trace instances in the trace file\n",
    "    print(\"Number of Trace instances : \" + str(len(trace_list)))\n",
    "    \n",
    "    # if the trace instances are less than the requested number of accesses,\n",
    "    # change the requested number of accesses to the number of trace instances\n",
    "    if len(trace_list)<num_access:\n",
    "        num_access=len(trace_list)\n",
    "    \n",
    "    # intialize the numby 2D array with 0s\n",
    "    cache_mem = np.zeros(shape=(NUM_SETS,0))\n",
    "    \n",
    "    # convert to regular array (I think it is simpler access this way)\n",
    "    cache_mem = cache_mem.tolist()\n",
    "    \n",
    "    # initialize variables required\n",
    "    hit_c = 0 # total number of hits\n",
    "    miss_c = 0 # total number of misses\n",
    "    misses_cores=[] # create a list for all the misses per core count\n",
    "    hits_cores=[] # create a list for all the hits per core count\n",
    "    hit_rates_cores=[] # create a list for all the miss rate per core\n",
    "    miss_rates_cores=[] # create a list for all the hit rate per core\n",
    "    total_access=0 # counter for total accesses performed\n",
    "    # initialize the above lists for each core\n",
    "    for i in range(0,num_cores):\n",
    "        misses_cores.append(0)\n",
    "        hits_cores.append(0)\n",
    "        hit_rates_cores.append(0)\n",
    "        miss_rates_cores.append(0)\n",
    "    # start main loop\n",
    "    for i in trace_list:\n",
    "        # get set and tag bits\n",
    "        set_bit = i[\"set\"]\n",
    "        tag = i[\"tag\"]\n",
    "        # if tag is in set\n",
    "        if tag in cache_mem[set_bit]:\n",
    "            # hit\n",
    "            hit_c += 1\n",
    "            # hit for the core\n",
    "            hits_cores[i[\"core\"]]+= 1\n",
    "        else:\n",
    "            # miss\n",
    "            miss_c += 1\n",
    "            # miss for the core\n",
    "            misses_cores[i[\"core\"]]+= 1\n",
    "       \n",
    "        # update the LRU list for set_LRU function()\n",
    "        set_LRU(cache_mem,set_bit,tag,num_ways)\n",
    "        \n",
    "        # calculate the hit and miss rates per core\n",
    "        tot = misses_cores[i[\"core\"]] + hits_cores[i[\"core\"]]\n",
    "        hit_rates_cores[i[\"core\"]]=hits_cores[i[\"core\"]]/tot\n",
    "        miss_rates_cores[i[\"core\"]]=misses_cores[i[\"core\"]]/tot\n",
    "        \n",
    "        # find total of all accesses performed\n",
    "        total_access=hit_c+miss_c\n",
    "        \n",
    "        #if the number of accesses performed is equal to requested accesses\n",
    "        # terminate main loop\n",
    "        if total_access==num_access:\n",
    "            break\n",
    "    \n",
    "    # get total miss and hit rates\n",
    "    total_hit_rate = hit_c / total_access\n",
    "    total_miss_rate = miss_c / total_access\n",
    "    \n",
    "    # generate output dictionary and return u\n",
    "    dict_out={\n",
    "        \"Total Accesses\":total_access,\n",
    "        \"Total Hits\":hit_c,\n",
    "        \"Total Misses\":miss_c,\n",
    "        \"Total Hit rate\":total_hit_rate,\n",
    "        \"Total Miss rate\":total_miss_rate,\n",
    "        \"Hit count per core\":hits_cores,\n",
    "        \"Miss count per core\":misses_cores,\n",
    "        \"Hit rate per core\":hit_rates_cores,\n",
    "        \"Miss rate per core\":miss_rates_cores,\n",
    "        }\n",
    "    return dict_out\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
