
T2_week7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004de4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08004fc4  08004fc4  00014fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005050  08005050  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08005050  08005050  00015050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005058  08005058  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005058  08005058  00015058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800505c  0800505c  0001505c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  2000005c  080050bc  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f0  080050bc  000203f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d722  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e92  00000000  00000000  0002d7f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a50  00000000  00000000  0002f688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007e9  00000000  00000000  000300d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024e3c  00000000  00000000  000308c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d315  00000000  00000000  000556fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e97bb  00000000  00000000  00062a12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e38  00000000  00000000  0014c1d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0014f008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004fac 	.word	0x08004fac

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08004fac 	.word	0x08004fac

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b970 	b.w	80005c8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9e08      	ldr	r6, [sp, #32]
 8000306:	460d      	mov	r5, r1
 8000308:	4604      	mov	r4, r0
 800030a:	460f      	mov	r7, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4694      	mov	ip, r2
 8000314:	d965      	bls.n	80003e2 <__udivmoddi4+0xe2>
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	b143      	cbz	r3, 800032e <__udivmoddi4+0x2e>
 800031c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000320:	f1c3 0220 	rsb	r2, r3, #32
 8000324:	409f      	lsls	r7, r3
 8000326:	fa20 f202 	lsr.w	r2, r0, r2
 800032a:	4317      	orrs	r7, r2
 800032c:	409c      	lsls	r4, r3
 800032e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000332:	fa1f f58c 	uxth.w	r5, ip
 8000336:	fbb7 f1fe 	udiv	r1, r7, lr
 800033a:	0c22      	lsrs	r2, r4, #16
 800033c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000340:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000344:	fb01 f005 	mul.w	r0, r1, r5
 8000348:	4290      	cmp	r0, r2
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x62>
 800034c:	eb1c 0202 	adds.w	r2, ip, r2
 8000350:	f101 37ff 	add.w	r7, r1, #4294967295
 8000354:	f080 811c 	bcs.w	8000590 <__udivmoddi4+0x290>
 8000358:	4290      	cmp	r0, r2
 800035a:	f240 8119 	bls.w	8000590 <__udivmoddi4+0x290>
 800035e:	3902      	subs	r1, #2
 8000360:	4462      	add	r2, ip
 8000362:	1a12      	subs	r2, r2, r0
 8000364:	b2a4      	uxth	r4, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000372:	fb00 f505 	mul.w	r5, r0, r5
 8000376:	42a5      	cmp	r5, r4
 8000378:	d90a      	bls.n	8000390 <__udivmoddi4+0x90>
 800037a:	eb1c 0404 	adds.w	r4, ip, r4
 800037e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000382:	f080 8107 	bcs.w	8000594 <__udivmoddi4+0x294>
 8000386:	42a5      	cmp	r5, r4
 8000388:	f240 8104 	bls.w	8000594 <__udivmoddi4+0x294>
 800038c:	4464      	add	r4, ip
 800038e:	3802      	subs	r0, #2
 8000390:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000394:	1b64      	subs	r4, r4, r5
 8000396:	2100      	movs	r1, #0
 8000398:	b11e      	cbz	r6, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40dc      	lsrs	r4, r3
 800039c:	2300      	movs	r3, #0
 800039e:	e9c6 4300 	strd	r4, r3, [r6]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0xbc>
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	f000 80ed 	beq.w	800058a <__udivmoddi4+0x28a>
 80003b0:	2100      	movs	r1, #0
 80003b2:	e9c6 0500 	strd	r0, r5, [r6]
 80003b6:	4608      	mov	r0, r1
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	fab3 f183 	clz	r1, r3
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d149      	bne.n	8000458 <__udivmoddi4+0x158>
 80003c4:	42ab      	cmp	r3, r5
 80003c6:	d302      	bcc.n	80003ce <__udivmoddi4+0xce>
 80003c8:	4282      	cmp	r2, r0
 80003ca:	f200 80f8 	bhi.w	80005be <__udivmoddi4+0x2be>
 80003ce:	1a84      	subs	r4, r0, r2
 80003d0:	eb65 0203 	sbc.w	r2, r5, r3
 80003d4:	2001      	movs	r0, #1
 80003d6:	4617      	mov	r7, r2
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d0e2      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	e9c6 4700 	strd	r4, r7, [r6]
 80003e0:	e7df      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xe6>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f382 	clz	r3, r2
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8090 	bne.w	8000510 <__udivmoddi4+0x210>
 80003f0:	1a8a      	subs	r2, r1, r2
 80003f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f6:	fa1f fe8c 	uxth.w	lr, ip
 80003fa:	2101      	movs	r1, #1
 80003fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000400:	fb07 2015 	mls	r0, r7, r5, r2
 8000404:	0c22      	lsrs	r2, r4, #16
 8000406:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800040a:	fb0e f005 	mul.w	r0, lr, r5
 800040e:	4290      	cmp	r0, r2
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x124>
 8000412:	eb1c 0202 	adds.w	r2, ip, r2
 8000416:	f105 38ff 	add.w	r8, r5, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x122>
 800041c:	4290      	cmp	r0, r2
 800041e:	f200 80cb 	bhi.w	80005b8 <__udivmoddi4+0x2b8>
 8000422:	4645      	mov	r5, r8
 8000424:	1a12      	subs	r2, r2, r0
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb2 f0f7 	udiv	r0, r2, r7
 800042c:	fb07 2210 	mls	r2, r7, r0, r2
 8000430:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000434:	fb0e fe00 	mul.w	lr, lr, r0
 8000438:	45a6      	cmp	lr, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x14e>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 32ff 	add.w	r2, r0, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x14c>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f200 80bb 	bhi.w	80005c2 <__udivmoddi4+0x2c2>
 800044c:	4610      	mov	r0, r2
 800044e:	eba4 040e 	sub.w	r4, r4, lr
 8000452:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000456:	e79f      	b.n	8000398 <__udivmoddi4+0x98>
 8000458:	f1c1 0720 	rsb	r7, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000462:	ea4c 0c03 	orr.w	ip, ip, r3
 8000466:	fa05 f401 	lsl.w	r4, r5, r1
 800046a:	fa20 f307 	lsr.w	r3, r0, r7
 800046e:	40fd      	lsrs	r5, r7
 8000470:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000474:	4323      	orrs	r3, r4
 8000476:	fbb5 f8f9 	udiv	r8, r5, r9
 800047a:	fa1f fe8c 	uxth.w	lr, ip
 800047e:	fb09 5518 	mls	r5, r9, r8, r5
 8000482:	0c1c      	lsrs	r4, r3, #16
 8000484:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000488:	fb08 f50e 	mul.w	r5, r8, lr
 800048c:	42a5      	cmp	r5, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	fa00 f001 	lsl.w	r0, r0, r1
 8000496:	d90b      	bls.n	80004b0 <__udivmoddi4+0x1b0>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a0:	f080 8088 	bcs.w	80005b4 <__udivmoddi4+0x2b4>
 80004a4:	42a5      	cmp	r5, r4
 80004a6:	f240 8085 	bls.w	80005b4 <__udivmoddi4+0x2b4>
 80004aa:	f1a8 0802 	sub.w	r8, r8, #2
 80004ae:	4464      	add	r4, ip
 80004b0:	1b64      	subs	r4, r4, r5
 80004b2:	b29d      	uxth	r5, r3
 80004b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b8:	fb09 4413 	mls	r4, r9, r3, r4
 80004bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x1da>
 80004c8:	eb1c 0404 	adds.w	r4, ip, r4
 80004cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d0:	d26c      	bcs.n	80005ac <__udivmoddi4+0x2ac>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	d96a      	bls.n	80005ac <__udivmoddi4+0x2ac>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	4464      	add	r4, ip
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fba3 9502 	umull	r9, r5, r3, r2
 80004e2:	eba4 040e 	sub.w	r4, r4, lr
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	46c8      	mov	r8, r9
 80004ea:	46ae      	mov	lr, r5
 80004ec:	d356      	bcc.n	800059c <__udivmoddi4+0x29c>
 80004ee:	d053      	beq.n	8000598 <__udivmoddi4+0x298>
 80004f0:	b156      	cbz	r6, 8000508 <__udivmoddi4+0x208>
 80004f2:	ebb0 0208 	subs.w	r2, r0, r8
 80004f6:	eb64 040e 	sbc.w	r4, r4, lr
 80004fa:	fa04 f707 	lsl.w	r7, r4, r7
 80004fe:	40ca      	lsrs	r2, r1
 8000500:	40cc      	lsrs	r4, r1
 8000502:	4317      	orrs	r7, r2
 8000504:	e9c6 7400 	strd	r7, r4, [r6]
 8000508:	4618      	mov	r0, r3
 800050a:	2100      	movs	r1, #0
 800050c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000510:	f1c3 0120 	rsb	r1, r3, #32
 8000514:	fa02 fc03 	lsl.w	ip, r2, r3
 8000518:	fa20 f201 	lsr.w	r2, r0, r1
 800051c:	fa25 f101 	lsr.w	r1, r5, r1
 8000520:	409d      	lsls	r5, r3
 8000522:	432a      	orrs	r2, r5
 8000524:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000528:	fa1f fe8c 	uxth.w	lr, ip
 800052c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000530:	fb07 1510 	mls	r5, r7, r0, r1
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800053a:	fb00 f50e 	mul.w	r5, r0, lr
 800053e:	428d      	cmp	r5, r1
 8000540:	fa04 f403 	lsl.w	r4, r4, r3
 8000544:	d908      	bls.n	8000558 <__udivmoddi4+0x258>
 8000546:	eb1c 0101 	adds.w	r1, ip, r1
 800054a:	f100 38ff 	add.w	r8, r0, #4294967295
 800054e:	d22f      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000550:	428d      	cmp	r5, r1
 8000552:	d92d      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000554:	3802      	subs	r0, #2
 8000556:	4461      	add	r1, ip
 8000558:	1b49      	subs	r1, r1, r5
 800055a:	b292      	uxth	r2, r2
 800055c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000560:	fb07 1115 	mls	r1, r7, r5, r1
 8000564:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000568:	fb05 f10e 	mul.w	r1, r5, lr
 800056c:	4291      	cmp	r1, r2
 800056e:	d908      	bls.n	8000582 <__udivmoddi4+0x282>
 8000570:	eb1c 0202 	adds.w	r2, ip, r2
 8000574:	f105 38ff 	add.w	r8, r5, #4294967295
 8000578:	d216      	bcs.n	80005a8 <__udivmoddi4+0x2a8>
 800057a:	4291      	cmp	r1, r2
 800057c:	d914      	bls.n	80005a8 <__udivmoddi4+0x2a8>
 800057e:	3d02      	subs	r5, #2
 8000580:	4462      	add	r2, ip
 8000582:	1a52      	subs	r2, r2, r1
 8000584:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000588:	e738      	b.n	80003fc <__udivmoddi4+0xfc>
 800058a:	4631      	mov	r1, r6
 800058c:	4630      	mov	r0, r6
 800058e:	e708      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000590:	4639      	mov	r1, r7
 8000592:	e6e6      	b.n	8000362 <__udivmoddi4+0x62>
 8000594:	4610      	mov	r0, r2
 8000596:	e6fb      	b.n	8000390 <__udivmoddi4+0x90>
 8000598:	4548      	cmp	r0, r9
 800059a:	d2a9      	bcs.n	80004f0 <__udivmoddi4+0x1f0>
 800059c:	ebb9 0802 	subs.w	r8, r9, r2
 80005a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005a4:	3b01      	subs	r3, #1
 80005a6:	e7a3      	b.n	80004f0 <__udivmoddi4+0x1f0>
 80005a8:	4645      	mov	r5, r8
 80005aa:	e7ea      	b.n	8000582 <__udivmoddi4+0x282>
 80005ac:	462b      	mov	r3, r5
 80005ae:	e794      	b.n	80004da <__udivmoddi4+0x1da>
 80005b0:	4640      	mov	r0, r8
 80005b2:	e7d1      	b.n	8000558 <__udivmoddi4+0x258>
 80005b4:	46d0      	mov	r8, sl
 80005b6:	e77b      	b.n	80004b0 <__udivmoddi4+0x1b0>
 80005b8:	3d02      	subs	r5, #2
 80005ba:	4462      	add	r2, ip
 80005bc:	e732      	b.n	8000424 <__udivmoddi4+0x124>
 80005be:	4608      	mov	r0, r1
 80005c0:	e70a      	b.n	80003d8 <__udivmoddi4+0xd8>
 80005c2:	4464      	add	r4, ip
 80005c4:	3802      	subs	r0, #2
 80005c6:	e742      	b.n	800044e <__udivmoddi4+0x14e>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f000 fbd4 	bl	8000d7e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f81d 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005da:	f000 f92f 	bl	800083c <MX_GPIO_Init>
  MX_DMA_Init();
 80005de:	f000 f8fb 	bl	80007d8 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80005e2:	f000 f863 	bl	80006ac <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 80005e6:	f000 f8ab 	bl	8000740 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
uint8_t text[] = "HELLO FIBO\n";
 80005ea:	4a08      	ldr	r2, [pc, #32]	; (800060c <main+0x40>)
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80005f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

HAL_UART_Transmit(&hlpuart1, text, 12, 10);
 80005f4:	1d39      	adds	r1, r7, #4
 80005f6:	230a      	movs	r3, #10
 80005f8:	220c      	movs	r2, #12
 80005fa:	4805      	ldr	r0, [pc, #20]	; (8000610 <main+0x44>)
 80005fc:	f002 faca 	bl	8002b94 <HAL_UART_Transmit>
UART_con();
 8000600:	f000 f98a 	bl	8000918 <UART_con>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  UARTpoll();
	  Dummy();
 8000604:	f000 f996 	bl	8000934 <Dummy>
 8000608:	e7fc      	b.n	8000604 <main+0x38>
 800060a:	bf00      	nop
 800060c:	08004fc4 	.word	0x08004fc4
 8000610:	20000078 	.word	0x20000078

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b094      	sub	sp, #80	; 0x50
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 0318 	add.w	r3, r7, #24
 800061e:	2238      	movs	r2, #56	; 0x38
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f004 f83e 	bl	80046a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]
 8000634:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000636:	2000      	movs	r0, #0
 8000638:	f001 fa2c 	bl	8001a94 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000644:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000646:	2340      	movs	r3, #64	; 0x40
 8000648:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064a:	2302      	movs	r3, #2
 800064c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064e:	2302      	movs	r3, #2
 8000650:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000652:	2304      	movs	r3, #4
 8000654:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000656:	2355      	movs	r3, #85	; 0x55
 8000658:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800065a:	2302      	movs	r3, #2
 800065c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800065e:	2302      	movs	r3, #2
 8000660:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000662:	2302      	movs	r3, #2
 8000664:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	4618      	mov	r0, r3
 800066c:	f001 fac6 	bl	8001bfc <HAL_RCC_OscConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000676:	f000 f99b 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067a:	230f      	movs	r3, #15
 800067c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067e:	2303      	movs	r3, #3
 8000680:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000682:	2300      	movs	r3, #0
 8000684:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000686:	2300      	movs	r3, #0
 8000688:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	2104      	movs	r1, #4
 8000692:	4618      	mov	r0, r3
 8000694:	f001 fdc4 	bl	8002220 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800069e:	f000 f987 	bl	80009b0 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006b0:	4b21      	ldr	r3, [pc, #132]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006b2:	4a22      	ldr	r2, [pc, #136]	; (800073c <MX_LPUART1_UART_Init+0x90>)
 80006b4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006b6:	4b20      	ldr	r3, [pc, #128]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006bc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006be:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006c4:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006ca:	4b1b      	ldr	r3, [pc, #108]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006d2:	220c      	movs	r2, #12
 80006d4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d6:	4b18      	ldr	r3, [pc, #96]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006dc:	4b16      	ldr	r3, [pc, #88]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006e2:	4b15      	ldr	r3, [pc, #84]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006e8:	4b13      	ldr	r3, [pc, #76]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006ee:	4812      	ldr	r0, [pc, #72]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 80006f0:	f002 fa00 	bl	8002af4 <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80006fa:	f000 f959 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006fe:	2100      	movs	r1, #0
 8000700:	480d      	ldr	r0, [pc, #52]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 8000702:	f003 fee4 	bl	80044ce <HAL_UARTEx_SetTxFifoThreshold>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800070c:	f000 f950 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000710:	2100      	movs	r1, #0
 8000712:	4809      	ldr	r0, [pc, #36]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 8000714:	f003 ff19 	bl	800454a <HAL_UARTEx_SetRxFifoThreshold>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800071e:	f000 f947 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000722:	4805      	ldr	r0, [pc, #20]	; (8000738 <MX_LPUART1_UART_Init+0x8c>)
 8000724:	f003 fe9a 	bl	800445c <HAL_UARTEx_DisableFifoMode>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800072e:	f000 f93f 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	20000078 	.word	0x20000078
 800073c:	40008000 	.word	0x40008000

08000740 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000744:	4b22      	ldr	r3, [pc, #136]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000746:	4a23      	ldr	r2, [pc, #140]	; (80007d4 <MX_USART1_UART_Init+0x94>)
 8000748:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800074a:	4b21      	ldr	r3, [pc, #132]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 800074c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000750:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000752:	4b1f      	ldr	r3, [pc, #124]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000758:	4b1d      	ldr	r3, [pc, #116]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800075e:	4b1c      	ldr	r3, [pc, #112]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000764:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000766:	220c      	movs	r2, #12
 8000768:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076a:	4b19      	ldr	r3, [pc, #100]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 800076c:	2200      	movs	r2, #0
 800076e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000770:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000772:	2200      	movs	r2, #0
 8000774:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000776:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000778:	2200      	movs	r2, #0
 800077a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800077c:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 800077e:	2200      	movs	r2, #0
 8000780:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000782:	4b13      	ldr	r3, [pc, #76]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 8000784:	2200      	movs	r2, #0
 8000786:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000788:	4811      	ldr	r0, [pc, #68]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 800078a:	f002 f9b3 	bl	8002af4 <HAL_UART_Init>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000794:	f000 f90c 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000798:	2100      	movs	r1, #0
 800079a:	480d      	ldr	r0, [pc, #52]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 800079c:	f003 fe97 	bl	80044ce <HAL_UARTEx_SetTxFifoThreshold>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007a6:	f000 f903 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007aa:	2100      	movs	r1, #0
 80007ac:	4808      	ldr	r0, [pc, #32]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 80007ae:	f003 fecc 	bl	800454a <HAL_UARTEx_SetRxFifoThreshold>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007b8:	f000 f8fa 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <MX_USART1_UART_Init+0x90>)
 80007be:	f003 fe4d 	bl	800445c <HAL_UARTEx_DisableFifoMode>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80007c8:	f000 f8f2 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	2000010c 	.word	0x2000010c
 80007d4:	40013800 	.word	0x40013800

080007d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007de:	4b16      	ldr	r3, [pc, #88]	; (8000838 <MX_DMA_Init+0x60>)
 80007e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007e2:	4a15      	ldr	r2, [pc, #84]	; (8000838 <MX_DMA_Init+0x60>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	6493      	str	r3, [r2, #72]	; 0x48
 80007ea:	4b13      	ldr	r3, [pc, #76]	; (8000838 <MX_DMA_Init+0x60>)
 80007ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007f6:	4b10      	ldr	r3, [pc, #64]	; (8000838 <MX_DMA_Init+0x60>)
 80007f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80007fa:	4a0f      	ldr	r2, [pc, #60]	; (8000838 <MX_DMA_Init+0x60>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	6493      	str	r3, [r2, #72]	; 0x48
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <MX_DMA_Init+0x60>)
 8000804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	200b      	movs	r0, #11
 8000814:	f000 fbff 	bl	8001016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000818:	200b      	movs	r0, #11
 800081a:	f000 fc16 	bl	800104a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800081e:	2200      	movs	r2, #0
 8000820:	2100      	movs	r1, #0
 8000822:	200c      	movs	r0, #12
 8000824:	f000 fbf7 	bl	8001016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000828:	200c      	movs	r0, #12
 800082a:	f000 fc0e 	bl	800104a <HAL_NVIC_EnableIRQ>

}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40021000 	.word	0x40021000

0800083c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08a      	sub	sp, #40	; 0x28
 8000840:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000852:	4b2f      	ldr	r3, [pc, #188]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a2e      	ldr	r2, [pc, #184]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000858:	f043 0304 	orr.w	r3, r3, #4
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b2c      	ldr	r3, [pc, #176]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0304 	and.w	r3, r3, #4
 8000866:	613b      	str	r3, [r7, #16]
 8000868:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800086a:	4b29      	ldr	r3, [pc, #164]	; (8000910 <MX_GPIO_Init+0xd4>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086e:	4a28      	ldr	r2, [pc, #160]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000870:	f043 0320 	orr.w	r3, r3, #32
 8000874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000876:	4b26      	ldr	r3, [pc, #152]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087a:	f003 0320 	and.w	r3, r3, #32
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	4b23      	ldr	r3, [pc, #140]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000886:	4a22      	ldr	r2, [pc, #136]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800088e:	4b20      	ldr	r3, [pc, #128]	; (8000910 <MX_GPIO_Init+0xd4>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	60bb      	str	r3, [r7, #8]
 8000898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <MX_GPIO_Init+0xd4>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089e:	4a1c      	ldr	r2, [pc, #112]	; (8000910 <MX_GPIO_Init+0xd4>)
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008a6:	4b1a      	ldr	r3, [pc, #104]	; (8000910 <MX_GPIO_Init+0xd4>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2120      	movs	r1, #32
 80008b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ba:	f001 f895 	bl	80019e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008c4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	480f      	ldr	r0, [pc, #60]	; (8000914 <MX_GPIO_Init+0xd8>)
 80008d6:	f000 ff05 	bl	80016e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008da:	2320      	movs	r3, #32
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f4:	f000 fef6 	bl	80016e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2100      	movs	r1, #0
 80008fc:	2028      	movs	r0, #40	; 0x28
 80008fe:	f000 fb8a 	bl	8001016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000902:	2028      	movs	r0, #40	; 0x28
 8000904:	f000 fba1 	bl	800104a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	; 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40021000 	.word	0x40021000
 8000914:	48000800 	.word	0x48000800

08000918 <UART_con>:


}

void UART_con()
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
//	HAL_UART_Receive_IT(&hlpuart1, RxBuff, 10);
	HAL_UART_Receive_DMA(&hlpuart1, RxBuff, 10);
 800091c:	220a      	movs	r2, #10
 800091e:	4903      	ldr	r1, [pc, #12]	; (800092c <UART_con+0x14>)
 8000920:	4803      	ldr	r0, [pc, #12]	; (8000930 <UART_con+0x18>)
 8000922:	f002 fa45 	bl	8002db0 <HAL_UART_Receive_DMA>

}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000260 	.word	0x20000260
 8000930:	20000078 	.word	0x20000078

08000934 <Dummy>:
void Dummy()
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
	static uint32_t timestamp = 0;
	if(HAL_GetTick()>= timestamp)
 8000938:	f000 fa86 	bl	8000e48 <HAL_GetTick>
 800093c:	4602      	mov	r2, r0
 800093e:	4b08      	ldr	r3, [pc, #32]	; (8000960 <Dummy+0x2c>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	429a      	cmp	r2, r3
 8000944:	d30a      	bcc.n	800095c <Dummy+0x28>
	{
		timestamp = HAL_GetTick()+ 100;
 8000946:	f000 fa7f 	bl	8000e48 <HAL_GetTick>
 800094a:	4603      	mov	r3, r0
 800094c:	3364      	adds	r3, #100	; 0x64
 800094e:	4a04      	ldr	r2, [pc, #16]	; (8000960 <Dummy+0x2c>)
 8000950:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8000952:	2120      	movs	r1, #32
 8000954:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000958:	f001 f85e 	bl	8001a18 <HAL_GPIO_TogglePin>
	}

}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	2000029c 	.word	0x2000029c

08000964 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
	if (huart == &hlpuart1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a0c      	ldr	r2, [pc, #48]	; (80009a0 <HAL_UART_RxCpltCallback+0x3c>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d111      	bne.n	8000998 <HAL_UART_RxCpltCallback+0x34>
		//		HAL_UART_Transmit_IT(&hlpuart1, TxBuff,strlen((char *)TxBuff));
		//
		//		HAL_UART_Receive_IT(&hlpuart1, RxBuff, 10);

		// DMA
		RxBuff[10] = '\0';
 8000974:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <HAL_UART_RxCpltCallback+0x40>)
 8000976:	2200      	movs	r2, #0
 8000978:	729a      	strb	r2, [r3, #10]
		sprintf((char *)TxBuff,"Rab : %s\r\n",RxBuff);
 800097a:	4a0a      	ldr	r2, [pc, #40]	; (80009a4 <HAL_UART_RxCpltCallback+0x40>)
 800097c:	490a      	ldr	r1, [pc, #40]	; (80009a8 <HAL_UART_RxCpltCallback+0x44>)
 800097e:	480b      	ldr	r0, [pc, #44]	; (80009ac <HAL_UART_RxCpltCallback+0x48>)
 8000980:	f003 fe70 	bl	8004664 <siprintf>
		HAL_UART_Transmit_DMA(&hlpuart1, TxBuff,strlen((char *)TxBuff));
 8000984:	4809      	ldr	r0, [pc, #36]	; (80009ac <HAL_UART_RxCpltCallback+0x48>)
 8000986:	f7ff fc4b 	bl	8000220 <strlen>
 800098a:	4603      	mov	r3, r0
 800098c:	b29b      	uxth	r3, r3
 800098e:	461a      	mov	r2, r3
 8000990:	4906      	ldr	r1, [pc, #24]	; (80009ac <HAL_UART_RxCpltCallback+0x48>)
 8000992:	4803      	ldr	r0, [pc, #12]	; (80009a0 <HAL_UART_RxCpltCallback+0x3c>)
 8000994:	f002 f98c 	bl	8002cb0 <HAL_UART_Transmit_DMA>


	}
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000078 	.word	0x20000078
 80009a4:	20000260 	.word	0x20000260
 80009a8:	08004fd0 	.word	0x08004fd0
 80009ac:	20000274 	.word	0x20000274

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b4:	b672      	cpsid	i
}
 80009b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <Error_Handler+0x8>
	...

080009bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c2:	4b0f      	ldr	r3, [pc, #60]	; (8000a00 <HAL_MspInit+0x44>)
 80009c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009c6:	4a0e      	ldr	r2, [pc, #56]	; (8000a00 <HAL_MspInit+0x44>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	6613      	str	r3, [r2, #96]	; 0x60
 80009ce:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <HAL_MspInit+0x44>)
 80009d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
 80009d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009da:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <HAL_MspInit+0x44>)
 80009dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009de:	4a08      	ldr	r2, [pc, #32]	; (8000a00 <HAL_MspInit+0x44>)
 80009e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e4:	6593      	str	r3, [r2, #88]	; 0x58
 80009e6:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <HAL_MspInit+0x44>)
 80009e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009f2:	f001 f8f3 	bl	8001bdc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b0a0      	sub	sp, #128	; 0x80
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a1c:	f107 0318 	add.w	r3, r7, #24
 8000a20:	2254      	movs	r2, #84	; 0x54
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f003 fe3d 	bl	80046a4 <memset>
  if(huart->Instance==LPUART1)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a6b      	ldr	r2, [pc, #428]	; (8000bdc <HAL_UART_MspInit+0x1d8>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	f040 8093 	bne.w	8000b5c <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000a36:	2320      	movs	r3, #32
 8000a38:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a3e:	f107 0318 	add.w	r3, r7, #24
 8000a42:	4618      	mov	r0, r3
 8000a44:	f001 fe08 	bl	8002658 <HAL_RCCEx_PeriphCLKConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a4e:	f7ff ffaf 	bl	80009b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000a52:	4b63      	ldr	r3, [pc, #396]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a56:	4a62      	ldr	r2, [pc, #392]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000a5e:	4b60      	ldr	r3, [pc, #384]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b5d      	ldr	r3, [pc, #372]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	4a5c      	ldr	r2, [pc, #368]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a76:	4b5a      	ldr	r3, [pc, #360]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000a82:	230c      	movs	r3, #12
 8000a84:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000a92:	230c      	movs	r3, #12
 8000a94:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa0:	f000 fe20 	bl	80016e4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8000aa4:	4b4f      	ldr	r3, [pc, #316]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000aa6:	4a50      	ldr	r2, [pc, #320]	; (8000be8 <HAL_UART_MspInit+0x1e4>)
 8000aa8:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8000aaa:	4b4e      	ldr	r3, [pc, #312]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000aac:	2223      	movs	r2, #35	; 0x23
 8000aae:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ab0:	4b4c      	ldr	r3, [pc, #304]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000ab2:	2210      	movs	r2, #16
 8000ab4:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ab6:	4b4b      	ldr	r3, [pc, #300]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000abc:	4b49      	ldr	r3, [pc, #292]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000abe:	2280      	movs	r2, #128	; 0x80
 8000ac0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ac2:	4b48      	ldr	r3, [pc, #288]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ac8:	4b46      	ldr	r3, [pc, #280]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8000ace:	4b45      	ldr	r3, [pc, #276]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ad4:	4b43      	ldr	r3, [pc, #268]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8000ada:	4842      	ldr	r0, [pc, #264]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000adc:	f000 fad0 	bl	8001080 <HAL_DMA_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8000ae6:	f7ff ff63 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a3d      	ldr	r2, [pc, #244]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000aee:	67da      	str	r2, [r3, #124]	; 0x7c
 8000af0:	4a3c      	ldr	r2, [pc, #240]	; (8000be4 <HAL_UART_MspInit+0x1e0>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8000af6:	4b3d      	ldr	r3, [pc, #244]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000af8:	4a3d      	ldr	r2, [pc, #244]	; (8000bf0 <HAL_UART_MspInit+0x1ec>)
 8000afa:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000afc:	4b3b      	ldr	r3, [pc, #236]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000afe:	2222      	movs	r2, #34	; 0x22
 8000b00:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b02:	4b3a      	ldr	r3, [pc, #232]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b08:	4b38      	ldr	r3, [pc, #224]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b0e:	4b37      	ldr	r3, [pc, #220]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b10:	2280      	movs	r2, #128	; 0x80
 8000b12:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b14:	4b35      	ldr	r3, [pc, #212]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b1a:	4b34      	ldr	r3, [pc, #208]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8000b20:	4b32      	ldr	r3, [pc, #200]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b22:	2220      	movs	r2, #32
 8000b24:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b26:	4b31      	ldr	r3, [pc, #196]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000b2c:	482f      	ldr	r0, [pc, #188]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b2e:	f000 faa7 	bl	8001080 <HAL_DMA_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8000b38:	f7ff ff3a 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a2b      	ldr	r2, [pc, #172]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8000b44:	4a29      	ldr	r2, [pc, #164]	; (8000bec <HAL_UART_MspInit+0x1e8>)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	205b      	movs	r0, #91	; 0x5b
 8000b50:	f000 fa61 	bl	8001016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000b54:	205b      	movs	r0, #91	; 0x5b
 8000b56:	f000 fa78 	bl	800104a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b5a:	e03a      	b.n	8000bd2 <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART1)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a24      	ldr	r2, [pc, #144]	; (8000bf4 <HAL_UART_MspInit+0x1f0>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d135      	bne.n	8000bd2 <HAL_UART_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b66:	2301      	movs	r3, #1
 8000b68:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b6e:	f107 0318 	add.w	r3, r7, #24
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 fd70 	bl	8002658 <HAL_RCCEx_PeriphCLKConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <HAL_UART_MspInit+0x17e>
      Error_Handler();
 8000b7e:	f7ff ff17 	bl	80009b0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b82:	4b17      	ldr	r3, [pc, #92]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b86:	4a16      	ldr	r2, [pc, #88]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b8c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b8e:	4b14      	ldr	r3, [pc, #80]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9a:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9e:	4a10      	ldr	r2, [pc, #64]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000ba0:	f043 0304 	orr.w	r3, r3, #4
 8000ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <HAL_UART_MspInit+0x1dc>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000bb2:	2330      	movs	r3, #48	; 0x30
 8000bb4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bc2:	2307      	movs	r3, #7
 8000bc4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bc6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000bca:	4619      	mov	r1, r3
 8000bcc:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <HAL_UART_MspInit+0x1f4>)
 8000bce:	f000 fd89 	bl	80016e4 <HAL_GPIO_Init>
}
 8000bd2:	bf00      	nop
 8000bd4:	3780      	adds	r7, #128	; 0x80
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40008000 	.word	0x40008000
 8000be0:	40021000 	.word	0x40021000
 8000be4:	200001a0 	.word	0x200001a0
 8000be8:	40020008 	.word	0x40020008
 8000bec:	20000200 	.word	0x20000200
 8000bf0:	4002001c 	.word	0x4002001c
 8000bf4:	40013800 	.word	0x40013800
 8000bf8:	48000800 	.word	0x48000800

08000bfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c00:	e7fe      	b.n	8000c00 <NMI_Handler+0x4>

08000c02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <MemManage_Handler+0x4>

08000c0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c12:	e7fe      	b.n	8000c12 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c48:	f000 f8ec 	bl	8000e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8000c54:	4802      	ldr	r0, [pc, #8]	; (8000c60 <DMA1_Channel1_IRQHandler+0x10>)
 8000c56:	f000 fbf6 	bl	8001446 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	200001a0 	.word	0x200001a0

08000c64 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000c68:	4802      	ldr	r0, [pc, #8]	; (8000c74 <DMA1_Channel2_IRQHandler+0x10>)
 8000c6a:	f000 fbec 	bl	8001446 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000200 	.word	0x20000200

08000c78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c7c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c80:	f000 fee4 	bl	8001a4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000c8c:	4802      	ldr	r0, [pc, #8]	; (8000c98 <LPUART1_IRQHandler+0x10>)
 8000c8e:	f002 f8db 	bl	8002e48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000078 	.word	0x20000078

08000c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca4:	4a14      	ldr	r2, [pc, #80]	; (8000cf8 <_sbrk+0x5c>)
 8000ca6:	4b15      	ldr	r3, [pc, #84]	; (8000cfc <_sbrk+0x60>)
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb0:	4b13      	ldr	r3, [pc, #76]	; (8000d00 <_sbrk+0x64>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d102      	bne.n	8000cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cb8:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <_sbrk+0x64>)
 8000cba:	4a12      	ldr	r2, [pc, #72]	; (8000d04 <_sbrk+0x68>)
 8000cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cbe:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <_sbrk+0x64>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d207      	bcs.n	8000cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ccc:	f003 fcf2 	bl	80046b4 <__errno>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cda:	e009      	b.n	8000cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <_sbrk+0x64>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce2:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	4a05      	ldr	r2, [pc, #20]	; (8000d00 <_sbrk+0x64>)
 8000cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cee:	68fb      	ldr	r3, [r7, #12]
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3718      	adds	r7, #24
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20020000 	.word	0x20020000
 8000cfc:	00000400 	.word	0x00000400
 8000d00:	200002a0 	.word	0x200002a0
 8000d04:	200003f0 	.word	0x200003f0

08000d08 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <SystemInit+0x20>)
 8000d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d12:	4a05      	ldr	r2, [pc, #20]	; (8000d28 <SystemInit+0x20>)
 8000d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d2c:	480d      	ldr	r0, [pc, #52]	; (8000d64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d30:	f7ff ffea 	bl	8000d08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d36:	490d      	ldr	r1, [pc, #52]	; (8000d6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d38:	4a0d      	ldr	r2, [pc, #52]	; (8000d70 <LoopForever+0xe>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d3c:	e002      	b.n	8000d44 <LoopCopyDataInit>

08000d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d42:	3304      	adds	r3, #4

08000d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d48:	d3f9      	bcc.n	8000d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	; (8000d74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d4c:	4c0a      	ldr	r4, [pc, #40]	; (8000d78 <LoopForever+0x16>)
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d50:	e001      	b.n	8000d56 <LoopFillZerobss>

08000d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d54:	3204      	adds	r2, #4

08000d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d58:	d3fb      	bcc.n	8000d52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d5a:	f003 fcb1 	bl	80046c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d5e:	f7ff fc35 	bl	80005cc <main>

08000d62 <LoopForever>:

LoopForever:
    b LoopForever
 8000d62:	e7fe      	b.n	8000d62 <LoopForever>
  ldr   r0, =_estack
 8000d64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d6c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d70:	08005060 	.word	0x08005060
  ldr r2, =_sbss
 8000d74:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d78:	200003f0 	.word	0x200003f0

08000d7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d7c:	e7fe      	b.n	8000d7c <ADC1_2_IRQHandler>

08000d7e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d84:	2300      	movs	r3, #0
 8000d86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d88:	2003      	movs	r0, #3
 8000d8a:	f000 f939 	bl	8001000 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f000 f80e 	bl	8000db0 <HAL_InitTick>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d002      	beq.n	8000da0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	71fb      	strb	r3, [r7, #7]
 8000d9e:	e001      	b.n	8000da4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000da0:	f7ff fe0c 	bl	80009bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000da4:	79fb      	ldrb	r3, [r7, #7]

}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000dbc:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <HAL_InitTick+0x68>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d022      	beq.n	8000e0a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000dc4:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <HAL_InitTick+0x6c>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <HAL_InitTick+0x68>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 f944 	bl	8001066 <HAL_SYSTICK_Config>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d10f      	bne.n	8000e04 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2b0f      	cmp	r3, #15
 8000de8:	d809      	bhi.n	8000dfe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dea:	2200      	movs	r2, #0
 8000dec:	6879      	ldr	r1, [r7, #4]
 8000dee:	f04f 30ff 	mov.w	r0, #4294967295
 8000df2:	f000 f910 	bl	8001016 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000df6:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_InitTick+0x70>)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	e007      	b.n	8000e0e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	73fb      	strb	r3, [r7, #15]
 8000e02:	e004      	b.n	8000e0e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	73fb      	strb	r3, [r7, #15]
 8000e08:	e001      	b.n	8000e0e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	20000004 	.word	0x20000004

08000e24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <HAL_IncTick+0x1c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <HAL_IncTick+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4413      	add	r3, r2
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <HAL_IncTick+0x1c>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	200002a4 	.word	0x200002a4
 8000e44:	20000008 	.word	0x20000008

08000e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <HAL_GetTick+0x14>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	200002a4 	.word	0x200002a4

08000e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e92:	4a04      	ldr	r2, [pc, #16]	; (8000ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	60d3      	str	r3, [r2, #12]
}
 8000e98:	bf00      	nop
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	e000ed00 	.word	0xe000ed00

08000ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	0a1b      	lsrs	r3, r3, #8
 8000eb2:	f003 0307 	and.w	r3, r3, #7
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	db0b      	blt.n	8000eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	f003 021f 	and.w	r2, r3, #31
 8000edc:	4907      	ldr	r1, [pc, #28]	; (8000efc <__NVIC_EnableIRQ+0x38>)
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	095b      	lsrs	r3, r3, #5
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eee:	bf00      	nop
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000e100 	.word	0xe000e100

08000f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	6039      	str	r1, [r7, #0]
 8000f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	db0a      	blt.n	8000f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	490c      	ldr	r1, [pc, #48]	; (8000f4c <__NVIC_SetPriority+0x4c>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	0112      	lsls	r2, r2, #4
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	440b      	add	r3, r1
 8000f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f28:	e00a      	b.n	8000f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	4908      	ldr	r1, [pc, #32]	; (8000f50 <__NVIC_SetPriority+0x50>)
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	f003 030f 	and.w	r3, r3, #15
 8000f36:	3b04      	subs	r3, #4
 8000f38:	0112      	lsls	r2, r2, #4
 8000f3a:	b2d2      	uxtb	r2, r2
 8000f3c:	440b      	add	r3, r1
 8000f3e:	761a      	strb	r2, [r3, #24]
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000e100 	.word	0xe000e100
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b089      	sub	sp, #36	; 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	f1c3 0307 	rsb	r3, r3, #7
 8000f6e:	2b04      	cmp	r3, #4
 8000f70:	bf28      	it	cs
 8000f72:	2304      	movcs	r3, #4
 8000f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3304      	adds	r3, #4
 8000f7a:	2b06      	cmp	r3, #6
 8000f7c:	d902      	bls.n	8000f84 <NVIC_EncodePriority+0x30>
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3b03      	subs	r3, #3
 8000f82:	e000      	b.n	8000f86 <NVIC_EncodePriority+0x32>
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f88:	f04f 32ff 	mov.w	r2, #4294967295
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	43da      	mvns	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	401a      	ands	r2, r3
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa6:	43d9      	mvns	r1, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	4313      	orrs	r3, r2
         );
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3724      	adds	r7, #36	; 0x24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
	...

08000fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fcc:	d301      	bcc.n	8000fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e00f      	b.n	8000ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <SysTick_Config+0x40>)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fda:	210f      	movs	r1, #15
 8000fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe0:	f7ff ff8e 	bl	8000f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe4:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <SysTick_Config+0x40>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fea:	4b04      	ldr	r3, [pc, #16]	; (8000ffc <SysTick_Config+0x40>)
 8000fec:	2207      	movs	r2, #7
 8000fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	e000e010 	.word	0xe000e010

08001000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff29 	bl	8000e60 <__NVIC_SetPriorityGrouping>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	b086      	sub	sp, #24
 800101a:	af00      	add	r7, sp, #0
 800101c:	4603      	mov	r3, r0
 800101e:	60b9      	str	r1, [r7, #8]
 8001020:	607a      	str	r2, [r7, #4]
 8001022:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001024:	f7ff ff40 	bl	8000ea8 <__NVIC_GetPriorityGrouping>
 8001028:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	68b9      	ldr	r1, [r7, #8]
 800102e:	6978      	ldr	r0, [r7, #20]
 8001030:	f7ff ff90 	bl	8000f54 <NVIC_EncodePriority>
 8001034:	4602      	mov	r2, r0
 8001036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800103a:	4611      	mov	r1, r2
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff5f 	bl	8000f00 <__NVIC_SetPriority>
}
 8001042:	bf00      	nop
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	4603      	mov	r3, r0
 8001052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff33 	bl	8000ec4 <__NVIC_EnableIRQ>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff ffa4 	bl	8000fbc <SysTick_Config>
 8001074:	4603      	mov	r3, r0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e08d      	b.n	80011ae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	4b47      	ldr	r3, [pc, #284]	; (80011b8 <HAL_DMA_Init+0x138>)
 800109a:	429a      	cmp	r2, r3
 800109c:	d80f      	bhi.n	80010be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	461a      	mov	r2, r3
 80010a4:	4b45      	ldr	r3, [pc, #276]	; (80011bc <HAL_DMA_Init+0x13c>)
 80010a6:	4413      	add	r3, r2
 80010a8:	4a45      	ldr	r2, [pc, #276]	; (80011c0 <HAL_DMA_Init+0x140>)
 80010aa:	fba2 2303 	umull	r2, r3, r2, r3
 80010ae:	091b      	lsrs	r3, r3, #4
 80010b0:	009a      	lsls	r2, r3, #2
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a42      	ldr	r2, [pc, #264]	; (80011c4 <HAL_DMA_Init+0x144>)
 80010ba:	641a      	str	r2, [r3, #64]	; 0x40
 80010bc:	e00e      	b.n	80010dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	461a      	mov	r2, r3
 80010c4:	4b40      	ldr	r3, [pc, #256]	; (80011c8 <HAL_DMA_Init+0x148>)
 80010c6:	4413      	add	r3, r2
 80010c8:	4a3d      	ldr	r2, [pc, #244]	; (80011c0 <HAL_DMA_Init+0x140>)
 80010ca:	fba2 2303 	umull	r2, r3, r2, r3
 80010ce:	091b      	lsrs	r3, r3, #4
 80010d0:	009a      	lsls	r2, r3, #2
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a3c      	ldr	r2, [pc, #240]	; (80011cc <HAL_DMA_Init+0x14c>)
 80010da:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2202      	movs	r2, #2
 80010e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80010f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001100:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800110c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001118:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	4313      	orrs	r3, r2
 8001124:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	68fa      	ldr	r2, [r7, #12]
 800112c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f000 fa76 	bl	8001620 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800113c:	d102      	bne.n	8001144 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800114c:	b2d2      	uxtb	r2, r2
 800114e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001158:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d010      	beq.n	8001184 <HAL_DMA_Init+0x104>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	2b04      	cmp	r3, #4
 8001168:	d80c      	bhi.n	8001184 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 fa96 	bl	800169c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	e008      	b.n	8001196 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2201      	movs	r2, #1
 80011a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80011ac:	2300      	movs	r3, #0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40020407 	.word	0x40020407
 80011bc:	bffdfff8 	.word	0xbffdfff8
 80011c0:	cccccccd 	.word	0xcccccccd
 80011c4:	40020000 	.word	0x40020000
 80011c8:	bffdfbf8 	.word	0xbffdfbf8
 80011cc:	40020400 	.word	0x40020400

080011d0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
 80011dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80011de:	2300      	movs	r3, #0
 80011e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d101      	bne.n	80011f0 <HAL_DMA_Start_IT+0x20>
 80011ec:	2302      	movs	r3, #2
 80011ee:	e066      	b.n	80012be <HAL_DMA_Start_IT+0xee>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2201      	movs	r2, #1
 80011f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b01      	cmp	r3, #1
 8001202:	d155      	bne.n	80012b0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2202      	movs	r2, #2
 8001208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2200      	movs	r2, #0
 8001210:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f022 0201 	bic.w	r2, r2, #1
 8001220:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	68b9      	ldr	r1, [r7, #8]
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f000 f9bb 	bl	80015a4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	2b00      	cmp	r3, #0
 8001234:	d008      	beq.n	8001248 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f042 020e 	orr.w	r2, r2, #14
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	e00f      	b.n	8001268 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f022 0204 	bic.w	r2, r2, #4
 8001256:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f042 020a 	orr.w	r2, r2, #10
 8001266:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001272:	2b00      	cmp	r3, #0
 8001274:	d007      	beq.n	8001286 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001280:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001284:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800128a:	2b00      	cmp	r3, #0
 800128c:	d007      	beq.n	800129e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800129c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f042 0201 	orr.w	r2, r2, #1
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	e005      	b.n	80012bc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80012b8:	2302      	movs	r3, #2
 80012ba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80012bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b085      	sub	sp, #20
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012ce:	2300      	movs	r3, #0
 80012d0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d005      	beq.n	80012ea <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2204      	movs	r2, #4
 80012e2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	73fb      	strb	r3, [r7, #15]
 80012e8:	e037      	b.n	800135a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f022 020e 	bic.w	r2, r2, #14
 80012f8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001304:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001308:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f022 0201 	bic.w	r2, r2, #1
 8001318:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f003 021f 	and.w	r2, r3, #31
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001326:	2101      	movs	r1, #1
 8001328:	fa01 f202 	lsl.w	r2, r1, r2
 800132c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001336:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00c      	beq.n	800135a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800134a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800134e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001358:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001380:	2300      	movs	r3, #0
 8001382:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d00d      	beq.n	80013ac <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2204      	movs	r2, #4
 8001394:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	73fb      	strb	r3, [r7, #15]
 80013aa:	e047      	b.n	800143c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 020e 	bic.w	r2, r2, #14
 80013ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 0201 	bic.w	r2, r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e0:	f003 021f 	and.w	r2, r3, #31
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e8:	2101      	movs	r1, #1
 80013ea:	fa01 f202 	lsl.w	r2, r1, r2
 80013ee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80013f8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00c      	beq.n	800141c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800140c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001410:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800141a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2201      	movs	r2, #1
 8001420:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	4798      	blx	r3
    }
  }
  return status;
 800143c:	7bfb      	ldrb	r3, [r7, #15]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b084      	sub	sp, #16
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001462:	f003 031f 	and.w	r3, r3, #31
 8001466:	2204      	movs	r2, #4
 8001468:	409a      	lsls	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4013      	ands	r3, r2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d026      	beq.n	80014c0 <HAL_DMA_IRQHandler+0x7a>
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	f003 0304 	and.w	r3, r3, #4
 8001478:	2b00      	cmp	r3, #0
 800147a:	d021      	beq.n	80014c0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 0320 	and.w	r3, r3, #32
 8001486:	2b00      	cmp	r3, #0
 8001488:	d107      	bne.n	800149a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f022 0204 	bic.w	r2, r2, #4
 8001498:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800149e:	f003 021f 	and.w	r2, r3, #31
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a6:	2104      	movs	r1, #4
 80014a8:	fa01 f202 	lsl.w	r2, r1, r2
 80014ac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d071      	beq.n	800159a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80014be:	e06c      	b.n	800159a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c4:	f003 031f 	and.w	r3, r3, #31
 80014c8:	2202      	movs	r2, #2
 80014ca:	409a      	lsls	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d02e      	beq.n	8001532 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d029      	beq.n	8001532 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0320 	and.w	r3, r3, #32
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d10b      	bne.n	8001504 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f022 020a 	bic.w	r2, r2, #10
 80014fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001508:	f003 021f 	and.w	r2, r3, #31
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	2102      	movs	r1, #2
 8001512:	fa01 f202 	lsl.w	r2, r1, r2
 8001516:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001524:	2b00      	cmp	r3, #0
 8001526:	d038      	beq.n	800159a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001530:	e033      	b.n	800159a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001536:	f003 031f 	and.w	r3, r3, #31
 800153a:	2208      	movs	r2, #8
 800153c:	409a      	lsls	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4013      	ands	r3, r2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d02a      	beq.n	800159c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	f003 0308 	and.w	r3, r3, #8
 800154c:	2b00      	cmp	r3, #0
 800154e:	d025      	beq.n	800159c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f022 020e 	bic.w	r2, r2, #14
 800155e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001564:	f003 021f 	and.w	r2, r3, #31
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156c:	2101      	movs	r1, #1
 800156e:	fa01 f202 	lsl.w	r2, r1, r2
 8001572:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2201      	movs	r2, #1
 800157e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800158e:	2b00      	cmp	r3, #0
 8001590:	d004      	beq.n	800159c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800159a:	bf00      	nop
 800159c:	bf00      	nop
}
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015ba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d004      	beq.n	80015ce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015cc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d2:	f003 021f 	and.w	r2, r3, #31
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	2101      	movs	r1, #1
 80015dc:	fa01 f202 	lsl.w	r2, r1, r2
 80015e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2b10      	cmp	r3, #16
 80015f0:	d108      	bne.n	8001604 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68ba      	ldr	r2, [r7, #8]
 8001600:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001602:	e007      	b.n	8001614 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	68ba      	ldr	r2, [r7, #8]
 800160a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	60da      	str	r2, [r3, #12]
}
 8001614:	bf00      	nop
 8001616:	3714      	adds	r7, #20
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001620:	b480      	push	{r7}
 8001622:	b087      	sub	sp, #28
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	461a      	mov	r2, r3
 800162e:	4b16      	ldr	r3, [pc, #88]	; (8001688 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001630:	429a      	cmp	r2, r3
 8001632:	d802      	bhi.n	800163a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001634:	4b15      	ldr	r3, [pc, #84]	; (800168c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	e001      	b.n	800163e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800163a:	4b15      	ldr	r3, [pc, #84]	; (8001690 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800163c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	3b08      	subs	r3, #8
 800164a:	4a12      	ldr	r2, [pc, #72]	; (8001694 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800164c:	fba2 2303 	umull	r2, r3, r2, r3
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001658:	089b      	lsrs	r3, r3, #2
 800165a:	009a      	lsls	r2, r3, #2
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4413      	add	r3, r2
 8001660:	461a      	mov	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a0b      	ldr	r2, [pc, #44]	; (8001698 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800166a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 031f 	and.w	r3, r3, #31
 8001672:	2201      	movs	r2, #1
 8001674:	409a      	lsls	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	651a      	str	r2, [r3, #80]	; 0x50
}
 800167a:	bf00      	nop
 800167c:	371c      	adds	r7, #28
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40020407 	.word	0x40020407
 800168c:	40020800 	.word	0x40020800
 8001690:	40020820 	.word	0x40020820
 8001694:	cccccccd 	.word	0xcccccccd
 8001698:	40020880 	.word	0x40020880

0800169c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	4b0b      	ldr	r3, [pc, #44]	; (80016dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016b0:	4413      	add	r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	461a      	mov	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a08      	ldr	r2, [pc, #32]	; (80016e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80016be:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	f003 031f 	and.w	r3, r3, #31
 80016c8:	2201      	movs	r2, #1
 80016ca:	409a      	lsls	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80016d0:	bf00      	nop
 80016d2:	3714      	adds	r7, #20
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	1000823f 	.word	0x1000823f
 80016e0:	40020940 	.word	0x40020940

080016e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b087      	sub	sp, #28
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80016f2:	e15a      	b.n	80019aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2101      	movs	r1, #1
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 814c 	beq.w	80019a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	2b01      	cmp	r3, #1
 8001716:	d005      	beq.n	8001724 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001720:	2b02      	cmp	r3, #2
 8001722:	d130      	bne.n	8001786 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	68da      	ldr	r2, [r3, #12]
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800175a:	2201      	movs	r2, #1
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43db      	mvns	r3, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4013      	ands	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	091b      	lsrs	r3, r3, #4
 8001770:	f003 0201 	and.w	r2, r3, #1
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 0303 	and.w	r3, r3, #3
 800178e:	2b03      	cmp	r3, #3
 8001790:	d017      	beq.n	80017c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	2203      	movs	r2, #3
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	689a      	ldr	r2, [r3, #8]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	005b      	lsls	r3, r3, #1
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 0303 	and.w	r3, r3, #3
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d123      	bne.n	8001816 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	08da      	lsrs	r2, r3, #3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3208      	adds	r2, #8
 80017d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	220f      	movs	r2, #15
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43db      	mvns	r3, r3
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4013      	ands	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	691a      	ldr	r2, [r3, #16]
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4313      	orrs	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	08da      	lsrs	r2, r3, #3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3208      	adds	r2, #8
 8001810:	6939      	ldr	r1, [r7, #16]
 8001812:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	2203      	movs	r2, #3
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43db      	mvns	r3, r3
 8001828:	693a      	ldr	r2, [r7, #16]
 800182a:	4013      	ands	r3, r2
 800182c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 0203 	and.w	r2, r3, #3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 80a6 	beq.w	80019a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001858:	4b5b      	ldr	r3, [pc, #364]	; (80019c8 <HAL_GPIO_Init+0x2e4>)
 800185a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800185c:	4a5a      	ldr	r2, [pc, #360]	; (80019c8 <HAL_GPIO_Init+0x2e4>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6613      	str	r3, [r2, #96]	; 0x60
 8001864:	4b58      	ldr	r3, [pc, #352]	; (80019c8 <HAL_GPIO_Init+0x2e4>)
 8001866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001870:	4a56      	ldr	r2, [pc, #344]	; (80019cc <HAL_GPIO_Init+0x2e8>)
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	089b      	lsrs	r3, r3, #2
 8001876:	3302      	adds	r3, #2
 8001878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	220f      	movs	r2, #15
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	4013      	ands	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800189a:	d01f      	beq.n	80018dc <HAL_GPIO_Init+0x1f8>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a4c      	ldr	r2, [pc, #304]	; (80019d0 <HAL_GPIO_Init+0x2ec>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d019      	beq.n	80018d8 <HAL_GPIO_Init+0x1f4>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a4b      	ldr	r2, [pc, #300]	; (80019d4 <HAL_GPIO_Init+0x2f0>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d013      	beq.n	80018d4 <HAL_GPIO_Init+0x1f0>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4a4a      	ldr	r2, [pc, #296]	; (80019d8 <HAL_GPIO_Init+0x2f4>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d00d      	beq.n	80018d0 <HAL_GPIO_Init+0x1ec>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a49      	ldr	r2, [pc, #292]	; (80019dc <HAL_GPIO_Init+0x2f8>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d007      	beq.n	80018cc <HAL_GPIO_Init+0x1e8>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a48      	ldr	r2, [pc, #288]	; (80019e0 <HAL_GPIO_Init+0x2fc>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d101      	bne.n	80018c8 <HAL_GPIO_Init+0x1e4>
 80018c4:	2305      	movs	r3, #5
 80018c6:	e00a      	b.n	80018de <HAL_GPIO_Init+0x1fa>
 80018c8:	2306      	movs	r3, #6
 80018ca:	e008      	b.n	80018de <HAL_GPIO_Init+0x1fa>
 80018cc:	2304      	movs	r3, #4
 80018ce:	e006      	b.n	80018de <HAL_GPIO_Init+0x1fa>
 80018d0:	2303      	movs	r3, #3
 80018d2:	e004      	b.n	80018de <HAL_GPIO_Init+0x1fa>
 80018d4:	2302      	movs	r3, #2
 80018d6:	e002      	b.n	80018de <HAL_GPIO_Init+0x1fa>
 80018d8:	2301      	movs	r3, #1
 80018da:	e000      	b.n	80018de <HAL_GPIO_Init+0x1fa>
 80018dc:	2300      	movs	r3, #0
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	f002 0203 	and.w	r2, r2, #3
 80018e4:	0092      	lsls	r2, r2, #2
 80018e6:	4093      	lsls	r3, r2
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018ee:	4937      	ldr	r1, [pc, #220]	; (80019cc <HAL_GPIO_Init+0x2e8>)
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	089b      	lsrs	r3, r3, #2
 80018f4:	3302      	adds	r3, #2
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018fc:	4b39      	ldr	r3, [pc, #228]	; (80019e4 <HAL_GPIO_Init+0x300>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	43db      	mvns	r3, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d003      	beq.n	8001920 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	4313      	orrs	r3, r2
 800191e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001920:	4a30      	ldr	r2, [pc, #192]	; (80019e4 <HAL_GPIO_Init+0x300>)
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001926:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <HAL_GPIO_Init+0x300>)
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	43db      	mvns	r3, r3
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	4013      	ands	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	4313      	orrs	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800194a:	4a26      	ldr	r2, [pc, #152]	; (80019e4 <HAL_GPIO_Init+0x300>)
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001950:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <HAL_GPIO_Init+0x300>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	43db      	mvns	r3, r3
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	4013      	ands	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001968:	2b00      	cmp	r3, #0
 800196a:	d003      	beq.n	8001974 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	4313      	orrs	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001974:	4a1b      	ldr	r2, [pc, #108]	; (80019e4 <HAL_GPIO_Init+0x300>)
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800197a:	4b1a      	ldr	r3, [pc, #104]	; (80019e4 <HAL_GPIO_Init+0x300>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	43db      	mvns	r3, r3
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	4013      	ands	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	4313      	orrs	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800199e:	4a11      	ldr	r2, [pc, #68]	; (80019e4 <HAL_GPIO_Init+0x300>)
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	3301      	adds	r3, #1
 80019a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	fa22 f303 	lsr.w	r3, r2, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f47f ae9d 	bne.w	80016f4 <HAL_GPIO_Init+0x10>
  }
}
 80019ba:	bf00      	nop
 80019bc:	bf00      	nop
 80019be:	371c      	adds	r7, #28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40010000 	.word	0x40010000
 80019d0:	48000400 	.word	0x48000400
 80019d4:	48000800 	.word	0x48000800
 80019d8:	48000c00 	.word	0x48000c00
 80019dc:	48001000 	.word	0x48001000
 80019e0:	48001400 	.word	0x48001400
 80019e4:	40010400 	.word	0x40010400

080019e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	807b      	strh	r3, [r7, #2]
 80019f4:	4613      	mov	r3, r2
 80019f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019f8:	787b      	ldrb	r3, [r7, #1]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019fe:	887a      	ldrh	r2, [r7, #2]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a04:	e002      	b.n	8001a0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a06:	887a      	ldrh	r2, [r7, #2]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a2a:	887a      	ldrh	r2, [r7, #2]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	041a      	lsls	r2, r3, #16
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	43d9      	mvns	r1, r3
 8001a36:	887b      	ldrh	r3, [r7, #2]
 8001a38:	400b      	ands	r3, r1
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	619a      	str	r2, [r3, #24]
}
 8001a40:	bf00      	nop
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a56:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a58:	695a      	ldr	r2, [r3, #20]
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d006      	beq.n	8001a70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a64:	88fb      	ldrh	r3, [r7, #6]
 8001a66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a68:	88fb      	ldrh	r3, [r7, #6]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f000 f806 	bl	8001a7c <HAL_GPIO_EXTI_Callback>
  }
}
 8001a70:	bf00      	nop
 8001a72:	3708      	adds	r7, #8
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d141      	bne.n	8001b26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001aa2:	4b4b      	ldr	r3, [pc, #300]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aae:	d131      	bne.n	8001b14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ab0:	4b47      	ldr	r3, [pc, #284]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ab6:	4a46      	ldr	r2, [pc, #280]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001abc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ac0:	4b43      	ldr	r3, [pc, #268]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ac8:	4a41      	ldr	r2, [pc, #260]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ace:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ad0:	4b40      	ldr	r3, [pc, #256]	; (8001bd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2232      	movs	r2, #50	; 0x32
 8001ad6:	fb02 f303 	mul.w	r3, r2, r3
 8001ada:	4a3f      	ldr	r2, [pc, #252]	; (8001bd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001adc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae0:	0c9b      	lsrs	r3, r3, #18
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ae6:	e002      	b.n	8001aee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	3b01      	subs	r3, #1
 8001aec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001aee:	4b38      	ldr	r3, [pc, #224]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001afa:	d102      	bne.n	8001b02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f2      	bne.n	8001ae8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b02:	4b33      	ldr	r3, [pc, #204]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b0e:	d158      	bne.n	8001bc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e057      	b.n	8001bc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b14:	4b2e      	ldr	r3, [pc, #184]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b1a:	4a2d      	ldr	r2, [pc, #180]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b24:	e04d      	b.n	8001bc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b2c:	d141      	bne.n	8001bb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b2e:	4b28      	ldr	r3, [pc, #160]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b3a:	d131      	bne.n	8001ba0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b3c:	4b24      	ldr	r3, [pc, #144]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b42:	4a23      	ldr	r2, [pc, #140]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b4c:	4b20      	ldr	r3, [pc, #128]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b54:	4a1e      	ldr	r2, [pc, #120]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b5c:	4b1d      	ldr	r3, [pc, #116]	; (8001bd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2232      	movs	r2, #50	; 0x32
 8001b62:	fb02 f303 	mul.w	r3, r2, r3
 8001b66:	4a1c      	ldr	r2, [pc, #112]	; (8001bd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b68:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6c:	0c9b      	lsrs	r3, r3, #18
 8001b6e:	3301      	adds	r3, #1
 8001b70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b72:	e002      	b.n	8001b7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b7a:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b86:	d102      	bne.n	8001b8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f2      	bne.n	8001b74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b9a:	d112      	bne.n	8001bc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e011      	b.n	8001bc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001bb0:	e007      	b.n	8001bc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001bba:	4a05      	ldr	r2, [pc, #20]	; (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bbc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bc0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	40007000 	.word	0x40007000
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	431bde83 	.word	0x431bde83

08001bdc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	4a04      	ldr	r2, [pc, #16]	; (8001bf8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001be6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bea:	6093      	str	r3, [r2, #8]
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	40007000 	.word	0x40007000

08001bfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b088      	sub	sp, #32
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e2fe      	b.n	800220c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d075      	beq.n	8001d06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c1a:	4b97      	ldr	r3, [pc, #604]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c24:	4b94      	ldr	r3, [pc, #592]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2b0c      	cmp	r3, #12
 8001c32:	d102      	bne.n	8001c3a <HAL_RCC_OscConfig+0x3e>
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b03      	cmp	r3, #3
 8001c38:	d002      	beq.n	8001c40 <HAL_RCC_OscConfig+0x44>
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d10b      	bne.n	8001c58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c40:	4b8d      	ldr	r3, [pc, #564]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d05b      	beq.n	8001d04 <HAL_RCC_OscConfig+0x108>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d157      	bne.n	8001d04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e2d9      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c60:	d106      	bne.n	8001c70 <HAL_RCC_OscConfig+0x74>
 8001c62:	4b85      	ldr	r3, [pc, #532]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a84      	ldr	r2, [pc, #528]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c6c:	6013      	str	r3, [r2, #0]
 8001c6e:	e01d      	b.n	8001cac <HAL_RCC_OscConfig+0xb0>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c78:	d10c      	bne.n	8001c94 <HAL_RCC_OscConfig+0x98>
 8001c7a:	4b7f      	ldr	r3, [pc, #508]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a7e      	ldr	r2, [pc, #504]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c84:	6013      	str	r3, [r2, #0]
 8001c86:	4b7c      	ldr	r3, [pc, #496]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a7b      	ldr	r2, [pc, #492]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	e00b      	b.n	8001cac <HAL_RCC_OscConfig+0xb0>
 8001c94:	4b78      	ldr	r3, [pc, #480]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a77      	ldr	r2, [pc, #476]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c9e:	6013      	str	r3, [r2, #0]
 8001ca0:	4b75      	ldr	r3, [pc, #468]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a74      	ldr	r2, [pc, #464]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001ca6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001caa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d013      	beq.n	8001cdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb4:	f7ff f8c8 	bl	8000e48 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cbc:	f7ff f8c4 	bl	8000e48 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b64      	cmp	r3, #100	; 0x64
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e29e      	b.n	800220c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cce:	4b6a      	ldr	r3, [pc, #424]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f0      	beq.n	8001cbc <HAL_RCC_OscConfig+0xc0>
 8001cda:	e014      	b.n	8001d06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff f8b4 	bl	8000e48 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ce4:	f7ff f8b0 	bl	8000e48 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b64      	cmp	r3, #100	; 0x64
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e28a      	b.n	800220c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001cf6:	4b60      	ldr	r3, [pc, #384]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0xe8>
 8001d02:	e000      	b.n	8001d06 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d075      	beq.n	8001dfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d12:	4b59      	ldr	r3, [pc, #356]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d1c:	4b56      	ldr	r3, [pc, #344]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	2b0c      	cmp	r3, #12
 8001d2a:	d102      	bne.n	8001d32 <HAL_RCC_OscConfig+0x136>
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d002      	beq.n	8001d38 <HAL_RCC_OscConfig+0x13c>
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	d11f      	bne.n	8001d78 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d38:	4b4f      	ldr	r3, [pc, #316]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_OscConfig+0x154>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e25d      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d50:	4b49      	ldr	r3, [pc, #292]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	061b      	lsls	r3, r3, #24
 8001d5e:	4946      	ldr	r1, [pc, #280]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d60:	4313      	orrs	r3, r2
 8001d62:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001d64:	4b45      	ldr	r3, [pc, #276]	; (8001e7c <HAL_RCC_OscConfig+0x280>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff f821 	bl	8000db0 <HAL_InitTick>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d043      	beq.n	8001dfc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e249      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d023      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d80:	4b3d      	ldr	r3, [pc, #244]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a3c      	ldr	r2, [pc, #240]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7ff f85c 	bl	8000e48 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d94:	f7ff f858 	bl	8000e48 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e232      	b.n	800220c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001da6:	4b34      	ldr	r3, [pc, #208]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001db2:	4b31      	ldr	r3, [pc, #196]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	061b      	lsls	r3, r3, #24
 8001dc0:	492d      	ldr	r1, [pc, #180]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	604b      	str	r3, [r1, #4]
 8001dc6:	e01a      	b.n	8001dfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc8:	4b2b      	ldr	r3, [pc, #172]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a2a      	ldr	r2, [pc, #168]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001dce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff f838 	bl	8000e48 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ddc:	f7ff f834 	bl	8000e48 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e20e      	b.n	800220c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dee:	4b22      	ldr	r3, [pc, #136]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_OscConfig+0x1e0>
 8001dfa:	e000      	b.n	8001dfe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dfc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d041      	beq.n	8001e8e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d01c      	beq.n	8001e4c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e12:	4b19      	ldr	r3, [pc, #100]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001e14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e18:	4a17      	ldr	r2, [pc, #92]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e22:	f7ff f811 	bl	8000e48 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e2a:	f7ff f80d 	bl	8000e48 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e1e7      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e3c:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0ef      	beq.n	8001e2a <HAL_RCC_OscConfig+0x22e>
 8001e4a:	e020      	b.n	8001e8e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e4c:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e52:	4a09      	ldr	r2, [pc, #36]	; (8001e78 <HAL_RCC_OscConfig+0x27c>)
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5c:	f7fe fff4 	bl	8000e48 <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e62:	e00d      	b.n	8001e80 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e64:	f7fe fff0 	bl	8000e48 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d906      	bls.n	8001e80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e1ca      	b.n	800220c <HAL_RCC_OscConfig+0x610>
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e80:	4b8c      	ldr	r3, [pc, #560]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1ea      	bne.n	8001e64 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0304 	and.w	r3, r3, #4
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f000 80a6 	beq.w	8001fe8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ea0:	4b84      	ldr	r3, [pc, #528]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x2b4>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <HAL_RCC_OscConfig+0x2b6>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00d      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb6:	4b7f      	ldr	r3, [pc, #508]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eba:	4a7e      	ldr	r2, [pc, #504]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ec2:	4b7c      	ldr	r3, [pc, #496]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ed2:	4b79      	ldr	r3, [pc, #484]	; (80020b8 <HAL_RCC_OscConfig+0x4bc>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d118      	bne.n	8001f10 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ede:	4b76      	ldr	r3, [pc, #472]	; (80020b8 <HAL_RCC_OscConfig+0x4bc>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a75      	ldr	r2, [pc, #468]	; (80020b8 <HAL_RCC_OscConfig+0x4bc>)
 8001ee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eea:	f7fe ffad 	bl	8000e48 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef2:	f7fe ffa9 	bl	8000e48 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e183      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f04:	4b6c      	ldr	r3, [pc, #432]	; (80020b8 <HAL_RCC_OscConfig+0x4bc>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d0f0      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d108      	bne.n	8001f2a <HAL_RCC_OscConfig+0x32e>
 8001f18:	4b66      	ldr	r3, [pc, #408]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f1e:	4a65      	ldr	r2, [pc, #404]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f20:	f043 0301 	orr.w	r3, r3, #1
 8001f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f28:	e024      	b.n	8001f74 <HAL_RCC_OscConfig+0x378>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b05      	cmp	r3, #5
 8001f30:	d110      	bne.n	8001f54 <HAL_RCC_OscConfig+0x358>
 8001f32:	4b60      	ldr	r3, [pc, #384]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f38:	4a5e      	ldr	r2, [pc, #376]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f42:	4b5c      	ldr	r3, [pc, #368]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f48:	4a5a      	ldr	r2, [pc, #360]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f52:	e00f      	b.n	8001f74 <HAL_RCC_OscConfig+0x378>
 8001f54:	4b57      	ldr	r3, [pc, #348]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f5a:	4a56      	ldr	r2, [pc, #344]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f64:	4b53      	ldr	r3, [pc, #332]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f6a:	4a52      	ldr	r2, [pc, #328]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f6c:	f023 0304 	bic.w	r3, r3, #4
 8001f70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d016      	beq.n	8001faa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f7c:	f7fe ff64 	bl	8000e48 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f82:	e00a      	b.n	8001f9a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f84:	f7fe ff60 	bl	8000e48 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e138      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f9a:	4b46      	ldr	r3, [pc, #280]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0ed      	beq.n	8001f84 <HAL_RCC_OscConfig+0x388>
 8001fa8:	e015      	b.n	8001fd6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001faa:	f7fe ff4d 	bl	8000e48 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fb0:	e00a      	b.n	8001fc8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb2:	f7fe ff49 	bl	8000e48 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e121      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fc8:	4b3a      	ldr	r3, [pc, #232]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1ed      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fd6:	7ffb      	ldrb	r3, [r7, #31]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d105      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fdc:	4b35      	ldr	r3, [pc, #212]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe0:	4a34      	ldr	r2, [pc, #208]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fe6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0320 	and.w	r3, r3, #32
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d03c      	beq.n	800206e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d01c      	beq.n	8002036 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ffc:	4b2d      	ldr	r3, [pc, #180]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8001ffe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002002:	4a2c      	ldr	r2, [pc, #176]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800200c:	f7fe ff1c 	bl	8000e48 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002014:	f7fe ff18 	bl	8000e48 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e0f2      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002026:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8002028:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0ef      	beq.n	8002014 <HAL_RCC_OscConfig+0x418>
 8002034:	e01b      	b.n	800206e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002036:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8002038:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800203c:	4a1d      	ldr	r2, [pc, #116]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 800203e:	f023 0301 	bic.w	r3, r3, #1
 8002042:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002046:	f7fe feff 	bl	8000e48 <HAL_GetTick>
 800204a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800204c:	e008      	b.n	8002060 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800204e:	f7fe fefb 	bl	8000e48 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d901      	bls.n	8002060 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e0d5      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002060:	4b14      	ldr	r3, [pc, #80]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8002062:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d1ef      	bne.n	800204e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	2b00      	cmp	r3, #0
 8002074:	f000 80c9 	beq.w	800220a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002078:	4b0e      	ldr	r3, [pc, #56]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 030c 	and.w	r3, r3, #12
 8002080:	2b0c      	cmp	r3, #12
 8002082:	f000 8083 	beq.w	800218c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	2b02      	cmp	r3, #2
 800208c:	d15e      	bne.n	800214c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a08      	ldr	r2, [pc, #32]	; (80020b4 <HAL_RCC_OscConfig+0x4b8>)
 8002094:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209a:	f7fe fed5 	bl	8000e48 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020a0:	e00c      	b.n	80020bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020a2:	f7fe fed1 	bl	8000e48 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d905      	bls.n	80020bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e0ab      	b.n	800220c <HAL_RCC_OscConfig+0x610>
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020bc:	4b55      	ldr	r3, [pc, #340]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1ec      	bne.n	80020a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020c8:	4b52      	ldr	r3, [pc, #328]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 80020ca:	68da      	ldr	r2, [r3, #12]
 80020cc:	4b52      	ldr	r3, [pc, #328]	; (8002218 <HAL_RCC_OscConfig+0x61c>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6a11      	ldr	r1, [r2, #32]
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020d8:	3a01      	subs	r2, #1
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	4311      	orrs	r1, r2
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80020e2:	0212      	lsls	r2, r2, #8
 80020e4:	4311      	orrs	r1, r2
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80020ea:	0852      	lsrs	r2, r2, #1
 80020ec:	3a01      	subs	r2, #1
 80020ee:	0552      	lsls	r2, r2, #21
 80020f0:	4311      	orrs	r1, r2
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80020f6:	0852      	lsrs	r2, r2, #1
 80020f8:	3a01      	subs	r2, #1
 80020fa:	0652      	lsls	r2, r2, #25
 80020fc:	4311      	orrs	r1, r2
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002102:	06d2      	lsls	r2, r2, #27
 8002104:	430a      	orrs	r2, r1
 8002106:	4943      	ldr	r1, [pc, #268]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002108:	4313      	orrs	r3, r2
 800210a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800210c:	4b41      	ldr	r3, [pc, #260]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a40      	ldr	r2, [pc, #256]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002112:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002116:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002118:	4b3e      	ldr	r3, [pc, #248]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	4a3d      	ldr	r2, [pc, #244]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 800211e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002122:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002124:	f7fe fe90 	bl	8000e48 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212c:	f7fe fe8c 	bl	8000e48 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e066      	b.n	800220c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213e:	4b35      	ldr	r3, [pc, #212]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d0f0      	beq.n	800212c <HAL_RCC_OscConfig+0x530>
 800214a:	e05e      	b.n	800220a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800214c:	4b31      	ldr	r3, [pc, #196]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a30      	ldr	r2, [pc, #192]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002152:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002156:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002158:	f7fe fe76 	bl	8000e48 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002160:	f7fe fe72 	bl	8000e48 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e04c      	b.n	800220c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002172:	4b28      	ldr	r3, [pc, #160]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f0      	bne.n	8002160 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800217e:	4b25      	ldr	r3, [pc, #148]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002180:	68da      	ldr	r2, [r3, #12]
 8002182:	4924      	ldr	r1, [pc, #144]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 8002184:	4b25      	ldr	r3, [pc, #148]	; (800221c <HAL_RCC_OscConfig+0x620>)
 8002186:	4013      	ands	r3, r2
 8002188:	60cb      	str	r3, [r1, #12]
 800218a:	e03e      	b.n	800220a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d101      	bne.n	8002198 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e039      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002198:	4b1e      	ldr	r3, [pc, #120]	; (8002214 <HAL_RCC_OscConfig+0x618>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f003 0203 	and.w	r2, r3, #3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d12c      	bne.n	8002206 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b6:	3b01      	subs	r3, #1
 80021b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d123      	bne.n	8002206 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d11b      	bne.n	8002206 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80021da:	429a      	cmp	r2, r3
 80021dc:	d113      	bne.n	8002206 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	085b      	lsrs	r3, r3, #1
 80021ea:	3b01      	subs	r3, #1
 80021ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d109      	bne.n	8002206 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021fc:	085b      	lsrs	r3, r3, #1
 80021fe:	3b01      	subs	r3, #1
 8002200:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002202:	429a      	cmp	r2, r3
 8002204:	d001      	beq.n	800220a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e000      	b.n	800220c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3720      	adds	r7, #32
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40021000 	.word	0x40021000
 8002218:	019f800c 	.word	0x019f800c
 800221c:	feeefffc 	.word	0xfeeefffc

08002220 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e11e      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002238:	4b91      	ldr	r3, [pc, #580]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d910      	bls.n	8002268 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	4b8e      	ldr	r3, [pc, #568]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f023 020f 	bic.w	r2, r3, #15
 800224e:	498c      	ldr	r1, [pc, #560]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	4313      	orrs	r3, r2
 8002254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002256:	4b8a      	ldr	r3, [pc, #552]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	429a      	cmp	r2, r3
 8002262:	d001      	beq.n	8002268 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e106      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b00      	cmp	r3, #0
 8002272:	d073      	beq.n	800235c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b03      	cmp	r3, #3
 800227a:	d129      	bne.n	80022d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800227c:	4b81      	ldr	r3, [pc, #516]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0f4      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800228c:	f000 f99e 	bl	80025cc <RCC_GetSysClockFreqFromPLLSource>
 8002290:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	4a7c      	ldr	r2, [pc, #496]	; (8002488 <HAL_RCC_ClockConfig+0x268>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d93f      	bls.n	800231a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800229a:	4b7a      	ldr	r3, [pc, #488]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d009      	beq.n	80022ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d033      	beq.n	800231a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d12f      	bne.n	800231a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80022ba:	4b72      	ldr	r3, [pc, #456]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022c2:	4a70      	ldr	r2, [pc, #448]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80022c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	e024      	b.n	800231a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d107      	bne.n	80022e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022d8:	4b6a      	ldr	r3, [pc, #424]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d109      	bne.n	80022f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e0c6      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022e8:	4b66      	ldr	r3, [pc, #408]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e0be      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80022f8:	f000 f8ce 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	4a61      	ldr	r2, [pc, #388]	; (8002488 <HAL_RCC_ClockConfig+0x268>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d909      	bls.n	800231a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002306:	4b5f      	ldr	r3, [pc, #380]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800230e:	4a5d      	ldr	r2, [pc, #372]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002314:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002316:	2380      	movs	r3, #128	; 0x80
 8002318:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800231a:	4b5a      	ldr	r3, [pc, #360]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f023 0203 	bic.w	r2, r3, #3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	4957      	ldr	r1, [pc, #348]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002328:	4313      	orrs	r3, r2
 800232a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800232c:	f7fe fd8c 	bl	8000e48 <HAL_GetTick>
 8002330:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002332:	e00a      	b.n	800234a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002334:	f7fe fd88 	bl	8000e48 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002342:	4293      	cmp	r3, r2
 8002344:	d901      	bls.n	800234a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e095      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800234a:	4b4e      	ldr	r3, [pc, #312]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 020c 	and.w	r2, r3, #12
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	429a      	cmp	r2, r3
 800235a:	d1eb      	bne.n	8002334 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d023      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002374:	4b43      	ldr	r3, [pc, #268]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4a42      	ldr	r2, [pc, #264]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800237a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800237e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b00      	cmp	r3, #0
 800238a:	d007      	beq.n	800239c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800238c:	4b3d      	ldr	r3, [pc, #244]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002394:	4a3b      	ldr	r2, [pc, #236]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002396:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800239a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800239c:	4b39      	ldr	r3, [pc, #228]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	4936      	ldr	r1, [pc, #216]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	608b      	str	r3, [r1, #8]
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	2b80      	cmp	r3, #128	; 0x80
 80023b4:	d105      	bne.n	80023c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80023b6:	4b33      	ldr	r3, [pc, #204]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	4a32      	ldr	r2, [pc, #200]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 80023bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c2:	4b2f      	ldr	r3, [pc, #188]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d21d      	bcs.n	800240c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f023 020f 	bic.w	r2, r3, #15
 80023d8:	4929      	ldr	r1, [pc, #164]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023e0:	f7fe fd32 	bl	8000e48 <HAL_GetTick>
 80023e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e6:	e00a      	b.n	80023fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e8:	f7fe fd2e 	bl	8000e48 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e03b      	b.n	8002476 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023fe:	4b20      	ldr	r3, [pc, #128]	; (8002480 <HAL_RCC_ClockConfig+0x260>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	429a      	cmp	r2, r3
 800240a:	d1ed      	bne.n	80023e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d008      	beq.n	800242a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002418:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	4917      	ldr	r1, [pc, #92]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002426:	4313      	orrs	r3, r2
 8002428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	2b00      	cmp	r3, #0
 8002434:	d009      	beq.n	800244a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002436:	4b13      	ldr	r3, [pc, #76]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	490f      	ldr	r1, [pc, #60]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002446:	4313      	orrs	r3, r2
 8002448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800244a:	f000 f825 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 800244e:	4602      	mov	r2, r0
 8002450:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <HAL_RCC_ClockConfig+0x264>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	490c      	ldr	r1, [pc, #48]	; (800248c <HAL_RCC_ClockConfig+0x26c>)
 800245c:	5ccb      	ldrb	r3, [r1, r3]
 800245e:	f003 031f 	and.w	r3, r3, #31
 8002462:	fa22 f303 	lsr.w	r3, r2, r3
 8002466:	4a0a      	ldr	r2, [pc, #40]	; (8002490 <HAL_RCC_ClockConfig+0x270>)
 8002468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800246a:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <HAL_RCC_ClockConfig+0x274>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe fc9e 	bl	8000db0 <HAL_InitTick>
 8002474:	4603      	mov	r3, r0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40022000 	.word	0x40022000
 8002484:	40021000 	.word	0x40021000
 8002488:	04c4b400 	.word	0x04c4b400
 800248c:	08004fdc 	.word	0x08004fdc
 8002490:	20000000 	.word	0x20000000
 8002494:	20000004 	.word	0x20000004

08002498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002498:	b480      	push	{r7}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800249e:	4b2c      	ldr	r3, [pc, #176]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 030c 	and.w	r3, r3, #12
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	d102      	bne.n	80024b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024aa:	4b2a      	ldr	r3, [pc, #168]	; (8002554 <HAL_RCC_GetSysClockFreq+0xbc>)
 80024ac:	613b      	str	r3, [r7, #16]
 80024ae:	e047      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80024b0:	4b27      	ldr	r3, [pc, #156]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	f003 030c 	and.w	r3, r3, #12
 80024b8:	2b08      	cmp	r3, #8
 80024ba:	d102      	bne.n	80024c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024bc:	4b26      	ldr	r3, [pc, #152]	; (8002558 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	e03e      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80024c2:	4b23      	ldr	r3, [pc, #140]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 030c 	and.w	r3, r3, #12
 80024ca:	2b0c      	cmp	r3, #12
 80024cc:	d136      	bne.n	800253c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024ce:	4b20      	ldr	r3, [pc, #128]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	f003 0303 	and.w	r3, r3, #3
 80024d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024d8:	4b1d      	ldr	r3, [pc, #116]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3301      	adds	r3, #1
 80024e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d10c      	bne.n	8002506 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024ec:	4a1a      	ldr	r2, [pc, #104]	; (8002558 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f4:	4a16      	ldr	r2, [pc, #88]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024f6:	68d2      	ldr	r2, [r2, #12]
 80024f8:	0a12      	lsrs	r2, r2, #8
 80024fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024fe:	fb02 f303 	mul.w	r3, r2, r3
 8002502:	617b      	str	r3, [r7, #20]
      break;
 8002504:	e00c      	b.n	8002520 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002506:	4a13      	ldr	r2, [pc, #76]	; (8002554 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	fbb2 f3f3 	udiv	r3, r2, r3
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002510:	68d2      	ldr	r2, [r2, #12]
 8002512:	0a12      	lsrs	r2, r2, #8
 8002514:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002518:	fb02 f303 	mul.w	r3, r2, r3
 800251c:	617b      	str	r3, [r7, #20]
      break;
 800251e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002520:	4b0b      	ldr	r3, [pc, #44]	; (8002550 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	0e5b      	lsrs	r3, r3, #25
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	3301      	adds	r3, #1
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	fbb2 f3f3 	udiv	r3, r2, r3
 8002538:	613b      	str	r3, [r7, #16]
 800253a:	e001      	b.n	8002540 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002540:	693b      	ldr	r3, [r7, #16]
}
 8002542:	4618      	mov	r0, r3
 8002544:	371c      	adds	r7, #28
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40021000 	.word	0x40021000
 8002554:	00f42400 	.word	0x00f42400
 8002558:	016e3600 	.word	0x016e3600

0800255c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002560:	4b03      	ldr	r3, [pc, #12]	; (8002570 <HAL_RCC_GetHCLKFreq+0x14>)
 8002562:	681b      	ldr	r3, [r3, #0]
}
 8002564:	4618      	mov	r0, r3
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	20000000 	.word	0x20000000

08002574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002578:	f7ff fff0 	bl	800255c <HAL_RCC_GetHCLKFreq>
 800257c:	4602      	mov	r2, r0
 800257e:	4b06      	ldr	r3, [pc, #24]	; (8002598 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	0a1b      	lsrs	r3, r3, #8
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	4904      	ldr	r1, [pc, #16]	; (800259c <HAL_RCC_GetPCLK1Freq+0x28>)
 800258a:	5ccb      	ldrb	r3, [r1, r3]
 800258c:	f003 031f 	and.w	r3, r3, #31
 8002590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002594:	4618      	mov	r0, r3
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40021000 	.word	0x40021000
 800259c:	08004fec 	.word	0x08004fec

080025a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025a4:	f7ff ffda 	bl	800255c <HAL_RCC_GetHCLKFreq>
 80025a8:	4602      	mov	r2, r0
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	0adb      	lsrs	r3, r3, #11
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	4904      	ldr	r1, [pc, #16]	; (80025c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025b6:	5ccb      	ldrb	r3, [r1, r3]
 80025b8:	f003 031f 	and.w	r3, r3, #31
 80025bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40021000 	.word	0x40021000
 80025c8:	08004fec 	.word	0x08004fec

080025cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025d2:	4b1e      	ldr	r3, [pc, #120]	; (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f003 0303 	and.w	r3, r3, #3
 80025da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	; (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	3301      	adds	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d10c      	bne.n	800260a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025f0:	4a17      	ldr	r2, [pc, #92]	; (8002650 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f8:	4a14      	ldr	r2, [pc, #80]	; (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80025fa:	68d2      	ldr	r2, [r2, #12]
 80025fc:	0a12      	lsrs	r2, r2, #8
 80025fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002602:	fb02 f303 	mul.w	r3, r2, r3
 8002606:	617b      	str	r3, [r7, #20]
    break;
 8002608:	e00c      	b.n	8002624 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800260a:	4a12      	ldr	r2, [pc, #72]	; (8002654 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002612:	4a0e      	ldr	r2, [pc, #56]	; (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002614:	68d2      	ldr	r2, [r2, #12]
 8002616:	0a12      	lsrs	r2, r2, #8
 8002618:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800261c:	fb02 f303 	mul.w	r3, r2, r3
 8002620:	617b      	str	r3, [r7, #20]
    break;
 8002622:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002624:	4b09      	ldr	r3, [pc, #36]	; (800264c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0e5b      	lsrs	r3, r3, #25
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	3301      	adds	r3, #1
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	fbb2 f3f3 	udiv	r3, r2, r3
 800263c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800263e:	687b      	ldr	r3, [r7, #4]
}
 8002640:	4618      	mov	r0, r3
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	40021000 	.word	0x40021000
 8002650:	016e3600 	.word	0x016e3600
 8002654:	00f42400 	.word	0x00f42400

08002658 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002660:	2300      	movs	r3, #0
 8002662:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002664:	2300      	movs	r3, #0
 8002666:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 8098 	beq.w	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002676:	2300      	movs	r3, #0
 8002678:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800267a:	4b43      	ldr	r3, [pc, #268]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800267c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10d      	bne.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002686:	4b40      	ldr	r3, [pc, #256]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268a:	4a3f      	ldr	r2, [pc, #252]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002690:	6593      	str	r3, [r2, #88]	; 0x58
 8002692:	4b3d      	ldr	r3, [pc, #244]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800269e:	2301      	movs	r3, #1
 80026a0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026a2:	4b3a      	ldr	r3, [pc, #232]	; (800278c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a39      	ldr	r2, [pc, #228]	; (800278c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80026a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026ae:	f7fe fbcb 	bl	8000e48 <HAL_GetTick>
 80026b2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026b4:	e009      	b.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b6:	f7fe fbc7 	bl	8000e48 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d902      	bls.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	74fb      	strb	r3, [r7, #19]
        break;
 80026c8:	e005      	b.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026ca:	4b30      	ldr	r3, [pc, #192]	; (800278c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0ef      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80026d6:	7cfb      	ldrb	r3, [r7, #19]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d159      	bne.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80026dc:	4b2a      	ldr	r3, [pc, #168]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026e6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d01e      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d019      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026f8:	4b23      	ldr	r3, [pc, #140]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002702:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002704:	4b20      	ldr	r3, [pc, #128]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800270a:	4a1f      	ldr	r2, [pc, #124]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800270c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002710:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002714:	4b1c      	ldr	r3, [pc, #112]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271a:	4a1b      	ldr	r2, [pc, #108]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800271c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002724:	4a18      	ldr	r2, [pc, #96]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d016      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002736:	f7fe fb87 	bl	8000e48 <HAL_GetTick>
 800273a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800273c:	e00b      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800273e:	f7fe fb83 	bl	8000e48 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	f241 3288 	movw	r2, #5000	; 0x1388
 800274c:	4293      	cmp	r3, r2
 800274e:	d902      	bls.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	74fb      	strb	r3, [r7, #19]
            break;
 8002754:	e006      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002756:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d0ec      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002764:	7cfb      	ldrb	r3, [r7, #19]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10b      	bne.n	8002782 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800276a:	4b07      	ldr	r3, [pc, #28]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800276c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002770:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002778:	4903      	ldr	r1, [pc, #12]	; (8002788 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800277a:	4313      	orrs	r3, r2
 800277c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002780:	e008      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002782:	7cfb      	ldrb	r3, [r7, #19]
 8002784:	74bb      	strb	r3, [r7, #18]
 8002786:	e005      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002788:	40021000 	.word	0x40021000
 800278c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002790:	7cfb      	ldrb	r3, [r7, #19]
 8002792:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002794:	7c7b      	ldrb	r3, [r7, #17]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d105      	bne.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800279a:	4ba7      	ldr	r3, [pc, #668]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800279c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800279e:	4aa6      	ldr	r2, [pc, #664]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027a4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027b2:	4ba1      	ldr	r3, [pc, #644]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b8:	f023 0203 	bic.w	r2, r3, #3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	499d      	ldr	r1, [pc, #628]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00a      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80027d4:	4b98      	ldr	r3, [pc, #608]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027da:	f023 020c 	bic.w	r2, r3, #12
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	4995      	ldr	r1, [pc, #596]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00a      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027f6:	4b90      	ldr	r3, [pc, #576]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	498c      	ldr	r1, [pc, #560]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002818:	4b87      	ldr	r3, [pc, #540]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800281a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	4984      	ldr	r1, [pc, #528]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002828:	4313      	orrs	r3, r2
 800282a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0310 	and.w	r3, r3, #16
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800283a:	4b7f      	ldr	r3, [pc, #508]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800283c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002840:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	497b      	ldr	r1, [pc, #492]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284a:	4313      	orrs	r3, r2
 800284c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00a      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800285c:	4b76      	ldr	r3, [pc, #472]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002862:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	4973      	ldr	r1, [pc, #460]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800287e:	4b6e      	ldr	r3, [pc, #440]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002884:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	496a      	ldr	r1, [pc, #424]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800288e:	4313      	orrs	r3, r2
 8002890:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00a      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028a0:	4b65      	ldr	r3, [pc, #404]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a1b      	ldr	r3, [r3, #32]
 80028ae:	4962      	ldr	r1, [pc, #392]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00a      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028c2:	4b5d      	ldr	r3, [pc, #372]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	4959      	ldr	r1, [pc, #356]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00a      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80028e4:	4b54      	ldr	r3, [pc, #336]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028ea:	f023 0203 	bic.w	r2, r3, #3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f2:	4951      	ldr	r1, [pc, #324]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00a      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002906:	4b4c      	ldr	r3, [pc, #304]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	4948      	ldr	r1, [pc, #288]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002916:	4313      	orrs	r3, r2
 8002918:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002924:	2b00      	cmp	r3, #0
 8002926:	d015      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002928:	4b43      	ldr	r3, [pc, #268]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800292a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800292e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	4940      	ldr	r1, [pc, #256]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002938:	4313      	orrs	r3, r2
 800293a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002946:	d105      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002948:	4b3b      	ldr	r3, [pc, #236]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	4a3a      	ldr	r2, [pc, #232]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002952:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800295c:	2b00      	cmp	r3, #0
 800295e:	d015      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002960:	4b35      	ldr	r3, [pc, #212]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002966:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800296e:	4932      	ldr	r1, [pc, #200]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002970:	4313      	orrs	r3, r2
 8002972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800297a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800297e:	d105      	bne.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002980:	4b2d      	ldr	r3, [pc, #180]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	4a2c      	ldr	r2, [pc, #176]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800298a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d015      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002998:	4b27      	ldr	r3, [pc, #156]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a6:	4924      	ldr	r1, [pc, #144]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029b6:	d105      	bne.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029b8:	4b1f      	ldr	r3, [pc, #124]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	4a1e      	ldr	r2, [pc, #120]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029c2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d015      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80029d0:	4b19      	ldr	r3, [pc, #100]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029de:	4916      	ldr	r1, [pc, #88]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029ee:	d105      	bne.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029f0:	4b11      	ldr	r3, [pc, #68]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	4a10      	ldr	r2, [pc, #64]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80029f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029fa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d019      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a08:	4b0b      	ldr	r3, [pc, #44]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	4908      	ldr	r1, [pc, #32]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a26:	d109      	bne.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a28:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	4a02      	ldr	r2, [pc, #8]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a32:	60d3      	str	r3, [r2, #12]
 8002a34:	e002      	b.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002a36:	bf00      	nop
 8002a38:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d015      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002a48:	4b29      	ldr	r3, [pc, #164]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a4e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a56:	4926      	ldr	r1, [pc, #152]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a66:	d105      	bne.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002a68:	4b21      	ldr	r3, [pc, #132]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4a20      	ldr	r2, [pc, #128]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d015      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002a80:	4b1b      	ldr	r3, [pc, #108]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a86:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a8e:	4918      	ldr	r1, [pc, #96]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a9e:	d105      	bne.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002aa0:	4b13      	ldr	r3, [pc, #76]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	4a12      	ldr	r2, [pc, #72]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aaa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d015      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002ab8:	4b0d      	ldr	r3, [pc, #52]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002aba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002abe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac6:	490a      	ldr	r1, [pc, #40]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ad2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ad6:	d105      	bne.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ad8:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	4a04      	ldr	r2, [pc, #16]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ade:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ae2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002ae4:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40021000 	.word	0x40021000

08002af4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e042      	b.n	8002b8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d106      	bne.n	8002b1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7fd ff73 	bl	8000a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2224      	movs	r2, #36	; 0x24
 8002b22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0201 	bic.w	r2, r2, #1
 8002b34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d002      	beq.n	8002b44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 ffd6 	bl	8003af0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 fcd7 	bl	80034f8 <UART_SetConfig>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e01b      	b.n	8002b8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	685a      	ldr	r2, [r3, #4]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 0201 	orr.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f001 f855 	bl	8003c34 <UART_CheckIdleState>
 8002b8a:	4603      	mov	r3, r0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	; 0x28
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002baa:	2b20      	cmp	r3, #32
 8002bac:	d17b      	bne.n	8002ca6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d002      	beq.n	8002bba <HAL_UART_Transmit+0x26>
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e074      	b.n	8002ca8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2221      	movs	r2, #33	; 0x21
 8002bca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bce:	f7fe f93b 	bl	8000e48 <HAL_GetTick>
 8002bd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	88fa      	ldrh	r2, [r7, #6]
 8002bd8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	88fa      	ldrh	r2, [r7, #6]
 8002be0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bec:	d108      	bne.n	8002c00 <HAL_UART_Transmit+0x6c>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d104      	bne.n	8002c00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	61bb      	str	r3, [r7, #24]
 8002bfe:	e003      	b.n	8002c08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c08:	e030      	b.n	8002c6c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2200      	movs	r2, #0
 8002c12:	2180      	movs	r1, #128	; 0x80
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f001 f8b7 	bl	8003d88 <UART_WaitOnFlagUntilTimeout>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d005      	beq.n	8002c2c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e03d      	b.n	8002ca8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10b      	bne.n	8002c4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c40:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	3302      	adds	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
 8002c48:	e007      	b.n	8002c5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	781a      	ldrb	r2, [r3, #0]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	3301      	adds	r3, #1
 8002c58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1c8      	bne.n	8002c0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2140      	movs	r1, #64	; 0x40
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f001 f880 	bl	8003d88 <UART_WaitOnFlagUntilTimeout>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d005      	beq.n	8002c9a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2220      	movs	r2, #32
 8002c92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e006      	b.n	8002ca8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	e000      	b.n	8002ca8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002ca6:	2302      	movs	r3, #2
  }
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3720      	adds	r7, #32
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08a      	sub	sp, #40	; 0x28
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d167      	bne.n	8002d98 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <HAL_UART_Transmit_DMA+0x24>
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e060      	b.n	8002d9a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	88fa      	ldrh	r2, [r7, #6]
 8002ce2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	88fa      	ldrh	r2, [r7, #6]
 8002cea:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2221      	movs	r2, #33	; 0x21
 8002cfa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d028      	beq.n	8002d58 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d0a:	4a26      	ldr	r2, [pc, #152]	; (8002da4 <HAL_UART_Transmit_DMA+0xf4>)
 8002d0c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d12:	4a25      	ldr	r2, [pc, #148]	; (8002da8 <HAL_UART_Transmit_DMA+0xf8>)
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d1a:	4a24      	ldr	r2, [pc, #144]	; (8002dac <HAL_UART_Transmit_DMA+0xfc>)
 8002d1c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d22:	2200      	movs	r2, #0
 8002d24:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d2e:	4619      	mov	r1, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	3328      	adds	r3, #40	; 0x28
 8002d36:	461a      	mov	r2, r3
 8002d38:	88fb      	ldrh	r3, [r7, #6]
 8002d3a:	f7fe fa49 	bl	80011d0 <HAL_DMA_Start_IT>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d009      	beq.n	8002d58 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2210      	movs	r2, #16
 8002d48:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e020      	b.n	8002d9a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2240      	movs	r2, #64	; 0x40
 8002d5e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	3308      	adds	r3, #8
 8002d66:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	e853 3f00 	ldrex	r3, [r3]
 8002d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	3308      	adds	r3, #8
 8002d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d80:	623a      	str	r2, [r7, #32]
 8002d82:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d84:	69f9      	ldr	r1, [r7, #28]
 8002d86:	6a3a      	ldr	r2, [r7, #32]
 8002d88:	e841 2300 	strex	r3, r2, [r1]
 8002d8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1e5      	bne.n	8002d60 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	e000      	b.n	8002d9a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8002d98:	2302      	movs	r3, #2
  }
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3728      	adds	r7, #40	; 0x28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	080040ff 	.word	0x080040ff
 8002da8:	08004199 	.word	0x08004199
 8002dac:	0800431f 	.word	0x0800431f

08002db0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08a      	sub	sp, #40	; 0x28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dc4:	2b20      	cmp	r3, #32
 8002dc6:	d137      	bne.n	8002e38 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <HAL_UART_Receive_DMA+0x24>
 8002dce:	88fb      	ldrh	r3, [r7, #6]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e030      	b.n	8002e3a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a18      	ldr	r2, [pc, #96]	; (8002e44 <HAL_UART_Receive_DMA+0x94>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d01f      	beq.n	8002e28 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d018      	beq.n	8002e28 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	e853 3f00 	ldrex	r3, [r3]
 8002e02:	613b      	str	r3, [r7, #16]
   return(result);
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	461a      	mov	r2, r3
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	623b      	str	r3, [r7, #32]
 8002e16:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e18:	69f9      	ldr	r1, [r7, #28]
 8002e1a:	6a3a      	ldr	r2, [r7, #32]
 8002e1c:	e841 2300 	strex	r3, r2, [r1]
 8002e20:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1e6      	bne.n	8002df6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002e28:	88fb      	ldrh	r3, [r7, #6]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	68b9      	ldr	r1, [r7, #8]
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f001 f818 	bl	8003e64 <UART_Start_Receive_DMA>
 8002e34:	4603      	mov	r3, r0
 8002e36:	e000      	b.n	8002e3a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e38:	2302      	movs	r3, #2
  }
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3728      	adds	r7, #40	; 0x28
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40008000 	.word	0x40008000

08002e48 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b0ba      	sub	sp, #232	; 0xe8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e6e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002e72:	f640 030f 	movw	r3, #2063	; 0x80f
 8002e76:	4013      	ands	r3, r2
 8002e78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002e7c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d11b      	bne.n	8002ebc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e88:	f003 0320 	and.w	r3, r3, #32
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d015      	beq.n	8002ebc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002e90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e94:	f003 0320 	and.w	r3, r3, #32
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d105      	bne.n	8002ea8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002e9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d009      	beq.n	8002ebc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 82e3 	beq.w	8003478 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	4798      	blx	r3
      }
      return;
 8002eba:	e2dd      	b.n	8003478 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002ebc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	f000 8123 	beq.w	800310c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002ec6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8002eca:	4b8d      	ldr	r3, [pc, #564]	; (8003100 <HAL_UART_IRQHandler+0x2b8>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d106      	bne.n	8002ee0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002ed2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002ed6:	4b8b      	ldr	r3, [pc, #556]	; (8003104 <HAL_UART_IRQHandler+0x2bc>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 8116 	beq.w	800310c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d011      	beq.n	8002f10 <HAL_UART_IRQHandler+0xc8>
 8002eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00b      	beq.n	8002f10 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2201      	movs	r2, #1
 8002efe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f06:	f043 0201 	orr.w	r2, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d011      	beq.n	8002f40 <HAL_UART_IRQHandler+0xf8>
 8002f1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00b      	beq.n	8002f40 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f36:	f043 0204 	orr.w	r2, r3, #4
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d011      	beq.n	8002f70 <HAL_UART_IRQHandler+0x128>
 8002f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00b      	beq.n	8002f70 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2204      	movs	r2, #4
 8002f5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f66:	f043 0202 	orr.w	r2, r3, #2
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d017      	beq.n	8002fac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f80:	f003 0320 	and.w	r3, r3, #32
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d105      	bne.n	8002f94 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002f88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8002f8c:	4b5c      	ldr	r3, [pc, #368]	; (8003100 <HAL_UART_IRQHandler+0x2b8>)
 8002f8e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d00b      	beq.n	8002fac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2208      	movs	r2, #8
 8002f9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fa2:	f043 0208 	orr.w	r2, r3, #8
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d012      	beq.n	8002fde <HAL_UART_IRQHandler+0x196>
 8002fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00c      	beq.n	8002fde <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fcc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd4:	f043 0220 	orr.w	r2, r3, #32
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 8249 	beq.w	800347c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d013      	beq.n	800301e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ffa:	f003 0320 	and.w	r3, r3, #32
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d105      	bne.n	800300e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003002:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d007      	beq.n	800301e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003024:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003032:	2b40      	cmp	r3, #64	; 0x40
 8003034:	d005      	beq.n	8003042 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003036:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800303a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800303e:	2b00      	cmp	r3, #0
 8003040:	d054      	beq.n	80030ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 fff5 	bl	8004032 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003052:	2b40      	cmp	r3, #64	; 0x40
 8003054:	d146      	bne.n	80030e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	3308      	adds	r3, #8
 800305c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003060:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003064:	e853 3f00 	ldrex	r3, [r3]
 8003068:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800306c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003070:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003074:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3308      	adds	r3, #8
 800307e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003082:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003086:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800308e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003092:	e841 2300 	strex	r3, r2, [r1]
 8003096:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800309a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1d9      	bne.n	8003056 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d017      	beq.n	80030dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030b2:	4a15      	ldr	r2, [pc, #84]	; (8003108 <HAL_UART_IRQHandler+0x2c0>)
 80030b4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fe f95b 	bl	8001378 <HAL_DMA_Abort_IT>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d019      	beq.n	80030fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80030d6:	4610      	mov	r0, r2
 80030d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030da:	e00f      	b.n	80030fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f9f5 	bl	80034cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e2:	e00b      	b.n	80030fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 f9f1 	bl	80034cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ea:	e007      	b.n	80030fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f9ed 	bl	80034cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 80030fa:	e1bf      	b.n	800347c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030fc:	bf00      	nop
    return;
 80030fe:	e1bd      	b.n	800347c <HAL_UART_IRQHandler+0x634>
 8003100:	10000001 	.word	0x10000001
 8003104:	04000120 	.word	0x04000120
 8003108:	0800439f 	.word	0x0800439f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003110:	2b01      	cmp	r3, #1
 8003112:	f040 8153 	bne.w	80033bc <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800311a:	f003 0310 	and.w	r3, r3, #16
 800311e:	2b00      	cmp	r3, #0
 8003120:	f000 814c 	beq.w	80033bc <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8145 	beq.w	80033bc <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2210      	movs	r2, #16
 8003138:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003144:	2b40      	cmp	r3, #64	; 0x40
 8003146:	f040 80bb 	bne.w	80032c0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 818f 	beq.w	8003480 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003168:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800316c:	429a      	cmp	r2, r3
 800316e:	f080 8187 	bcs.w	8003480 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003178:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b00      	cmp	r3, #0
 800318c:	f040 8087 	bne.w	800329e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003198:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800319c:	e853 3f00 	ldrex	r3, [r3]
 80031a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80031a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80031a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	461a      	mov	r2, r3
 80031b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80031ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80031be:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80031c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80031ca:	e841 2300 	strex	r3, r2, [r1]
 80031ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80031d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1da      	bne.n	8003190 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	3308      	adds	r3, #8
 80031e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031e4:	e853 3f00 	ldrex	r3, [r3]
 80031e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80031ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031ec:	f023 0301 	bic.w	r3, r3, #1
 80031f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	3308      	adds	r3, #8
 80031fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80031fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003202:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003204:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003206:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800320a:	e841 2300 	strex	r3, r2, [r1]
 800320e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003210:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1e1      	bne.n	80031da <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	3308      	adds	r3, #8
 800321c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800321e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003220:	e853 3f00 	ldrex	r3, [r3]
 8003224:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003226:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003228:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800322c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	3308      	adds	r3, #8
 8003236:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800323a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800323c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003240:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003242:	e841 2300 	strex	r3, r2, [r1]
 8003246:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003248:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1e3      	bne.n	8003216 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2220      	movs	r2, #32
 8003252:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003264:	e853 3f00 	ldrex	r3, [r3]
 8003268:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800326a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800326c:	f023 0310 	bic.w	r3, r3, #16
 8003270:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	461a      	mov	r2, r3
 800327a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800327e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003280:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003282:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003284:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003286:	e841 2300 	strex	r3, r2, [r1]
 800328a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800328c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1e4      	bne.n	800325c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003298:	4618      	mov	r0, r3
 800329a:	f7fe f814 	bl	80012c6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2202      	movs	r2, #2
 80032a2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	4619      	mov	r1, r3
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f911 	bl	80034e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80032be:	e0df      	b.n	8003480 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80032da:	b29b      	uxth	r3, r3
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 80d1 	beq.w	8003484 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80032e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 80cc 	beq.w	8003484 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f4:	e853 3f00 	ldrex	r3, [r3]
 80032f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80032fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003300:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800330e:	647b      	str	r3, [r7, #68]	; 0x44
 8003310:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003312:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003314:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003316:	e841 2300 	strex	r3, r2, [r1]
 800331a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800331c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1e4      	bne.n	80032ec <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	3308      	adds	r3, #8
 8003328:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332c:	e853 3f00 	ldrex	r3, [r3]
 8003330:	623b      	str	r3, [r7, #32]
   return(result);
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003338:	f023 0301 	bic.w	r3, r3, #1
 800333c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	3308      	adds	r3, #8
 8003346:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800334a:	633a      	str	r2, [r7, #48]	; 0x30
 800334c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003350:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003352:	e841 2300 	strex	r3, r2, [r1]
 8003356:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1e1      	bne.n	8003322 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2220      	movs	r2, #32
 8003362:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	e853 3f00 	ldrex	r3, [r3]
 800337e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f023 0310 	bic.w	r3, r3, #16
 8003386:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003394:	61fb      	str	r3, [r7, #28]
 8003396:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003398:	69b9      	ldr	r1, [r7, #24]
 800339a:	69fa      	ldr	r2, [r7, #28]
 800339c:	e841 2300 	strex	r3, r2, [r1]
 80033a0:	617b      	str	r3, [r7, #20]
   return(result);
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1e4      	bne.n	8003372 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80033b2:	4619      	mov	r1, r3
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 f893 	bl	80034e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033ba:	e063      	b.n	8003484 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00e      	beq.n	80033e6 <HAL_UART_IRQHandler+0x59e>
 80033c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d008      	beq.n	80033e6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80033dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f001 f81e 	bl	8004420 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80033e4:	e051      	b.n	800348a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80033e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d014      	beq.n	800341c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80033f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d105      	bne.n	800340a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80033fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003402:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d008      	beq.n	800341c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800340e:	2b00      	cmp	r3, #0
 8003410:	d03a      	beq.n	8003488 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	4798      	blx	r3
    }
    return;
 800341a:	e035      	b.n	8003488 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800341c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003424:	2b00      	cmp	r3, #0
 8003426:	d009      	beq.n	800343c <HAL_UART_IRQHandler+0x5f4>
 8003428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800342c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 ffc8 	bl	80043ca <UART_EndTransmit_IT>
    return;
 800343a:	e026      	b.n	800348a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800343c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003440:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d009      	beq.n	800345c <HAL_UART_IRQHandler+0x614>
 8003448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800344c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d003      	beq.n	800345c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 fff7 	bl	8004448 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800345a:	e016      	b.n	800348a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800345c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003460:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d010      	beq.n	800348a <HAL_UART_IRQHandler+0x642>
 8003468:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800346c:	2b00      	cmp	r3, #0
 800346e:	da0c      	bge.n	800348a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 ffdf 	bl	8004434 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003476:	e008      	b.n	800348a <HAL_UART_IRQHandler+0x642>
      return;
 8003478:	bf00      	nop
 800347a:	e006      	b.n	800348a <HAL_UART_IRQHandler+0x642>
    return;
 800347c:	bf00      	nop
 800347e:	e004      	b.n	800348a <HAL_UART_IRQHandler+0x642>
      return;
 8003480:	bf00      	nop
 8003482:	e002      	b.n	800348a <HAL_UART_IRQHandler+0x642>
      return;
 8003484:	bf00      	nop
 8003486:	e000      	b.n	800348a <HAL_UART_IRQHandler+0x642>
    return;
 8003488:	bf00      	nop
  }
}
 800348a:	37e8      	adds	r7, #232	; 0xe8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	460b      	mov	r3, r1
 80034ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034fc:	b08c      	sub	sp, #48	; 0x30
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003502:	2300      	movs	r3, #0
 8003504:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	431a      	orrs	r2, r3
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	431a      	orrs	r2, r3
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	4313      	orrs	r3, r2
 800351e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	4baa      	ldr	r3, [pc, #680]	; (80037d0 <UART_SetConfig+0x2d8>)
 8003528:	4013      	ands	r3, r2
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	6812      	ldr	r2, [r2, #0]
 800352e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003530:	430b      	orrs	r3, r1
 8003532:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	68da      	ldr	r2, [r3, #12]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a9f      	ldr	r2, [pc, #636]	; (80037d4 <UART_SetConfig+0x2dc>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d004      	beq.n	8003564 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	6a1b      	ldr	r3, [r3, #32]
 800355e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003560:	4313      	orrs	r3, r2
 8003562:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800356e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003578:	430b      	orrs	r3, r1
 800357a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003582:	f023 010f 	bic.w	r1, r3, #15
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a90      	ldr	r2, [pc, #576]	; (80037d8 <UART_SetConfig+0x2e0>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d125      	bne.n	80035e8 <UART_SetConfig+0xf0>
 800359c:	4b8f      	ldr	r3, [pc, #572]	; (80037dc <UART_SetConfig+0x2e4>)
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	2b03      	cmp	r3, #3
 80035a8:	d81a      	bhi.n	80035e0 <UART_SetConfig+0xe8>
 80035aa:	a201      	add	r2, pc, #4	; (adr r2, 80035b0 <UART_SetConfig+0xb8>)
 80035ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b0:	080035c1 	.word	0x080035c1
 80035b4:	080035d1 	.word	0x080035d1
 80035b8:	080035c9 	.word	0x080035c9
 80035bc:	080035d9 	.word	0x080035d9
 80035c0:	2301      	movs	r3, #1
 80035c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035c6:	e116      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80035c8:	2302      	movs	r3, #2
 80035ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035ce:	e112      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80035d0:	2304      	movs	r3, #4
 80035d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035d6:	e10e      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80035d8:	2308      	movs	r3, #8
 80035da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035de:	e10a      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80035e0:	2310      	movs	r3, #16
 80035e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035e6:	e106      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a7c      	ldr	r2, [pc, #496]	; (80037e0 <UART_SetConfig+0x2e8>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d138      	bne.n	8003664 <UART_SetConfig+0x16c>
 80035f2:	4b7a      	ldr	r3, [pc, #488]	; (80037dc <UART_SetConfig+0x2e4>)
 80035f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f8:	f003 030c 	and.w	r3, r3, #12
 80035fc:	2b0c      	cmp	r3, #12
 80035fe:	d82d      	bhi.n	800365c <UART_SetConfig+0x164>
 8003600:	a201      	add	r2, pc, #4	; (adr r2, 8003608 <UART_SetConfig+0x110>)
 8003602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003606:	bf00      	nop
 8003608:	0800363d 	.word	0x0800363d
 800360c:	0800365d 	.word	0x0800365d
 8003610:	0800365d 	.word	0x0800365d
 8003614:	0800365d 	.word	0x0800365d
 8003618:	0800364d 	.word	0x0800364d
 800361c:	0800365d 	.word	0x0800365d
 8003620:	0800365d 	.word	0x0800365d
 8003624:	0800365d 	.word	0x0800365d
 8003628:	08003645 	.word	0x08003645
 800362c:	0800365d 	.word	0x0800365d
 8003630:	0800365d 	.word	0x0800365d
 8003634:	0800365d 	.word	0x0800365d
 8003638:	08003655 	.word	0x08003655
 800363c:	2300      	movs	r3, #0
 800363e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003642:	e0d8      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003644:	2302      	movs	r3, #2
 8003646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800364a:	e0d4      	b.n	80037f6 <UART_SetConfig+0x2fe>
 800364c:	2304      	movs	r3, #4
 800364e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003652:	e0d0      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003654:	2308      	movs	r3, #8
 8003656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800365a:	e0cc      	b.n	80037f6 <UART_SetConfig+0x2fe>
 800365c:	2310      	movs	r3, #16
 800365e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003662:	e0c8      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a5e      	ldr	r2, [pc, #376]	; (80037e4 <UART_SetConfig+0x2ec>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d125      	bne.n	80036ba <UART_SetConfig+0x1c2>
 800366e:	4b5b      	ldr	r3, [pc, #364]	; (80037dc <UART_SetConfig+0x2e4>)
 8003670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003674:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003678:	2b30      	cmp	r3, #48	; 0x30
 800367a:	d016      	beq.n	80036aa <UART_SetConfig+0x1b2>
 800367c:	2b30      	cmp	r3, #48	; 0x30
 800367e:	d818      	bhi.n	80036b2 <UART_SetConfig+0x1ba>
 8003680:	2b20      	cmp	r3, #32
 8003682:	d00a      	beq.n	800369a <UART_SetConfig+0x1a2>
 8003684:	2b20      	cmp	r3, #32
 8003686:	d814      	bhi.n	80036b2 <UART_SetConfig+0x1ba>
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <UART_SetConfig+0x19a>
 800368c:	2b10      	cmp	r3, #16
 800368e:	d008      	beq.n	80036a2 <UART_SetConfig+0x1aa>
 8003690:	e00f      	b.n	80036b2 <UART_SetConfig+0x1ba>
 8003692:	2300      	movs	r3, #0
 8003694:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003698:	e0ad      	b.n	80037f6 <UART_SetConfig+0x2fe>
 800369a:	2302      	movs	r3, #2
 800369c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036a0:	e0a9      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80036a2:	2304      	movs	r3, #4
 80036a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036a8:	e0a5      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80036aa:	2308      	movs	r3, #8
 80036ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036b0:	e0a1      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80036b2:	2310      	movs	r3, #16
 80036b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036b8:	e09d      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a4a      	ldr	r2, [pc, #296]	; (80037e8 <UART_SetConfig+0x2f0>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d125      	bne.n	8003710 <UART_SetConfig+0x218>
 80036c4:	4b45      	ldr	r3, [pc, #276]	; (80037dc <UART_SetConfig+0x2e4>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80036ce:	2bc0      	cmp	r3, #192	; 0xc0
 80036d0:	d016      	beq.n	8003700 <UART_SetConfig+0x208>
 80036d2:	2bc0      	cmp	r3, #192	; 0xc0
 80036d4:	d818      	bhi.n	8003708 <UART_SetConfig+0x210>
 80036d6:	2b80      	cmp	r3, #128	; 0x80
 80036d8:	d00a      	beq.n	80036f0 <UART_SetConfig+0x1f8>
 80036da:	2b80      	cmp	r3, #128	; 0x80
 80036dc:	d814      	bhi.n	8003708 <UART_SetConfig+0x210>
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <UART_SetConfig+0x1f0>
 80036e2:	2b40      	cmp	r3, #64	; 0x40
 80036e4:	d008      	beq.n	80036f8 <UART_SetConfig+0x200>
 80036e6:	e00f      	b.n	8003708 <UART_SetConfig+0x210>
 80036e8:	2300      	movs	r3, #0
 80036ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036ee:	e082      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80036f0:	2302      	movs	r3, #2
 80036f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036f6:	e07e      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80036f8:	2304      	movs	r3, #4
 80036fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036fe:	e07a      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003700:	2308      	movs	r3, #8
 8003702:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003706:	e076      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003708:	2310      	movs	r3, #16
 800370a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800370e:	e072      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a35      	ldr	r2, [pc, #212]	; (80037ec <UART_SetConfig+0x2f4>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d12a      	bne.n	8003770 <UART_SetConfig+0x278>
 800371a:	4b30      	ldr	r3, [pc, #192]	; (80037dc <UART_SetConfig+0x2e4>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003720:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003728:	d01a      	beq.n	8003760 <UART_SetConfig+0x268>
 800372a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800372e:	d81b      	bhi.n	8003768 <UART_SetConfig+0x270>
 8003730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003734:	d00c      	beq.n	8003750 <UART_SetConfig+0x258>
 8003736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800373a:	d815      	bhi.n	8003768 <UART_SetConfig+0x270>
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <UART_SetConfig+0x250>
 8003740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003744:	d008      	beq.n	8003758 <UART_SetConfig+0x260>
 8003746:	e00f      	b.n	8003768 <UART_SetConfig+0x270>
 8003748:	2300      	movs	r3, #0
 800374a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800374e:	e052      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003750:	2302      	movs	r3, #2
 8003752:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003756:	e04e      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003758:	2304      	movs	r3, #4
 800375a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800375e:	e04a      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003760:	2308      	movs	r3, #8
 8003762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003766:	e046      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003768:	2310      	movs	r3, #16
 800376a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800376e:	e042      	b.n	80037f6 <UART_SetConfig+0x2fe>
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <UART_SetConfig+0x2dc>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d13a      	bne.n	80037f0 <UART_SetConfig+0x2f8>
 800377a:	4b18      	ldr	r3, [pc, #96]	; (80037dc <UART_SetConfig+0x2e4>)
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003780:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003784:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003788:	d01a      	beq.n	80037c0 <UART_SetConfig+0x2c8>
 800378a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800378e:	d81b      	bhi.n	80037c8 <UART_SetConfig+0x2d0>
 8003790:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003794:	d00c      	beq.n	80037b0 <UART_SetConfig+0x2b8>
 8003796:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800379a:	d815      	bhi.n	80037c8 <UART_SetConfig+0x2d0>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <UART_SetConfig+0x2b0>
 80037a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a4:	d008      	beq.n	80037b8 <UART_SetConfig+0x2c0>
 80037a6:	e00f      	b.n	80037c8 <UART_SetConfig+0x2d0>
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037ae:	e022      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80037b0:	2302      	movs	r3, #2
 80037b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037b6:	e01e      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80037b8:	2304      	movs	r3, #4
 80037ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037be:	e01a      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80037c0:	2308      	movs	r3, #8
 80037c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037c6:	e016      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80037c8:	2310      	movs	r3, #16
 80037ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037ce:	e012      	b.n	80037f6 <UART_SetConfig+0x2fe>
 80037d0:	cfff69f3 	.word	0xcfff69f3
 80037d4:	40008000 	.word	0x40008000
 80037d8:	40013800 	.word	0x40013800
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40004400 	.word	0x40004400
 80037e4:	40004800 	.word	0x40004800
 80037e8:	40004c00 	.word	0x40004c00
 80037ec:	40005000 	.word	0x40005000
 80037f0:	2310      	movs	r3, #16
 80037f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4aae      	ldr	r2, [pc, #696]	; (8003ab4 <UART_SetConfig+0x5bc>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	f040 8097 	bne.w	8003930 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003802:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003806:	2b08      	cmp	r3, #8
 8003808:	d823      	bhi.n	8003852 <UART_SetConfig+0x35a>
 800380a:	a201      	add	r2, pc, #4	; (adr r2, 8003810 <UART_SetConfig+0x318>)
 800380c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003810:	08003835 	.word	0x08003835
 8003814:	08003853 	.word	0x08003853
 8003818:	0800383d 	.word	0x0800383d
 800381c:	08003853 	.word	0x08003853
 8003820:	08003843 	.word	0x08003843
 8003824:	08003853 	.word	0x08003853
 8003828:	08003853 	.word	0x08003853
 800382c:	08003853 	.word	0x08003853
 8003830:	0800384b 	.word	0x0800384b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003834:	f7fe fe9e 	bl	8002574 <HAL_RCC_GetPCLK1Freq>
 8003838:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800383a:	e010      	b.n	800385e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800383c:	4b9e      	ldr	r3, [pc, #632]	; (8003ab8 <UART_SetConfig+0x5c0>)
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003840:	e00d      	b.n	800385e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003842:	f7fe fe29 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8003846:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003848:	e009      	b.n	800385e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800384a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800384e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003850:	e005      	b.n	800385e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003852:	2300      	movs	r3, #0
 8003854:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800385c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003860:	2b00      	cmp	r3, #0
 8003862:	f000 8130 	beq.w	8003ac6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386a:	4a94      	ldr	r2, [pc, #592]	; (8003abc <UART_SetConfig+0x5c4>)
 800386c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003870:	461a      	mov	r2, r3
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	fbb3 f3f2 	udiv	r3, r3, r2
 8003878:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4413      	add	r3, r2
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	429a      	cmp	r2, r3
 8003888:	d305      	bcc.n	8003896 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	429a      	cmp	r2, r3
 8003894:	d903      	bls.n	800389e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800389c:	e113      	b.n	8003ac6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	2200      	movs	r2, #0
 80038a2:	60bb      	str	r3, [r7, #8]
 80038a4:	60fa      	str	r2, [r7, #12]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038aa:	4a84      	ldr	r2, [pc, #528]	; (8003abc <UART_SetConfig+0x5c4>)
 80038ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	2200      	movs	r2, #0
 80038b4:	603b      	str	r3, [r7, #0]
 80038b6:	607a      	str	r2, [r7, #4]
 80038b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80038c0:	f7fc fd06 	bl	80002d0 <__aeabi_uldivmod>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4610      	mov	r0, r2
 80038ca:	4619      	mov	r1, r3
 80038cc:	f04f 0200 	mov.w	r2, #0
 80038d0:	f04f 0300 	mov.w	r3, #0
 80038d4:	020b      	lsls	r3, r1, #8
 80038d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80038da:	0202      	lsls	r2, r0, #8
 80038dc:	6979      	ldr	r1, [r7, #20]
 80038de:	6849      	ldr	r1, [r1, #4]
 80038e0:	0849      	lsrs	r1, r1, #1
 80038e2:	2000      	movs	r0, #0
 80038e4:	460c      	mov	r4, r1
 80038e6:	4605      	mov	r5, r0
 80038e8:	eb12 0804 	adds.w	r8, r2, r4
 80038ec:	eb43 0905 	adc.w	r9, r3, r5
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	469a      	mov	sl, r3
 80038f8:	4693      	mov	fp, r2
 80038fa:	4652      	mov	r2, sl
 80038fc:	465b      	mov	r3, fp
 80038fe:	4640      	mov	r0, r8
 8003900:	4649      	mov	r1, r9
 8003902:	f7fc fce5 	bl	80002d0 <__aeabi_uldivmod>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4613      	mov	r3, r2
 800390c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800390e:	6a3b      	ldr	r3, [r7, #32]
 8003910:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003914:	d308      	bcc.n	8003928 <UART_SetConfig+0x430>
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800391c:	d204      	bcs.n	8003928 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6a3a      	ldr	r2, [r7, #32]
 8003924:	60da      	str	r2, [r3, #12]
 8003926:	e0ce      	b.n	8003ac6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800392e:	e0ca      	b.n	8003ac6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003938:	d166      	bne.n	8003a08 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800393a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800393e:	2b08      	cmp	r3, #8
 8003940:	d827      	bhi.n	8003992 <UART_SetConfig+0x49a>
 8003942:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <UART_SetConfig+0x450>)
 8003944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003948:	0800396d 	.word	0x0800396d
 800394c:	08003975 	.word	0x08003975
 8003950:	0800397d 	.word	0x0800397d
 8003954:	08003993 	.word	0x08003993
 8003958:	08003983 	.word	0x08003983
 800395c:	08003993 	.word	0x08003993
 8003960:	08003993 	.word	0x08003993
 8003964:	08003993 	.word	0x08003993
 8003968:	0800398b 	.word	0x0800398b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800396c:	f7fe fe02 	bl	8002574 <HAL_RCC_GetPCLK1Freq>
 8003970:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003972:	e014      	b.n	800399e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003974:	f7fe fe14 	bl	80025a0 <HAL_RCC_GetPCLK2Freq>
 8003978:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800397a:	e010      	b.n	800399e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800397c:	4b4e      	ldr	r3, [pc, #312]	; (8003ab8 <UART_SetConfig+0x5c0>)
 800397e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003980:	e00d      	b.n	800399e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003982:	f7fe fd89 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8003986:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003988:	e009      	b.n	800399e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800398a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800398e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003990:	e005      	b.n	800399e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003992:	2300      	movs	r3, #0
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800399c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f000 8090 	beq.w	8003ac6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	4a44      	ldr	r2, [pc, #272]	; (8003abc <UART_SetConfig+0x5c4>)
 80039ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039b0:	461a      	mov	r2, r3
 80039b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80039b8:	005a      	lsls	r2, r3, #1
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	085b      	lsrs	r3, r3, #1
 80039c0:	441a      	add	r2, r3
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039cc:	6a3b      	ldr	r3, [r7, #32]
 80039ce:	2b0f      	cmp	r3, #15
 80039d0:	d916      	bls.n	8003a00 <UART_SetConfig+0x508>
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d8:	d212      	bcs.n	8003a00 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	f023 030f 	bic.w	r3, r3, #15
 80039e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039e4:	6a3b      	ldr	r3, [r7, #32]
 80039e6:	085b      	lsrs	r3, r3, #1
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	f003 0307 	and.w	r3, r3, #7
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	8bfb      	ldrh	r3, [r7, #30]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	8bfa      	ldrh	r2, [r7, #30]
 80039fc:	60da      	str	r2, [r3, #12]
 80039fe:	e062      	b.n	8003ac6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003a06:	e05e      	b.n	8003ac6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d828      	bhi.n	8003a62 <UART_SetConfig+0x56a>
 8003a10:	a201      	add	r2, pc, #4	; (adr r2, 8003a18 <UART_SetConfig+0x520>)
 8003a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a16:	bf00      	nop
 8003a18:	08003a3d 	.word	0x08003a3d
 8003a1c:	08003a45 	.word	0x08003a45
 8003a20:	08003a4d 	.word	0x08003a4d
 8003a24:	08003a63 	.word	0x08003a63
 8003a28:	08003a53 	.word	0x08003a53
 8003a2c:	08003a63 	.word	0x08003a63
 8003a30:	08003a63 	.word	0x08003a63
 8003a34:	08003a63 	.word	0x08003a63
 8003a38:	08003a5b 	.word	0x08003a5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a3c:	f7fe fd9a 	bl	8002574 <HAL_RCC_GetPCLK1Freq>
 8003a40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a42:	e014      	b.n	8003a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a44:	f7fe fdac 	bl	80025a0 <HAL_RCC_GetPCLK2Freq>
 8003a48:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a4a:	e010      	b.n	8003a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a4c:	4b1a      	ldr	r3, [pc, #104]	; (8003ab8 <UART_SetConfig+0x5c0>)
 8003a4e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003a50:	e00d      	b.n	8003a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a52:	f7fe fd21 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8003a56:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003a58:	e009      	b.n	8003a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003a60:	e005      	b.n	8003a6e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003a62:	2300      	movs	r3, #0
 8003a64:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003a6c:	bf00      	nop
    }

    if (pclk != 0U)
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d028      	beq.n	8003ac6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a78:	4a10      	ldr	r2, [pc, #64]	; (8003abc <UART_SetConfig+0x5c4>)
 8003a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	fbb3 f2f2 	udiv	r2, r3, r2
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	085b      	lsrs	r3, r3, #1
 8003a8c:	441a      	add	r2, r3
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	2b0f      	cmp	r3, #15
 8003a9c:	d910      	bls.n	8003ac0 <UART_SetConfig+0x5c8>
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aa4:	d20c      	bcs.n	8003ac0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	60da      	str	r2, [r3, #12]
 8003ab0:	e009      	b.n	8003ac6 <UART_SetConfig+0x5ce>
 8003ab2:	bf00      	nop
 8003ab4:	40008000 	.word	0x40008000
 8003ab8:	00f42400 	.word	0x00f42400
 8003abc:	08004ff4 	.word	0x08004ff4
      }
      else
      {
        ret = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003ae2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3730      	adds	r7, #48	; 0x30
 8003aea:	46bd      	mov	sp, r7
 8003aec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003af0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b84:	f003 0310 	and.w	r3, r3, #16
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba6:	f003 0320 	and.w	r3, r3, #32
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d01a      	beq.n	8003c06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bee:	d10a      	bne.n	8003c06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00a      	beq.n	8003c28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	605a      	str	r2, [r3, #4]
  }
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b098      	sub	sp, #96	; 0x60
 8003c38:	af02      	add	r7, sp, #8
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c44:	f7fd f900 	bl	8000e48 <HAL_GetTick>
 8003c48:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0308 	and.w	r3, r3, #8
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d12f      	bne.n	8003cb8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c60:	2200      	movs	r2, #0
 8003c62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 f88e 	bl	8003d88 <UART_WaitOnFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d022      	beq.n	8003cb8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c7a:	e853 3f00 	ldrex	r3, [r3]
 8003c7e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003c80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c86:	653b      	str	r3, [r7, #80]	; 0x50
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c90:	647b      	str	r3, [r7, #68]	; 0x44
 8003c92:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c94:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003c96:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c98:	e841 2300 	strex	r3, r2, [r1]
 8003c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003c9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1e6      	bne.n	8003c72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e063      	b.n	8003d80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	d149      	bne.n	8003d5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cc6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f857 	bl	8003d88 <UART_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d03c      	beq.n	8003d5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce8:	e853 3f00 	ldrex	r3, [r3]
 8003cec:	623b      	str	r3, [r7, #32]
   return(result);
 8003cee:	6a3b      	ldr	r3, [r7, #32]
 8003cf0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003cf4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cfe:	633b      	str	r3, [r7, #48]	; 0x30
 8003d00:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d06:	e841 2300 	strex	r3, r2, [r1]
 8003d0a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e6      	bne.n	8003ce0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3308      	adds	r3, #8
 8003d18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f023 0301 	bic.w	r3, r3, #1
 8003d28:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3308      	adds	r3, #8
 8003d30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d32:	61fa      	str	r2, [r7, #28]
 8003d34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	69b9      	ldr	r1, [r7, #24]
 8003d38:	69fa      	ldr	r2, [r7, #28]
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	617b      	str	r3, [r7, #20]
   return(result);
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e012      	b.n	8003d80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3758      	adds	r7, #88	; 0x58
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	603b      	str	r3, [r7, #0]
 8003d94:	4613      	mov	r3, r2
 8003d96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d98:	e04f      	b.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da0:	d04b      	beq.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da2:	f7fd f851 	bl	8000e48 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d302      	bcc.n	8003db8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e04e      	b.n	8003e5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0304 	and.w	r3, r3, #4
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d037      	beq.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b80      	cmp	r3, #128	; 0x80
 8003dce:	d034      	beq.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b40      	cmp	r3, #64	; 0x40
 8003dd4:	d031      	beq.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	69db      	ldr	r3, [r3, #28]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	d110      	bne.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2208      	movs	r2, #8
 8003dea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f920 	bl	8004032 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2208      	movs	r2, #8
 8003df6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e029      	b.n	8003e5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e14:	d111      	bne.n	8003e3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f906 	bl	8004032 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e00f      	b.n	8003e5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	69da      	ldr	r2, [r3, #28]
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	4013      	ands	r3, r2
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	bf0c      	ite	eq
 8003e4a:	2301      	moveq	r3, #1
 8003e4c:	2300      	movne	r3, #0
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	461a      	mov	r2, r3
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d0a0      	beq.n	8003d9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
	...

08003e64 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b096      	sub	sp, #88	; 0x58
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	88fa      	ldrh	r2, [r7, #6]
 8003e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2222      	movs	r2, #34	; 0x22
 8003e8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d02d      	beq.n	8003ef6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ea0:	4a40      	ldr	r2, [pc, #256]	; (8003fa4 <UART_Start_Receive_DMA+0x140>)
 8003ea2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eaa:	4a3f      	ldr	r2, [pc, #252]	; (8003fa8 <UART_Start_Receive_DMA+0x144>)
 8003eac:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eb4:	4a3d      	ldr	r2, [pc, #244]	; (8003fac <UART_Start_Receive_DMA+0x148>)
 8003eb6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	3324      	adds	r3, #36	; 0x24
 8003ece:	4619      	mov	r1, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	88fb      	ldrh	r3, [r7, #6]
 8003ed8:	f7fd f97a 	bl	80011d0 <HAL_DMA_Start_IT>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d009      	beq.n	8003ef6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2210      	movs	r2, #16
 8003ee6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e051      	b.n	8003f9a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d018      	beq.n	8003f30 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f06:	e853 3f00 	ldrex	r3, [r3]
 8003f0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f12:	657b      	str	r3, [r7, #84]	; 0x54
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	461a      	mov	r2, r3
 8003f1a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f1c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f1e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003f22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f24:	e841 2300 	strex	r3, r2, [r1]
 8003f28:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1e6      	bne.n	8003efe <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3308      	adds	r3, #8
 8003f36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f3a:	e853 3f00 	ldrex	r3, [r3]
 8003f3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	653b      	str	r3, [r7, #80]	; 0x50
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3308      	adds	r3, #8
 8003f4e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003f50:	637a      	str	r2, [r7, #52]	; 0x34
 8003f52:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f58:	e841 2300 	strex	r3, r2, [r1]
 8003f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1e5      	bne.n	8003f30 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3308      	adds	r3, #8
 8003f6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	e853 3f00 	ldrex	r3, [r3]
 8003f72:	613b      	str	r3, [r7, #16]
   return(result);
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3308      	adds	r3, #8
 8003f82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f84:	623a      	str	r2, [r7, #32]
 8003f86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f88:	69f9      	ldr	r1, [r7, #28]
 8003f8a:	6a3a      	ldr	r2, [r7, #32]
 8003f8c:	e841 2300 	strex	r3, r2, [r1]
 8003f90:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1e5      	bne.n	8003f64 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3758      	adds	r7, #88	; 0x58
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	080041b5 	.word	0x080041b5
 8003fa8:	080042e1 	.word	0x080042e1
 8003fac:	0800431f 	.word	0x0800431f

08003fb0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b08f      	sub	sp, #60	; 0x3c
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	e853 3f00 	ldrex	r3, [r3]
 8003fc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003fcc:	637b      	str	r3, [r7, #52]	; 0x34
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fd8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003fdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fde:	e841 2300 	strex	r3, r2, [r1]
 8003fe2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1e6      	bne.n	8003fb8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3308      	adds	r3, #8
 8003ff0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	e853 3f00 	ldrex	r3, [r3]
 8003ff8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004000:	633b      	str	r3, [r7, #48]	; 0x30
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3308      	adds	r3, #8
 8004008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800400a:	61ba      	str	r2, [r7, #24]
 800400c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800400e:	6979      	ldr	r1, [r7, #20]
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	e841 2300 	strex	r3, r2, [r1]
 8004016:	613b      	str	r3, [r7, #16]
   return(result);
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1e5      	bne.n	8003fea <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2220      	movs	r2, #32
 8004022:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8004026:	bf00      	nop
 8004028:	373c      	adds	r7, #60	; 0x3c
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004032:	b480      	push	{r7}
 8004034:	b095      	sub	sp, #84	; 0x54
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004042:	e853 3f00 	ldrex	r3, [r3]
 8004046:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800404e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	461a      	mov	r2, r3
 8004056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004058:	643b      	str	r3, [r7, #64]	; 0x40
 800405a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800405e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004060:	e841 2300 	strex	r3, r2, [r1]
 8004064:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1e6      	bne.n	800403a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	3308      	adds	r3, #8
 8004072:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004074:	6a3b      	ldr	r3, [r7, #32]
 8004076:	e853 3f00 	ldrex	r3, [r3]
 800407a:	61fb      	str	r3, [r7, #28]
   return(result);
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004082:	f023 0301 	bic.w	r3, r3, #1
 8004086:	64bb      	str	r3, [r7, #72]	; 0x48
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	3308      	adds	r3, #8
 800408e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004090:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004092:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004094:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004096:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004098:	e841 2300 	strex	r3, r2, [r1]
 800409c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1e3      	bne.n	800406c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d118      	bne.n	80040de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	e853 3f00 	ldrex	r3, [r3]
 80040b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	f023 0310 	bic.w	r3, r3, #16
 80040c0:	647b      	str	r3, [r7, #68]	; 0x44
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040ca:	61bb      	str	r3, [r7, #24]
 80040cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ce:	6979      	ldr	r1, [r7, #20]
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	e841 2300 	strex	r3, r2, [r1]
 80040d6:	613b      	str	r3, [r7, #16]
   return(result);
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1e6      	bne.n	80040ac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	675a      	str	r2, [r3, #116]	; 0x74
}
 80040f2:	bf00      	nop
 80040f4:	3754      	adds	r7, #84	; 0x54
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b090      	sub	sp, #64	; 0x40
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0320 	and.w	r3, r3, #32
 8004116:	2b00      	cmp	r3, #0
 8004118:	d137      	bne.n	800418a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800411a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800411c:	2200      	movs	r2, #0
 800411e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	3308      	adds	r3, #8
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	e853 3f00 	ldrex	r3, [r3]
 8004130:	623b      	str	r3, [r7, #32]
   return(result);
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004138:	63bb      	str	r3, [r7, #56]	; 0x38
 800413a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3308      	adds	r3, #8
 8004140:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004142:	633a      	str	r2, [r7, #48]	; 0x30
 8004144:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004146:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800414a:	e841 2300 	strex	r3, r2, [r1]
 800414e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1e5      	bne.n	8004122 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004156:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	60fb      	str	r3, [r7, #12]
   return(result);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800416a:	637b      	str	r3, [r7, #52]	; 0x34
 800416c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	461a      	mov	r2, r3
 8004172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004174:	61fb      	str	r3, [r7, #28]
 8004176:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004178:	69b9      	ldr	r1, [r7, #24]
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	617b      	str	r3, [r7, #20]
   return(result);
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e6      	bne.n	8004156 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004188:	e002      	b.n	8004190 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800418a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800418c:	f7ff f980 	bl	8003490 <HAL_UART_TxCpltCallback>
}
 8004190:	bf00      	nop
 8004192:	3740      	adds	r7, #64	; 0x40
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80041a6:	68f8      	ldr	r0, [r7, #12]
 80041a8:	f7ff f97c 	bl	80034a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041ac:	bf00      	nop
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b09c      	sub	sp, #112	; 0x70
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0320 	and.w	r3, r3, #32
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d171      	bne.n	80042b4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80041d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041d2:	2200      	movs	r2, #0
 80041d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80041e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80041ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041f6:	65bb      	str	r3, [r7, #88]	; 0x58
 80041f8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80041fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041fe:	e841 2300 	strex	r3, r2, [r1]
 8004202:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1e6      	bne.n	80041d8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800420a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	3308      	adds	r3, #8
 8004210:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004214:	e853 3f00 	ldrex	r3, [r3]
 8004218:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800421a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	667b      	str	r3, [r7, #100]	; 0x64
 8004222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3308      	adds	r3, #8
 8004228:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800422a:	647a      	str	r2, [r7, #68]	; 0x44
 800422c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004230:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004232:	e841 2300 	strex	r3, r2, [r1]
 8004236:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004238:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1e5      	bne.n	800420a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800423e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	3308      	adds	r3, #8
 8004244:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	e853 3f00 	ldrex	r3, [r3]
 800424c:	623b      	str	r3, [r7, #32]
   return(result);
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004254:	663b      	str	r3, [r7, #96]	; 0x60
 8004256:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	3308      	adds	r3, #8
 800425c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800425e:	633a      	str	r2, [r7, #48]	; 0x30
 8004260:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004264:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004266:	e841 2300 	strex	r3, r2, [r1]
 800426a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800426c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e5      	bne.n	800423e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004274:	2220      	movs	r2, #32
 8004276:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800427a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800427c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800427e:	2b01      	cmp	r3, #1
 8004280:	d118      	bne.n	80042b4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f023 0310 	bic.w	r3, r3, #16
 8004296:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	461a      	mov	r2, r3
 800429e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042a0:	61fb      	str	r3, [r7, #28]
 80042a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	69b9      	ldr	r1, [r7, #24]
 80042a6:	69fa      	ldr	r2, [r7, #28]
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	617b      	str	r3, [r7, #20]
   return(result);
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e6      	bne.n	8004282 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042b6:	2200      	movs	r2, #0
 80042b8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d107      	bne.n	80042d2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80042c8:	4619      	mov	r1, r3
 80042ca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80042cc:	f7ff f908 	bl	80034e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80042d0:	e002      	b.n	80042d8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80042d2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80042d4:	f7fc fb46 	bl	8000964 <HAL_UART_RxCpltCallback>
}
 80042d8:	bf00      	nop
 80042da:	3770      	adds	r7, #112	; 0x70
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2201      	movs	r2, #1
 80042f2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d109      	bne.n	8004310 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004302:	085b      	lsrs	r3, r3, #1
 8004304:	b29b      	uxth	r3, r3
 8004306:	4619      	mov	r1, r3
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f7ff f8e9 	bl	80034e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800430e:	e002      	b.n	8004316 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f7ff f8d1 	bl	80034b8 <HAL_UART_RxHalfCpltCallback>
}
 8004316:	bf00      	nop
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b086      	sub	sp, #24
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004332:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800433a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004346:	2b80      	cmp	r3, #128	; 0x80
 8004348:	d109      	bne.n	800435e <UART_DMAError+0x40>
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	2b21      	cmp	r3, #33	; 0x21
 800434e:	d106      	bne.n	800435e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	2200      	movs	r2, #0
 8004354:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8004358:	6978      	ldr	r0, [r7, #20]
 800435a:	f7ff fe29 	bl	8003fb0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004368:	2b40      	cmp	r3, #64	; 0x40
 800436a:	d109      	bne.n	8004380 <UART_DMAError+0x62>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2b22      	cmp	r3, #34	; 0x22
 8004370:	d106      	bne.n	8004380 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	2200      	movs	r2, #0
 8004376:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800437a:	6978      	ldr	r0, [r7, #20]
 800437c:	f7ff fe59 	bl	8004032 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004386:	f043 0210 	orr.w	r2, r3, #16
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004390:	6978      	ldr	r0, [r7, #20]
 8004392:	f7ff f89b 	bl	80034cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004396:	bf00      	nop
 8004398:	3718      	adds	r7, #24
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b084      	sub	sp, #16
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f7ff f885 	bl	80034cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043c2:	bf00      	nop
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b088      	sub	sp, #32
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	e853 3f00 	ldrex	r3, [r3]
 80043de:	60bb      	str	r3, [r7, #8]
   return(result);
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043e6:	61fb      	str	r3, [r7, #28]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	461a      	mov	r2, r3
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	61bb      	str	r3, [r7, #24]
 80043f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f4:	6979      	ldr	r1, [r7, #20]
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	e841 2300 	strex	r3, r2, [r1]
 80043fc:	613b      	str	r3, [r7, #16]
   return(result);
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1e6      	bne.n	80043d2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2220      	movs	r2, #32
 8004408:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7ff f83c 	bl	8003490 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004418:	bf00      	nop
 800441a:	3720      	adds	r7, #32
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr

0800445c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_UARTEx_DisableFifoMode+0x16>
 800446e:	2302      	movs	r3, #2
 8004470:	e027      	b.n	80044c2 <HAL_UARTEx_DisableFifoMode+0x66>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2224      	movs	r2, #36	; 0x24
 800447e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0201 	bic.w	r2, r2, #1
 8004498:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80044a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b084      	sub	sp, #16
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
 80044d6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d101      	bne.n	80044e6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80044e2:	2302      	movs	r3, #2
 80044e4:	e02d      	b.n	8004542 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2224      	movs	r2, #36	; 0x24
 80044f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0201 	bic.w	r2, r2, #1
 800450c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f850 	bl	80045c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b084      	sub	sp, #16
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
 8004552:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800455e:	2302      	movs	r3, #2
 8004560:	e02d      	b.n	80045be <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2224      	movs	r2, #36	; 0x24
 800456e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0201 	bic.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f812 	bl	80045c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
	...

080045c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d108      	bne.n	80045ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80045e8:	e031      	b.n	800464e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80045ea:	2308      	movs	r3, #8
 80045ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80045ee:	2308      	movs	r3, #8
 80045f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	0e5b      	lsrs	r3, r3, #25
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	f003 0307 	and.w	r3, r3, #7
 8004600:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	0f5b      	lsrs	r3, r3, #29
 800460a:	b2db      	uxtb	r3, r3
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004612:	7bbb      	ldrb	r3, [r7, #14]
 8004614:	7b3a      	ldrb	r2, [r7, #12]
 8004616:	4911      	ldr	r1, [pc, #68]	; (800465c <UARTEx_SetNbDataToProcess+0x94>)
 8004618:	5c8a      	ldrb	r2, [r1, r2]
 800461a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800461e:	7b3a      	ldrb	r2, [r7, #12]
 8004620:	490f      	ldr	r1, [pc, #60]	; (8004660 <UARTEx_SetNbDataToProcess+0x98>)
 8004622:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004624:	fb93 f3f2 	sdiv	r3, r3, r2
 8004628:	b29a      	uxth	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004630:	7bfb      	ldrb	r3, [r7, #15]
 8004632:	7b7a      	ldrb	r2, [r7, #13]
 8004634:	4909      	ldr	r1, [pc, #36]	; (800465c <UARTEx_SetNbDataToProcess+0x94>)
 8004636:	5c8a      	ldrb	r2, [r1, r2]
 8004638:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800463c:	7b7a      	ldrb	r2, [r7, #13]
 800463e:	4908      	ldr	r1, [pc, #32]	; (8004660 <UARTEx_SetNbDataToProcess+0x98>)
 8004640:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004642:	fb93 f3f2 	sdiv	r3, r3, r2
 8004646:	b29a      	uxth	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800464e:	bf00      	nop
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	0800500c 	.word	0x0800500c
 8004660:	08005014 	.word	0x08005014

08004664 <siprintf>:
 8004664:	b40e      	push	{r1, r2, r3}
 8004666:	b500      	push	{lr}
 8004668:	b09c      	sub	sp, #112	; 0x70
 800466a:	ab1d      	add	r3, sp, #116	; 0x74
 800466c:	9002      	str	r0, [sp, #8]
 800466e:	9006      	str	r0, [sp, #24]
 8004670:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004674:	4809      	ldr	r0, [pc, #36]	; (800469c <siprintf+0x38>)
 8004676:	9107      	str	r1, [sp, #28]
 8004678:	9104      	str	r1, [sp, #16]
 800467a:	4909      	ldr	r1, [pc, #36]	; (80046a0 <siprintf+0x3c>)
 800467c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004680:	9105      	str	r1, [sp, #20]
 8004682:	6800      	ldr	r0, [r0, #0]
 8004684:	9301      	str	r3, [sp, #4]
 8004686:	a902      	add	r1, sp, #8
 8004688:	f000 f992 	bl	80049b0 <_svfiprintf_r>
 800468c:	9b02      	ldr	r3, [sp, #8]
 800468e:	2200      	movs	r2, #0
 8004690:	701a      	strb	r2, [r3, #0]
 8004692:	b01c      	add	sp, #112	; 0x70
 8004694:	f85d eb04 	ldr.w	lr, [sp], #4
 8004698:	b003      	add	sp, #12
 800469a:	4770      	bx	lr
 800469c:	20000058 	.word	0x20000058
 80046a0:	ffff0208 	.word	0xffff0208

080046a4 <memset>:
 80046a4:	4402      	add	r2, r0
 80046a6:	4603      	mov	r3, r0
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d100      	bne.n	80046ae <memset+0xa>
 80046ac:	4770      	bx	lr
 80046ae:	f803 1b01 	strb.w	r1, [r3], #1
 80046b2:	e7f9      	b.n	80046a8 <memset+0x4>

080046b4 <__errno>:
 80046b4:	4b01      	ldr	r3, [pc, #4]	; (80046bc <__errno+0x8>)
 80046b6:	6818      	ldr	r0, [r3, #0]
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	20000058 	.word	0x20000058

080046c0 <__libc_init_array>:
 80046c0:	b570      	push	{r4, r5, r6, lr}
 80046c2:	4d0d      	ldr	r5, [pc, #52]	; (80046f8 <__libc_init_array+0x38>)
 80046c4:	4c0d      	ldr	r4, [pc, #52]	; (80046fc <__libc_init_array+0x3c>)
 80046c6:	1b64      	subs	r4, r4, r5
 80046c8:	10a4      	asrs	r4, r4, #2
 80046ca:	2600      	movs	r6, #0
 80046cc:	42a6      	cmp	r6, r4
 80046ce:	d109      	bne.n	80046e4 <__libc_init_array+0x24>
 80046d0:	4d0b      	ldr	r5, [pc, #44]	; (8004700 <__libc_init_array+0x40>)
 80046d2:	4c0c      	ldr	r4, [pc, #48]	; (8004704 <__libc_init_array+0x44>)
 80046d4:	f000 fc6a 	bl	8004fac <_init>
 80046d8:	1b64      	subs	r4, r4, r5
 80046da:	10a4      	asrs	r4, r4, #2
 80046dc:	2600      	movs	r6, #0
 80046de:	42a6      	cmp	r6, r4
 80046e0:	d105      	bne.n	80046ee <__libc_init_array+0x2e>
 80046e2:	bd70      	pop	{r4, r5, r6, pc}
 80046e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e8:	4798      	blx	r3
 80046ea:	3601      	adds	r6, #1
 80046ec:	e7ee      	b.n	80046cc <__libc_init_array+0xc>
 80046ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80046f2:	4798      	blx	r3
 80046f4:	3601      	adds	r6, #1
 80046f6:	e7f2      	b.n	80046de <__libc_init_array+0x1e>
 80046f8:	08005058 	.word	0x08005058
 80046fc:	08005058 	.word	0x08005058
 8004700:	08005058 	.word	0x08005058
 8004704:	0800505c 	.word	0x0800505c

08004708 <__retarget_lock_acquire_recursive>:
 8004708:	4770      	bx	lr

0800470a <__retarget_lock_release_recursive>:
 800470a:	4770      	bx	lr

0800470c <_free_r>:
 800470c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800470e:	2900      	cmp	r1, #0
 8004710:	d044      	beq.n	800479c <_free_r+0x90>
 8004712:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004716:	9001      	str	r0, [sp, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	f1a1 0404 	sub.w	r4, r1, #4
 800471e:	bfb8      	it	lt
 8004720:	18e4      	addlt	r4, r4, r3
 8004722:	f000 f8df 	bl	80048e4 <__malloc_lock>
 8004726:	4a1e      	ldr	r2, [pc, #120]	; (80047a0 <_free_r+0x94>)
 8004728:	9801      	ldr	r0, [sp, #4]
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	b933      	cbnz	r3, 800473c <_free_r+0x30>
 800472e:	6063      	str	r3, [r4, #4]
 8004730:	6014      	str	r4, [r2, #0]
 8004732:	b003      	add	sp, #12
 8004734:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004738:	f000 b8da 	b.w	80048f0 <__malloc_unlock>
 800473c:	42a3      	cmp	r3, r4
 800473e:	d908      	bls.n	8004752 <_free_r+0x46>
 8004740:	6825      	ldr	r5, [r4, #0]
 8004742:	1961      	adds	r1, r4, r5
 8004744:	428b      	cmp	r3, r1
 8004746:	bf01      	itttt	eq
 8004748:	6819      	ldreq	r1, [r3, #0]
 800474a:	685b      	ldreq	r3, [r3, #4]
 800474c:	1949      	addeq	r1, r1, r5
 800474e:	6021      	streq	r1, [r4, #0]
 8004750:	e7ed      	b.n	800472e <_free_r+0x22>
 8004752:	461a      	mov	r2, r3
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	b10b      	cbz	r3, 800475c <_free_r+0x50>
 8004758:	42a3      	cmp	r3, r4
 800475a:	d9fa      	bls.n	8004752 <_free_r+0x46>
 800475c:	6811      	ldr	r1, [r2, #0]
 800475e:	1855      	adds	r5, r2, r1
 8004760:	42a5      	cmp	r5, r4
 8004762:	d10b      	bne.n	800477c <_free_r+0x70>
 8004764:	6824      	ldr	r4, [r4, #0]
 8004766:	4421      	add	r1, r4
 8004768:	1854      	adds	r4, r2, r1
 800476a:	42a3      	cmp	r3, r4
 800476c:	6011      	str	r1, [r2, #0]
 800476e:	d1e0      	bne.n	8004732 <_free_r+0x26>
 8004770:	681c      	ldr	r4, [r3, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	6053      	str	r3, [r2, #4]
 8004776:	440c      	add	r4, r1
 8004778:	6014      	str	r4, [r2, #0]
 800477a:	e7da      	b.n	8004732 <_free_r+0x26>
 800477c:	d902      	bls.n	8004784 <_free_r+0x78>
 800477e:	230c      	movs	r3, #12
 8004780:	6003      	str	r3, [r0, #0]
 8004782:	e7d6      	b.n	8004732 <_free_r+0x26>
 8004784:	6825      	ldr	r5, [r4, #0]
 8004786:	1961      	adds	r1, r4, r5
 8004788:	428b      	cmp	r3, r1
 800478a:	bf04      	itt	eq
 800478c:	6819      	ldreq	r1, [r3, #0]
 800478e:	685b      	ldreq	r3, [r3, #4]
 8004790:	6063      	str	r3, [r4, #4]
 8004792:	bf04      	itt	eq
 8004794:	1949      	addeq	r1, r1, r5
 8004796:	6021      	streq	r1, [r4, #0]
 8004798:	6054      	str	r4, [r2, #4]
 800479a:	e7ca      	b.n	8004732 <_free_r+0x26>
 800479c:	b003      	add	sp, #12
 800479e:	bd30      	pop	{r4, r5, pc}
 80047a0:	200003e8 	.word	0x200003e8

080047a4 <sbrk_aligned>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	4e0e      	ldr	r6, [pc, #56]	; (80047e0 <sbrk_aligned+0x3c>)
 80047a8:	460c      	mov	r4, r1
 80047aa:	6831      	ldr	r1, [r6, #0]
 80047ac:	4605      	mov	r5, r0
 80047ae:	b911      	cbnz	r1, 80047b6 <sbrk_aligned+0x12>
 80047b0:	f000 fba6 	bl	8004f00 <_sbrk_r>
 80047b4:	6030      	str	r0, [r6, #0]
 80047b6:	4621      	mov	r1, r4
 80047b8:	4628      	mov	r0, r5
 80047ba:	f000 fba1 	bl	8004f00 <_sbrk_r>
 80047be:	1c43      	adds	r3, r0, #1
 80047c0:	d00a      	beq.n	80047d8 <sbrk_aligned+0x34>
 80047c2:	1cc4      	adds	r4, r0, #3
 80047c4:	f024 0403 	bic.w	r4, r4, #3
 80047c8:	42a0      	cmp	r0, r4
 80047ca:	d007      	beq.n	80047dc <sbrk_aligned+0x38>
 80047cc:	1a21      	subs	r1, r4, r0
 80047ce:	4628      	mov	r0, r5
 80047d0:	f000 fb96 	bl	8004f00 <_sbrk_r>
 80047d4:	3001      	adds	r0, #1
 80047d6:	d101      	bne.n	80047dc <sbrk_aligned+0x38>
 80047d8:	f04f 34ff 	mov.w	r4, #4294967295
 80047dc:	4620      	mov	r0, r4
 80047de:	bd70      	pop	{r4, r5, r6, pc}
 80047e0:	200003ec 	.word	0x200003ec

080047e4 <_malloc_r>:
 80047e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047e8:	1ccd      	adds	r5, r1, #3
 80047ea:	f025 0503 	bic.w	r5, r5, #3
 80047ee:	3508      	adds	r5, #8
 80047f0:	2d0c      	cmp	r5, #12
 80047f2:	bf38      	it	cc
 80047f4:	250c      	movcc	r5, #12
 80047f6:	2d00      	cmp	r5, #0
 80047f8:	4607      	mov	r7, r0
 80047fa:	db01      	blt.n	8004800 <_malloc_r+0x1c>
 80047fc:	42a9      	cmp	r1, r5
 80047fe:	d905      	bls.n	800480c <_malloc_r+0x28>
 8004800:	230c      	movs	r3, #12
 8004802:	603b      	str	r3, [r7, #0]
 8004804:	2600      	movs	r6, #0
 8004806:	4630      	mov	r0, r6
 8004808:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800480c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80048e0 <_malloc_r+0xfc>
 8004810:	f000 f868 	bl	80048e4 <__malloc_lock>
 8004814:	f8d8 3000 	ldr.w	r3, [r8]
 8004818:	461c      	mov	r4, r3
 800481a:	bb5c      	cbnz	r4, 8004874 <_malloc_r+0x90>
 800481c:	4629      	mov	r1, r5
 800481e:	4638      	mov	r0, r7
 8004820:	f7ff ffc0 	bl	80047a4 <sbrk_aligned>
 8004824:	1c43      	adds	r3, r0, #1
 8004826:	4604      	mov	r4, r0
 8004828:	d155      	bne.n	80048d6 <_malloc_r+0xf2>
 800482a:	f8d8 4000 	ldr.w	r4, [r8]
 800482e:	4626      	mov	r6, r4
 8004830:	2e00      	cmp	r6, #0
 8004832:	d145      	bne.n	80048c0 <_malloc_r+0xdc>
 8004834:	2c00      	cmp	r4, #0
 8004836:	d048      	beq.n	80048ca <_malloc_r+0xe6>
 8004838:	6823      	ldr	r3, [r4, #0]
 800483a:	4631      	mov	r1, r6
 800483c:	4638      	mov	r0, r7
 800483e:	eb04 0903 	add.w	r9, r4, r3
 8004842:	f000 fb5d 	bl	8004f00 <_sbrk_r>
 8004846:	4581      	cmp	r9, r0
 8004848:	d13f      	bne.n	80048ca <_malloc_r+0xe6>
 800484a:	6821      	ldr	r1, [r4, #0]
 800484c:	1a6d      	subs	r5, r5, r1
 800484e:	4629      	mov	r1, r5
 8004850:	4638      	mov	r0, r7
 8004852:	f7ff ffa7 	bl	80047a4 <sbrk_aligned>
 8004856:	3001      	adds	r0, #1
 8004858:	d037      	beq.n	80048ca <_malloc_r+0xe6>
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	442b      	add	r3, r5
 800485e:	6023      	str	r3, [r4, #0]
 8004860:	f8d8 3000 	ldr.w	r3, [r8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d038      	beq.n	80048da <_malloc_r+0xf6>
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	42a2      	cmp	r2, r4
 800486c:	d12b      	bne.n	80048c6 <_malloc_r+0xe2>
 800486e:	2200      	movs	r2, #0
 8004870:	605a      	str	r2, [r3, #4]
 8004872:	e00f      	b.n	8004894 <_malloc_r+0xb0>
 8004874:	6822      	ldr	r2, [r4, #0]
 8004876:	1b52      	subs	r2, r2, r5
 8004878:	d41f      	bmi.n	80048ba <_malloc_r+0xd6>
 800487a:	2a0b      	cmp	r2, #11
 800487c:	d917      	bls.n	80048ae <_malloc_r+0xca>
 800487e:	1961      	adds	r1, r4, r5
 8004880:	42a3      	cmp	r3, r4
 8004882:	6025      	str	r5, [r4, #0]
 8004884:	bf18      	it	ne
 8004886:	6059      	strne	r1, [r3, #4]
 8004888:	6863      	ldr	r3, [r4, #4]
 800488a:	bf08      	it	eq
 800488c:	f8c8 1000 	streq.w	r1, [r8]
 8004890:	5162      	str	r2, [r4, r5]
 8004892:	604b      	str	r3, [r1, #4]
 8004894:	4638      	mov	r0, r7
 8004896:	f104 060b 	add.w	r6, r4, #11
 800489a:	f000 f829 	bl	80048f0 <__malloc_unlock>
 800489e:	f026 0607 	bic.w	r6, r6, #7
 80048a2:	1d23      	adds	r3, r4, #4
 80048a4:	1af2      	subs	r2, r6, r3
 80048a6:	d0ae      	beq.n	8004806 <_malloc_r+0x22>
 80048a8:	1b9b      	subs	r3, r3, r6
 80048aa:	50a3      	str	r3, [r4, r2]
 80048ac:	e7ab      	b.n	8004806 <_malloc_r+0x22>
 80048ae:	42a3      	cmp	r3, r4
 80048b0:	6862      	ldr	r2, [r4, #4]
 80048b2:	d1dd      	bne.n	8004870 <_malloc_r+0x8c>
 80048b4:	f8c8 2000 	str.w	r2, [r8]
 80048b8:	e7ec      	b.n	8004894 <_malloc_r+0xb0>
 80048ba:	4623      	mov	r3, r4
 80048bc:	6864      	ldr	r4, [r4, #4]
 80048be:	e7ac      	b.n	800481a <_malloc_r+0x36>
 80048c0:	4634      	mov	r4, r6
 80048c2:	6876      	ldr	r6, [r6, #4]
 80048c4:	e7b4      	b.n	8004830 <_malloc_r+0x4c>
 80048c6:	4613      	mov	r3, r2
 80048c8:	e7cc      	b.n	8004864 <_malloc_r+0x80>
 80048ca:	230c      	movs	r3, #12
 80048cc:	603b      	str	r3, [r7, #0]
 80048ce:	4638      	mov	r0, r7
 80048d0:	f000 f80e 	bl	80048f0 <__malloc_unlock>
 80048d4:	e797      	b.n	8004806 <_malloc_r+0x22>
 80048d6:	6025      	str	r5, [r4, #0]
 80048d8:	e7dc      	b.n	8004894 <_malloc_r+0xb0>
 80048da:	605b      	str	r3, [r3, #4]
 80048dc:	deff      	udf	#255	; 0xff
 80048de:	bf00      	nop
 80048e0:	200003e8 	.word	0x200003e8

080048e4 <__malloc_lock>:
 80048e4:	4801      	ldr	r0, [pc, #4]	; (80048ec <__malloc_lock+0x8>)
 80048e6:	f7ff bf0f 	b.w	8004708 <__retarget_lock_acquire_recursive>
 80048ea:	bf00      	nop
 80048ec:	200003e4 	.word	0x200003e4

080048f0 <__malloc_unlock>:
 80048f0:	4801      	ldr	r0, [pc, #4]	; (80048f8 <__malloc_unlock+0x8>)
 80048f2:	f7ff bf0a 	b.w	800470a <__retarget_lock_release_recursive>
 80048f6:	bf00      	nop
 80048f8:	200003e4 	.word	0x200003e4

080048fc <__ssputs_r>:
 80048fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004900:	688e      	ldr	r6, [r1, #8]
 8004902:	461f      	mov	r7, r3
 8004904:	42be      	cmp	r6, r7
 8004906:	680b      	ldr	r3, [r1, #0]
 8004908:	4682      	mov	sl, r0
 800490a:	460c      	mov	r4, r1
 800490c:	4690      	mov	r8, r2
 800490e:	d82c      	bhi.n	800496a <__ssputs_r+0x6e>
 8004910:	898a      	ldrh	r2, [r1, #12]
 8004912:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004916:	d026      	beq.n	8004966 <__ssputs_r+0x6a>
 8004918:	6965      	ldr	r5, [r4, #20]
 800491a:	6909      	ldr	r1, [r1, #16]
 800491c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004920:	eba3 0901 	sub.w	r9, r3, r1
 8004924:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004928:	1c7b      	adds	r3, r7, #1
 800492a:	444b      	add	r3, r9
 800492c:	106d      	asrs	r5, r5, #1
 800492e:	429d      	cmp	r5, r3
 8004930:	bf38      	it	cc
 8004932:	461d      	movcc	r5, r3
 8004934:	0553      	lsls	r3, r2, #21
 8004936:	d527      	bpl.n	8004988 <__ssputs_r+0x8c>
 8004938:	4629      	mov	r1, r5
 800493a:	f7ff ff53 	bl	80047e4 <_malloc_r>
 800493e:	4606      	mov	r6, r0
 8004940:	b360      	cbz	r0, 800499c <__ssputs_r+0xa0>
 8004942:	6921      	ldr	r1, [r4, #16]
 8004944:	464a      	mov	r2, r9
 8004946:	f000 faeb 	bl	8004f20 <memcpy>
 800494a:	89a3      	ldrh	r3, [r4, #12]
 800494c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004954:	81a3      	strh	r3, [r4, #12]
 8004956:	6126      	str	r6, [r4, #16]
 8004958:	6165      	str	r5, [r4, #20]
 800495a:	444e      	add	r6, r9
 800495c:	eba5 0509 	sub.w	r5, r5, r9
 8004960:	6026      	str	r6, [r4, #0]
 8004962:	60a5      	str	r5, [r4, #8]
 8004964:	463e      	mov	r6, r7
 8004966:	42be      	cmp	r6, r7
 8004968:	d900      	bls.n	800496c <__ssputs_r+0x70>
 800496a:	463e      	mov	r6, r7
 800496c:	6820      	ldr	r0, [r4, #0]
 800496e:	4632      	mov	r2, r6
 8004970:	4641      	mov	r1, r8
 8004972:	f000 faab 	bl	8004ecc <memmove>
 8004976:	68a3      	ldr	r3, [r4, #8]
 8004978:	1b9b      	subs	r3, r3, r6
 800497a:	60a3      	str	r3, [r4, #8]
 800497c:	6823      	ldr	r3, [r4, #0]
 800497e:	4433      	add	r3, r6
 8004980:	6023      	str	r3, [r4, #0]
 8004982:	2000      	movs	r0, #0
 8004984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004988:	462a      	mov	r2, r5
 800498a:	f000 fad7 	bl	8004f3c <_realloc_r>
 800498e:	4606      	mov	r6, r0
 8004990:	2800      	cmp	r0, #0
 8004992:	d1e0      	bne.n	8004956 <__ssputs_r+0x5a>
 8004994:	6921      	ldr	r1, [r4, #16]
 8004996:	4650      	mov	r0, sl
 8004998:	f7ff feb8 	bl	800470c <_free_r>
 800499c:	230c      	movs	r3, #12
 800499e:	f8ca 3000 	str.w	r3, [sl]
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049a8:	81a3      	strh	r3, [r4, #12]
 80049aa:	f04f 30ff 	mov.w	r0, #4294967295
 80049ae:	e7e9      	b.n	8004984 <__ssputs_r+0x88>

080049b0 <_svfiprintf_r>:
 80049b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049b4:	4698      	mov	r8, r3
 80049b6:	898b      	ldrh	r3, [r1, #12]
 80049b8:	061b      	lsls	r3, r3, #24
 80049ba:	b09d      	sub	sp, #116	; 0x74
 80049bc:	4607      	mov	r7, r0
 80049be:	460d      	mov	r5, r1
 80049c0:	4614      	mov	r4, r2
 80049c2:	d50e      	bpl.n	80049e2 <_svfiprintf_r+0x32>
 80049c4:	690b      	ldr	r3, [r1, #16]
 80049c6:	b963      	cbnz	r3, 80049e2 <_svfiprintf_r+0x32>
 80049c8:	2140      	movs	r1, #64	; 0x40
 80049ca:	f7ff ff0b 	bl	80047e4 <_malloc_r>
 80049ce:	6028      	str	r0, [r5, #0]
 80049d0:	6128      	str	r0, [r5, #16]
 80049d2:	b920      	cbnz	r0, 80049de <_svfiprintf_r+0x2e>
 80049d4:	230c      	movs	r3, #12
 80049d6:	603b      	str	r3, [r7, #0]
 80049d8:	f04f 30ff 	mov.w	r0, #4294967295
 80049dc:	e0d0      	b.n	8004b80 <_svfiprintf_r+0x1d0>
 80049de:	2340      	movs	r3, #64	; 0x40
 80049e0:	616b      	str	r3, [r5, #20]
 80049e2:	2300      	movs	r3, #0
 80049e4:	9309      	str	r3, [sp, #36]	; 0x24
 80049e6:	2320      	movs	r3, #32
 80049e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80049f0:	2330      	movs	r3, #48	; 0x30
 80049f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004b98 <_svfiprintf_r+0x1e8>
 80049f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049fa:	f04f 0901 	mov.w	r9, #1
 80049fe:	4623      	mov	r3, r4
 8004a00:	469a      	mov	sl, r3
 8004a02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a06:	b10a      	cbz	r2, 8004a0c <_svfiprintf_r+0x5c>
 8004a08:	2a25      	cmp	r2, #37	; 0x25
 8004a0a:	d1f9      	bne.n	8004a00 <_svfiprintf_r+0x50>
 8004a0c:	ebba 0b04 	subs.w	fp, sl, r4
 8004a10:	d00b      	beq.n	8004a2a <_svfiprintf_r+0x7a>
 8004a12:	465b      	mov	r3, fp
 8004a14:	4622      	mov	r2, r4
 8004a16:	4629      	mov	r1, r5
 8004a18:	4638      	mov	r0, r7
 8004a1a:	f7ff ff6f 	bl	80048fc <__ssputs_r>
 8004a1e:	3001      	adds	r0, #1
 8004a20:	f000 80a9 	beq.w	8004b76 <_svfiprintf_r+0x1c6>
 8004a24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a26:	445a      	add	r2, fp
 8004a28:	9209      	str	r2, [sp, #36]	; 0x24
 8004a2a:	f89a 3000 	ldrb.w	r3, [sl]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 80a1 	beq.w	8004b76 <_svfiprintf_r+0x1c6>
 8004a34:	2300      	movs	r3, #0
 8004a36:	f04f 32ff 	mov.w	r2, #4294967295
 8004a3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a3e:	f10a 0a01 	add.w	sl, sl, #1
 8004a42:	9304      	str	r3, [sp, #16]
 8004a44:	9307      	str	r3, [sp, #28]
 8004a46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a4a:	931a      	str	r3, [sp, #104]	; 0x68
 8004a4c:	4654      	mov	r4, sl
 8004a4e:	2205      	movs	r2, #5
 8004a50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a54:	4850      	ldr	r0, [pc, #320]	; (8004b98 <_svfiprintf_r+0x1e8>)
 8004a56:	f7fb fbeb 	bl	8000230 <memchr>
 8004a5a:	9a04      	ldr	r2, [sp, #16]
 8004a5c:	b9d8      	cbnz	r0, 8004a96 <_svfiprintf_r+0xe6>
 8004a5e:	06d0      	lsls	r0, r2, #27
 8004a60:	bf44      	itt	mi
 8004a62:	2320      	movmi	r3, #32
 8004a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a68:	0711      	lsls	r1, r2, #28
 8004a6a:	bf44      	itt	mi
 8004a6c:	232b      	movmi	r3, #43	; 0x2b
 8004a6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a72:	f89a 3000 	ldrb.w	r3, [sl]
 8004a76:	2b2a      	cmp	r3, #42	; 0x2a
 8004a78:	d015      	beq.n	8004aa6 <_svfiprintf_r+0xf6>
 8004a7a:	9a07      	ldr	r2, [sp, #28]
 8004a7c:	4654      	mov	r4, sl
 8004a7e:	2000      	movs	r0, #0
 8004a80:	f04f 0c0a 	mov.w	ip, #10
 8004a84:	4621      	mov	r1, r4
 8004a86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a8a:	3b30      	subs	r3, #48	; 0x30
 8004a8c:	2b09      	cmp	r3, #9
 8004a8e:	d94d      	bls.n	8004b2c <_svfiprintf_r+0x17c>
 8004a90:	b1b0      	cbz	r0, 8004ac0 <_svfiprintf_r+0x110>
 8004a92:	9207      	str	r2, [sp, #28]
 8004a94:	e014      	b.n	8004ac0 <_svfiprintf_r+0x110>
 8004a96:	eba0 0308 	sub.w	r3, r0, r8
 8004a9a:	fa09 f303 	lsl.w	r3, r9, r3
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	9304      	str	r3, [sp, #16]
 8004aa2:	46a2      	mov	sl, r4
 8004aa4:	e7d2      	b.n	8004a4c <_svfiprintf_r+0x9c>
 8004aa6:	9b03      	ldr	r3, [sp, #12]
 8004aa8:	1d19      	adds	r1, r3, #4
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	9103      	str	r1, [sp, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	bfbb      	ittet	lt
 8004ab2:	425b      	neglt	r3, r3
 8004ab4:	f042 0202 	orrlt.w	r2, r2, #2
 8004ab8:	9307      	strge	r3, [sp, #28]
 8004aba:	9307      	strlt	r3, [sp, #28]
 8004abc:	bfb8      	it	lt
 8004abe:	9204      	strlt	r2, [sp, #16]
 8004ac0:	7823      	ldrb	r3, [r4, #0]
 8004ac2:	2b2e      	cmp	r3, #46	; 0x2e
 8004ac4:	d10c      	bne.n	8004ae0 <_svfiprintf_r+0x130>
 8004ac6:	7863      	ldrb	r3, [r4, #1]
 8004ac8:	2b2a      	cmp	r3, #42	; 0x2a
 8004aca:	d134      	bne.n	8004b36 <_svfiprintf_r+0x186>
 8004acc:	9b03      	ldr	r3, [sp, #12]
 8004ace:	1d1a      	adds	r2, r3, #4
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	9203      	str	r2, [sp, #12]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	bfb8      	it	lt
 8004ad8:	f04f 33ff 	movlt.w	r3, #4294967295
 8004adc:	3402      	adds	r4, #2
 8004ade:	9305      	str	r3, [sp, #20]
 8004ae0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004ba8 <_svfiprintf_r+0x1f8>
 8004ae4:	7821      	ldrb	r1, [r4, #0]
 8004ae6:	2203      	movs	r2, #3
 8004ae8:	4650      	mov	r0, sl
 8004aea:	f7fb fba1 	bl	8000230 <memchr>
 8004aee:	b138      	cbz	r0, 8004b00 <_svfiprintf_r+0x150>
 8004af0:	9b04      	ldr	r3, [sp, #16]
 8004af2:	eba0 000a 	sub.w	r0, r0, sl
 8004af6:	2240      	movs	r2, #64	; 0x40
 8004af8:	4082      	lsls	r2, r0
 8004afa:	4313      	orrs	r3, r2
 8004afc:	3401      	adds	r4, #1
 8004afe:	9304      	str	r3, [sp, #16]
 8004b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b04:	4825      	ldr	r0, [pc, #148]	; (8004b9c <_svfiprintf_r+0x1ec>)
 8004b06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004b0a:	2206      	movs	r2, #6
 8004b0c:	f7fb fb90 	bl	8000230 <memchr>
 8004b10:	2800      	cmp	r0, #0
 8004b12:	d038      	beq.n	8004b86 <_svfiprintf_r+0x1d6>
 8004b14:	4b22      	ldr	r3, [pc, #136]	; (8004ba0 <_svfiprintf_r+0x1f0>)
 8004b16:	bb1b      	cbnz	r3, 8004b60 <_svfiprintf_r+0x1b0>
 8004b18:	9b03      	ldr	r3, [sp, #12]
 8004b1a:	3307      	adds	r3, #7
 8004b1c:	f023 0307 	bic.w	r3, r3, #7
 8004b20:	3308      	adds	r3, #8
 8004b22:	9303      	str	r3, [sp, #12]
 8004b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b26:	4433      	add	r3, r6
 8004b28:	9309      	str	r3, [sp, #36]	; 0x24
 8004b2a:	e768      	b.n	80049fe <_svfiprintf_r+0x4e>
 8004b2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b30:	460c      	mov	r4, r1
 8004b32:	2001      	movs	r0, #1
 8004b34:	e7a6      	b.n	8004a84 <_svfiprintf_r+0xd4>
 8004b36:	2300      	movs	r3, #0
 8004b38:	3401      	adds	r4, #1
 8004b3a:	9305      	str	r3, [sp, #20]
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	f04f 0c0a 	mov.w	ip, #10
 8004b42:	4620      	mov	r0, r4
 8004b44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b48:	3a30      	subs	r2, #48	; 0x30
 8004b4a:	2a09      	cmp	r2, #9
 8004b4c:	d903      	bls.n	8004b56 <_svfiprintf_r+0x1a6>
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d0c6      	beq.n	8004ae0 <_svfiprintf_r+0x130>
 8004b52:	9105      	str	r1, [sp, #20]
 8004b54:	e7c4      	b.n	8004ae0 <_svfiprintf_r+0x130>
 8004b56:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b5a:	4604      	mov	r4, r0
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e7f0      	b.n	8004b42 <_svfiprintf_r+0x192>
 8004b60:	ab03      	add	r3, sp, #12
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	462a      	mov	r2, r5
 8004b66:	4b0f      	ldr	r3, [pc, #60]	; (8004ba4 <_svfiprintf_r+0x1f4>)
 8004b68:	a904      	add	r1, sp, #16
 8004b6a:	4638      	mov	r0, r7
 8004b6c:	f3af 8000 	nop.w
 8004b70:	1c42      	adds	r2, r0, #1
 8004b72:	4606      	mov	r6, r0
 8004b74:	d1d6      	bne.n	8004b24 <_svfiprintf_r+0x174>
 8004b76:	89ab      	ldrh	r3, [r5, #12]
 8004b78:	065b      	lsls	r3, r3, #25
 8004b7a:	f53f af2d 	bmi.w	80049d8 <_svfiprintf_r+0x28>
 8004b7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b80:	b01d      	add	sp, #116	; 0x74
 8004b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b86:	ab03      	add	r3, sp, #12
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	462a      	mov	r2, r5
 8004b8c:	4b05      	ldr	r3, [pc, #20]	; (8004ba4 <_svfiprintf_r+0x1f4>)
 8004b8e:	a904      	add	r1, sp, #16
 8004b90:	4638      	mov	r0, r7
 8004b92:	f000 f879 	bl	8004c88 <_printf_i>
 8004b96:	e7eb      	b.n	8004b70 <_svfiprintf_r+0x1c0>
 8004b98:	0800501c 	.word	0x0800501c
 8004b9c:	08005026 	.word	0x08005026
 8004ba0:	00000000 	.word	0x00000000
 8004ba4:	080048fd 	.word	0x080048fd
 8004ba8:	08005022 	.word	0x08005022

08004bac <_printf_common>:
 8004bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb0:	4616      	mov	r6, r2
 8004bb2:	4699      	mov	r9, r3
 8004bb4:	688a      	ldr	r2, [r1, #8]
 8004bb6:	690b      	ldr	r3, [r1, #16]
 8004bb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	bfb8      	it	lt
 8004bc0:	4613      	movlt	r3, r2
 8004bc2:	6033      	str	r3, [r6, #0]
 8004bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004bc8:	4607      	mov	r7, r0
 8004bca:	460c      	mov	r4, r1
 8004bcc:	b10a      	cbz	r2, 8004bd2 <_printf_common+0x26>
 8004bce:	3301      	adds	r3, #1
 8004bd0:	6033      	str	r3, [r6, #0]
 8004bd2:	6823      	ldr	r3, [r4, #0]
 8004bd4:	0699      	lsls	r1, r3, #26
 8004bd6:	bf42      	ittt	mi
 8004bd8:	6833      	ldrmi	r3, [r6, #0]
 8004bda:	3302      	addmi	r3, #2
 8004bdc:	6033      	strmi	r3, [r6, #0]
 8004bde:	6825      	ldr	r5, [r4, #0]
 8004be0:	f015 0506 	ands.w	r5, r5, #6
 8004be4:	d106      	bne.n	8004bf4 <_printf_common+0x48>
 8004be6:	f104 0a19 	add.w	sl, r4, #25
 8004bea:	68e3      	ldr	r3, [r4, #12]
 8004bec:	6832      	ldr	r2, [r6, #0]
 8004bee:	1a9b      	subs	r3, r3, r2
 8004bf0:	42ab      	cmp	r3, r5
 8004bf2:	dc26      	bgt.n	8004c42 <_printf_common+0x96>
 8004bf4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004bf8:	1e13      	subs	r3, r2, #0
 8004bfa:	6822      	ldr	r2, [r4, #0]
 8004bfc:	bf18      	it	ne
 8004bfe:	2301      	movne	r3, #1
 8004c00:	0692      	lsls	r2, r2, #26
 8004c02:	d42b      	bmi.n	8004c5c <_printf_common+0xb0>
 8004c04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c08:	4649      	mov	r1, r9
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	47c0      	blx	r8
 8004c0e:	3001      	adds	r0, #1
 8004c10:	d01e      	beq.n	8004c50 <_printf_common+0xa4>
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	6922      	ldr	r2, [r4, #16]
 8004c16:	f003 0306 	and.w	r3, r3, #6
 8004c1a:	2b04      	cmp	r3, #4
 8004c1c:	bf02      	ittt	eq
 8004c1e:	68e5      	ldreq	r5, [r4, #12]
 8004c20:	6833      	ldreq	r3, [r6, #0]
 8004c22:	1aed      	subeq	r5, r5, r3
 8004c24:	68a3      	ldr	r3, [r4, #8]
 8004c26:	bf0c      	ite	eq
 8004c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c2c:	2500      	movne	r5, #0
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	bfc4      	itt	gt
 8004c32:	1a9b      	subgt	r3, r3, r2
 8004c34:	18ed      	addgt	r5, r5, r3
 8004c36:	2600      	movs	r6, #0
 8004c38:	341a      	adds	r4, #26
 8004c3a:	42b5      	cmp	r5, r6
 8004c3c:	d11a      	bne.n	8004c74 <_printf_common+0xc8>
 8004c3e:	2000      	movs	r0, #0
 8004c40:	e008      	b.n	8004c54 <_printf_common+0xa8>
 8004c42:	2301      	movs	r3, #1
 8004c44:	4652      	mov	r2, sl
 8004c46:	4649      	mov	r1, r9
 8004c48:	4638      	mov	r0, r7
 8004c4a:	47c0      	blx	r8
 8004c4c:	3001      	adds	r0, #1
 8004c4e:	d103      	bne.n	8004c58 <_printf_common+0xac>
 8004c50:	f04f 30ff 	mov.w	r0, #4294967295
 8004c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c58:	3501      	adds	r5, #1
 8004c5a:	e7c6      	b.n	8004bea <_printf_common+0x3e>
 8004c5c:	18e1      	adds	r1, r4, r3
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	2030      	movs	r0, #48	; 0x30
 8004c62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c66:	4422      	add	r2, r4
 8004c68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c70:	3302      	adds	r3, #2
 8004c72:	e7c7      	b.n	8004c04 <_printf_common+0x58>
 8004c74:	2301      	movs	r3, #1
 8004c76:	4622      	mov	r2, r4
 8004c78:	4649      	mov	r1, r9
 8004c7a:	4638      	mov	r0, r7
 8004c7c:	47c0      	blx	r8
 8004c7e:	3001      	adds	r0, #1
 8004c80:	d0e6      	beq.n	8004c50 <_printf_common+0xa4>
 8004c82:	3601      	adds	r6, #1
 8004c84:	e7d9      	b.n	8004c3a <_printf_common+0x8e>
	...

08004c88 <_printf_i>:
 8004c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c8c:	7e0f      	ldrb	r7, [r1, #24]
 8004c8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c90:	2f78      	cmp	r7, #120	; 0x78
 8004c92:	4691      	mov	r9, r2
 8004c94:	4680      	mov	r8, r0
 8004c96:	460c      	mov	r4, r1
 8004c98:	469a      	mov	sl, r3
 8004c9a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c9e:	d807      	bhi.n	8004cb0 <_printf_i+0x28>
 8004ca0:	2f62      	cmp	r7, #98	; 0x62
 8004ca2:	d80a      	bhi.n	8004cba <_printf_i+0x32>
 8004ca4:	2f00      	cmp	r7, #0
 8004ca6:	f000 80d4 	beq.w	8004e52 <_printf_i+0x1ca>
 8004caa:	2f58      	cmp	r7, #88	; 0x58
 8004cac:	f000 80c0 	beq.w	8004e30 <_printf_i+0x1a8>
 8004cb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004cb8:	e03a      	b.n	8004d30 <_printf_i+0xa8>
 8004cba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004cbe:	2b15      	cmp	r3, #21
 8004cc0:	d8f6      	bhi.n	8004cb0 <_printf_i+0x28>
 8004cc2:	a101      	add	r1, pc, #4	; (adr r1, 8004cc8 <_printf_i+0x40>)
 8004cc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cc8:	08004d21 	.word	0x08004d21
 8004ccc:	08004d35 	.word	0x08004d35
 8004cd0:	08004cb1 	.word	0x08004cb1
 8004cd4:	08004cb1 	.word	0x08004cb1
 8004cd8:	08004cb1 	.word	0x08004cb1
 8004cdc:	08004cb1 	.word	0x08004cb1
 8004ce0:	08004d35 	.word	0x08004d35
 8004ce4:	08004cb1 	.word	0x08004cb1
 8004ce8:	08004cb1 	.word	0x08004cb1
 8004cec:	08004cb1 	.word	0x08004cb1
 8004cf0:	08004cb1 	.word	0x08004cb1
 8004cf4:	08004e39 	.word	0x08004e39
 8004cf8:	08004d61 	.word	0x08004d61
 8004cfc:	08004df3 	.word	0x08004df3
 8004d00:	08004cb1 	.word	0x08004cb1
 8004d04:	08004cb1 	.word	0x08004cb1
 8004d08:	08004e5b 	.word	0x08004e5b
 8004d0c:	08004cb1 	.word	0x08004cb1
 8004d10:	08004d61 	.word	0x08004d61
 8004d14:	08004cb1 	.word	0x08004cb1
 8004d18:	08004cb1 	.word	0x08004cb1
 8004d1c:	08004dfb 	.word	0x08004dfb
 8004d20:	682b      	ldr	r3, [r5, #0]
 8004d22:	1d1a      	adds	r2, r3, #4
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	602a      	str	r2, [r5, #0]
 8004d28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d30:	2301      	movs	r3, #1
 8004d32:	e09f      	b.n	8004e74 <_printf_i+0x1ec>
 8004d34:	6820      	ldr	r0, [r4, #0]
 8004d36:	682b      	ldr	r3, [r5, #0]
 8004d38:	0607      	lsls	r7, r0, #24
 8004d3a:	f103 0104 	add.w	r1, r3, #4
 8004d3e:	6029      	str	r1, [r5, #0]
 8004d40:	d501      	bpl.n	8004d46 <_printf_i+0xbe>
 8004d42:	681e      	ldr	r6, [r3, #0]
 8004d44:	e003      	b.n	8004d4e <_printf_i+0xc6>
 8004d46:	0646      	lsls	r6, r0, #25
 8004d48:	d5fb      	bpl.n	8004d42 <_printf_i+0xba>
 8004d4a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004d4e:	2e00      	cmp	r6, #0
 8004d50:	da03      	bge.n	8004d5a <_printf_i+0xd2>
 8004d52:	232d      	movs	r3, #45	; 0x2d
 8004d54:	4276      	negs	r6, r6
 8004d56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d5a:	485a      	ldr	r0, [pc, #360]	; (8004ec4 <_printf_i+0x23c>)
 8004d5c:	230a      	movs	r3, #10
 8004d5e:	e012      	b.n	8004d86 <_printf_i+0xfe>
 8004d60:	682b      	ldr	r3, [r5, #0]
 8004d62:	6820      	ldr	r0, [r4, #0]
 8004d64:	1d19      	adds	r1, r3, #4
 8004d66:	6029      	str	r1, [r5, #0]
 8004d68:	0605      	lsls	r5, r0, #24
 8004d6a:	d501      	bpl.n	8004d70 <_printf_i+0xe8>
 8004d6c:	681e      	ldr	r6, [r3, #0]
 8004d6e:	e002      	b.n	8004d76 <_printf_i+0xee>
 8004d70:	0641      	lsls	r1, r0, #25
 8004d72:	d5fb      	bpl.n	8004d6c <_printf_i+0xe4>
 8004d74:	881e      	ldrh	r6, [r3, #0]
 8004d76:	4853      	ldr	r0, [pc, #332]	; (8004ec4 <_printf_i+0x23c>)
 8004d78:	2f6f      	cmp	r7, #111	; 0x6f
 8004d7a:	bf0c      	ite	eq
 8004d7c:	2308      	moveq	r3, #8
 8004d7e:	230a      	movne	r3, #10
 8004d80:	2100      	movs	r1, #0
 8004d82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d86:	6865      	ldr	r5, [r4, #4]
 8004d88:	60a5      	str	r5, [r4, #8]
 8004d8a:	2d00      	cmp	r5, #0
 8004d8c:	bfa2      	ittt	ge
 8004d8e:	6821      	ldrge	r1, [r4, #0]
 8004d90:	f021 0104 	bicge.w	r1, r1, #4
 8004d94:	6021      	strge	r1, [r4, #0]
 8004d96:	b90e      	cbnz	r6, 8004d9c <_printf_i+0x114>
 8004d98:	2d00      	cmp	r5, #0
 8004d9a:	d04b      	beq.n	8004e34 <_printf_i+0x1ac>
 8004d9c:	4615      	mov	r5, r2
 8004d9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004da2:	fb03 6711 	mls	r7, r3, r1, r6
 8004da6:	5dc7      	ldrb	r7, [r0, r7]
 8004da8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004dac:	4637      	mov	r7, r6
 8004dae:	42bb      	cmp	r3, r7
 8004db0:	460e      	mov	r6, r1
 8004db2:	d9f4      	bls.n	8004d9e <_printf_i+0x116>
 8004db4:	2b08      	cmp	r3, #8
 8004db6:	d10b      	bne.n	8004dd0 <_printf_i+0x148>
 8004db8:	6823      	ldr	r3, [r4, #0]
 8004dba:	07de      	lsls	r6, r3, #31
 8004dbc:	d508      	bpl.n	8004dd0 <_printf_i+0x148>
 8004dbe:	6923      	ldr	r3, [r4, #16]
 8004dc0:	6861      	ldr	r1, [r4, #4]
 8004dc2:	4299      	cmp	r1, r3
 8004dc4:	bfde      	ittt	le
 8004dc6:	2330      	movle	r3, #48	; 0x30
 8004dc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004dcc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004dd0:	1b52      	subs	r2, r2, r5
 8004dd2:	6122      	str	r2, [r4, #16]
 8004dd4:	f8cd a000 	str.w	sl, [sp]
 8004dd8:	464b      	mov	r3, r9
 8004dda:	aa03      	add	r2, sp, #12
 8004ddc:	4621      	mov	r1, r4
 8004dde:	4640      	mov	r0, r8
 8004de0:	f7ff fee4 	bl	8004bac <_printf_common>
 8004de4:	3001      	adds	r0, #1
 8004de6:	d14a      	bne.n	8004e7e <_printf_i+0x1f6>
 8004de8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dec:	b004      	add	sp, #16
 8004dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004df2:	6823      	ldr	r3, [r4, #0]
 8004df4:	f043 0320 	orr.w	r3, r3, #32
 8004df8:	6023      	str	r3, [r4, #0]
 8004dfa:	4833      	ldr	r0, [pc, #204]	; (8004ec8 <_printf_i+0x240>)
 8004dfc:	2778      	movs	r7, #120	; 0x78
 8004dfe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	6829      	ldr	r1, [r5, #0]
 8004e06:	061f      	lsls	r7, r3, #24
 8004e08:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e0c:	d402      	bmi.n	8004e14 <_printf_i+0x18c>
 8004e0e:	065f      	lsls	r7, r3, #25
 8004e10:	bf48      	it	mi
 8004e12:	b2b6      	uxthmi	r6, r6
 8004e14:	07df      	lsls	r7, r3, #31
 8004e16:	bf48      	it	mi
 8004e18:	f043 0320 	orrmi.w	r3, r3, #32
 8004e1c:	6029      	str	r1, [r5, #0]
 8004e1e:	bf48      	it	mi
 8004e20:	6023      	strmi	r3, [r4, #0]
 8004e22:	b91e      	cbnz	r6, 8004e2c <_printf_i+0x1a4>
 8004e24:	6823      	ldr	r3, [r4, #0]
 8004e26:	f023 0320 	bic.w	r3, r3, #32
 8004e2a:	6023      	str	r3, [r4, #0]
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	e7a7      	b.n	8004d80 <_printf_i+0xf8>
 8004e30:	4824      	ldr	r0, [pc, #144]	; (8004ec4 <_printf_i+0x23c>)
 8004e32:	e7e4      	b.n	8004dfe <_printf_i+0x176>
 8004e34:	4615      	mov	r5, r2
 8004e36:	e7bd      	b.n	8004db4 <_printf_i+0x12c>
 8004e38:	682b      	ldr	r3, [r5, #0]
 8004e3a:	6826      	ldr	r6, [r4, #0]
 8004e3c:	6961      	ldr	r1, [r4, #20]
 8004e3e:	1d18      	adds	r0, r3, #4
 8004e40:	6028      	str	r0, [r5, #0]
 8004e42:	0635      	lsls	r5, r6, #24
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	d501      	bpl.n	8004e4c <_printf_i+0x1c4>
 8004e48:	6019      	str	r1, [r3, #0]
 8004e4a:	e002      	b.n	8004e52 <_printf_i+0x1ca>
 8004e4c:	0670      	lsls	r0, r6, #25
 8004e4e:	d5fb      	bpl.n	8004e48 <_printf_i+0x1c0>
 8004e50:	8019      	strh	r1, [r3, #0]
 8004e52:	2300      	movs	r3, #0
 8004e54:	6123      	str	r3, [r4, #16]
 8004e56:	4615      	mov	r5, r2
 8004e58:	e7bc      	b.n	8004dd4 <_printf_i+0x14c>
 8004e5a:	682b      	ldr	r3, [r5, #0]
 8004e5c:	1d1a      	adds	r2, r3, #4
 8004e5e:	602a      	str	r2, [r5, #0]
 8004e60:	681d      	ldr	r5, [r3, #0]
 8004e62:	6862      	ldr	r2, [r4, #4]
 8004e64:	2100      	movs	r1, #0
 8004e66:	4628      	mov	r0, r5
 8004e68:	f7fb f9e2 	bl	8000230 <memchr>
 8004e6c:	b108      	cbz	r0, 8004e72 <_printf_i+0x1ea>
 8004e6e:	1b40      	subs	r0, r0, r5
 8004e70:	6060      	str	r0, [r4, #4]
 8004e72:	6863      	ldr	r3, [r4, #4]
 8004e74:	6123      	str	r3, [r4, #16]
 8004e76:	2300      	movs	r3, #0
 8004e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e7c:	e7aa      	b.n	8004dd4 <_printf_i+0x14c>
 8004e7e:	6923      	ldr	r3, [r4, #16]
 8004e80:	462a      	mov	r2, r5
 8004e82:	4649      	mov	r1, r9
 8004e84:	4640      	mov	r0, r8
 8004e86:	47d0      	blx	sl
 8004e88:	3001      	adds	r0, #1
 8004e8a:	d0ad      	beq.n	8004de8 <_printf_i+0x160>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	079b      	lsls	r3, r3, #30
 8004e90:	d413      	bmi.n	8004eba <_printf_i+0x232>
 8004e92:	68e0      	ldr	r0, [r4, #12]
 8004e94:	9b03      	ldr	r3, [sp, #12]
 8004e96:	4298      	cmp	r0, r3
 8004e98:	bfb8      	it	lt
 8004e9a:	4618      	movlt	r0, r3
 8004e9c:	e7a6      	b.n	8004dec <_printf_i+0x164>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	4632      	mov	r2, r6
 8004ea2:	4649      	mov	r1, r9
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	47d0      	blx	sl
 8004ea8:	3001      	adds	r0, #1
 8004eaa:	d09d      	beq.n	8004de8 <_printf_i+0x160>
 8004eac:	3501      	adds	r5, #1
 8004eae:	68e3      	ldr	r3, [r4, #12]
 8004eb0:	9903      	ldr	r1, [sp, #12]
 8004eb2:	1a5b      	subs	r3, r3, r1
 8004eb4:	42ab      	cmp	r3, r5
 8004eb6:	dcf2      	bgt.n	8004e9e <_printf_i+0x216>
 8004eb8:	e7eb      	b.n	8004e92 <_printf_i+0x20a>
 8004eba:	2500      	movs	r5, #0
 8004ebc:	f104 0619 	add.w	r6, r4, #25
 8004ec0:	e7f5      	b.n	8004eae <_printf_i+0x226>
 8004ec2:	bf00      	nop
 8004ec4:	0800502d 	.word	0x0800502d
 8004ec8:	0800503e 	.word	0x0800503e

08004ecc <memmove>:
 8004ecc:	4288      	cmp	r0, r1
 8004ece:	b510      	push	{r4, lr}
 8004ed0:	eb01 0402 	add.w	r4, r1, r2
 8004ed4:	d902      	bls.n	8004edc <memmove+0x10>
 8004ed6:	4284      	cmp	r4, r0
 8004ed8:	4623      	mov	r3, r4
 8004eda:	d807      	bhi.n	8004eec <memmove+0x20>
 8004edc:	1e43      	subs	r3, r0, #1
 8004ede:	42a1      	cmp	r1, r4
 8004ee0:	d008      	beq.n	8004ef4 <memmove+0x28>
 8004ee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004ee6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004eea:	e7f8      	b.n	8004ede <memmove+0x12>
 8004eec:	4402      	add	r2, r0
 8004eee:	4601      	mov	r1, r0
 8004ef0:	428a      	cmp	r2, r1
 8004ef2:	d100      	bne.n	8004ef6 <memmove+0x2a>
 8004ef4:	bd10      	pop	{r4, pc}
 8004ef6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004efa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004efe:	e7f7      	b.n	8004ef0 <memmove+0x24>

08004f00 <_sbrk_r>:
 8004f00:	b538      	push	{r3, r4, r5, lr}
 8004f02:	4d06      	ldr	r5, [pc, #24]	; (8004f1c <_sbrk_r+0x1c>)
 8004f04:	2300      	movs	r3, #0
 8004f06:	4604      	mov	r4, r0
 8004f08:	4608      	mov	r0, r1
 8004f0a:	602b      	str	r3, [r5, #0]
 8004f0c:	f7fb fec6 	bl	8000c9c <_sbrk>
 8004f10:	1c43      	adds	r3, r0, #1
 8004f12:	d102      	bne.n	8004f1a <_sbrk_r+0x1a>
 8004f14:	682b      	ldr	r3, [r5, #0]
 8004f16:	b103      	cbz	r3, 8004f1a <_sbrk_r+0x1a>
 8004f18:	6023      	str	r3, [r4, #0]
 8004f1a:	bd38      	pop	{r3, r4, r5, pc}
 8004f1c:	200003e0 	.word	0x200003e0

08004f20 <memcpy>:
 8004f20:	440a      	add	r2, r1
 8004f22:	4291      	cmp	r1, r2
 8004f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f28:	d100      	bne.n	8004f2c <memcpy+0xc>
 8004f2a:	4770      	bx	lr
 8004f2c:	b510      	push	{r4, lr}
 8004f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f36:	4291      	cmp	r1, r2
 8004f38:	d1f9      	bne.n	8004f2e <memcpy+0xe>
 8004f3a:	bd10      	pop	{r4, pc}

08004f3c <_realloc_r>:
 8004f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f40:	4680      	mov	r8, r0
 8004f42:	4614      	mov	r4, r2
 8004f44:	460e      	mov	r6, r1
 8004f46:	b921      	cbnz	r1, 8004f52 <_realloc_r+0x16>
 8004f48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f4c:	4611      	mov	r1, r2
 8004f4e:	f7ff bc49 	b.w	80047e4 <_malloc_r>
 8004f52:	b92a      	cbnz	r2, 8004f60 <_realloc_r+0x24>
 8004f54:	f7ff fbda 	bl	800470c <_free_r>
 8004f58:	4625      	mov	r5, r4
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f60:	f000 f81b 	bl	8004f9a <_malloc_usable_size_r>
 8004f64:	4284      	cmp	r4, r0
 8004f66:	4607      	mov	r7, r0
 8004f68:	d802      	bhi.n	8004f70 <_realloc_r+0x34>
 8004f6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004f6e:	d812      	bhi.n	8004f96 <_realloc_r+0x5a>
 8004f70:	4621      	mov	r1, r4
 8004f72:	4640      	mov	r0, r8
 8004f74:	f7ff fc36 	bl	80047e4 <_malloc_r>
 8004f78:	4605      	mov	r5, r0
 8004f7a:	2800      	cmp	r0, #0
 8004f7c:	d0ed      	beq.n	8004f5a <_realloc_r+0x1e>
 8004f7e:	42bc      	cmp	r4, r7
 8004f80:	4622      	mov	r2, r4
 8004f82:	4631      	mov	r1, r6
 8004f84:	bf28      	it	cs
 8004f86:	463a      	movcs	r2, r7
 8004f88:	f7ff ffca 	bl	8004f20 <memcpy>
 8004f8c:	4631      	mov	r1, r6
 8004f8e:	4640      	mov	r0, r8
 8004f90:	f7ff fbbc 	bl	800470c <_free_r>
 8004f94:	e7e1      	b.n	8004f5a <_realloc_r+0x1e>
 8004f96:	4635      	mov	r5, r6
 8004f98:	e7df      	b.n	8004f5a <_realloc_r+0x1e>

08004f9a <_malloc_usable_size_r>:
 8004f9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f9e:	1f18      	subs	r0, r3, #4
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	bfbc      	itt	lt
 8004fa4:	580b      	ldrlt	r3, [r1, r0]
 8004fa6:	18c0      	addlt	r0, r0, r3
 8004fa8:	4770      	bx	lr
	...

08004fac <_init>:
 8004fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fae:	bf00      	nop
 8004fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fb2:	bc08      	pop	{r3}
 8004fb4:	469e      	mov	lr, r3
 8004fb6:	4770      	bx	lr

08004fb8 <_fini>:
 8004fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fba:	bf00      	nop
 8004fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fbe:	bc08      	pop	{r3}
 8004fc0:	469e      	mov	lr, r3
 8004fc2:	4770      	bx	lr
