INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab6/lab6.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module BaudRateGen
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/lab6/lab6.srcs/sim_1/new/TestUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestUART
