
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b50  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  08009c60  08009c60  00019c60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a4c4  0800a4c4  0001a4c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800a4cc  0800a4cc  0001a4cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a4d4  0800a4d4  0001a4d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009c8  20000000  0800a4d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000504  200009c8  0800aea0  000209c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000ecc  0800aea0  00020ecc  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c865  00000000  00000000  000209f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002762  00000000  00000000  0002d256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b00  00000000  00000000  0002f9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000a38  00000000  00000000  000304b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00016737  00000000  00000000  00030ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000c2da  00000000  00000000  00047627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0007fe75  00000000  00000000  00053901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000d3776  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000421c  00000000  00000000  000d37cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c8 	.word	0x200009c8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c48 	.word	0x08009c48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009cc 	.word	0x200009cc
 800014c:	08009c48 	.word	0x08009c48

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b96e 	b.w	8000d7c <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f040 8083 	bne.w	8000bd0 <__udivmoddi4+0x118>
 8000aca:	428a      	cmp	r2, r1
 8000acc:	4617      	mov	r7, r2
 8000ace:	d947      	bls.n	8000b60 <__udivmoddi4+0xa8>
 8000ad0:	fab2 f382 	clz	r3, r2
 8000ad4:	b14b      	cbz	r3, 8000aea <__udivmoddi4+0x32>
 8000ad6:	f1c3 0120 	rsb	r1, r3, #32
 8000ada:	fa05 fe03 	lsl.w	lr, r5, r3
 8000ade:	fa20 f101 	lsr.w	r1, r0, r1
 8000ae2:	409f      	lsls	r7, r3
 8000ae4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000aee:	fbbe fcf8 	udiv	ip, lr, r8
 8000af2:	fa1f f987 	uxth.w	r9, r7
 8000af6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000afa:	fb0c f009 	mul.w	r0, ip, r9
 8000afe:	0c21      	lsrs	r1, r4, #16
 8000b00:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	18ba      	adds	r2, r7, r2
 8000b0a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b0e:	f080 8118 	bcs.w	8000d42 <__udivmoddi4+0x28a>
 8000b12:	4290      	cmp	r0, r2
 8000b14:	f240 8115 	bls.w	8000d42 <__udivmoddi4+0x28a>
 8000b18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b1c:	443a      	add	r2, r7
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b24:	fb08 2210 	mls	r2, r8, r0, r2
 8000b28:	fb00 f109 	mul.w	r1, r0, r9
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b32:	42a1      	cmp	r1, r4
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0x92>
 8000b36:	193c      	adds	r4, r7, r4
 8000b38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3c:	f080 8103 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b40:	42a1      	cmp	r1, r4
 8000b42:	f240 8100 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b46:	3802      	subs	r0, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	1a64      	subs	r4, r4, r1
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b52:	b11e      	cbz	r6, 8000b5c <__udivmoddi4+0xa4>
 8000b54:	2200      	movs	r2, #0
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	e9c6 4200 	strd	r4, r2, [r6]
 8000b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b60:	b902      	cbnz	r2, 8000b64 <__udivmoddi4+0xac>
 8000b62:	deff      	udf	#255	; 0xff
 8000b64:	fab2 f382 	clz	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14f      	bne.n	8000c0c <__udivmoddi4+0x154>
 8000b6c:	1a8d      	subs	r5, r1, r2
 8000b6e:	2101      	movs	r1, #1
 8000b70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b74:	fa1f f882 	uxth.w	r8, r2
 8000b78:	fbb5 fcfe 	udiv	ip, r5, lr
 8000b7c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000b80:	fb08 f00c 	mul.w	r0, r8, ip
 8000b84:	0c22      	lsrs	r2, r4, #16
 8000b86:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000b8a:	42a8      	cmp	r0, r5
 8000b8c:	d907      	bls.n	8000b9e <__udivmoddi4+0xe6>
 8000b8e:	197d      	adds	r5, r7, r5
 8000b90:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000b94:	d202      	bcs.n	8000b9c <__udivmoddi4+0xe4>
 8000b96:	42a8      	cmp	r0, r5
 8000b98:	f200 80e9 	bhi.w	8000d6e <__udivmoddi4+0x2b6>
 8000b9c:	4694      	mov	ip, r2
 8000b9e:	1a2d      	subs	r5, r5, r0
 8000ba0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ba4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ba8:	fb08 f800 	mul.w	r8, r8, r0
 8000bac:	b2a4      	uxth	r4, r4
 8000bae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bb2:	45a0      	cmp	r8, r4
 8000bb4:	d907      	bls.n	8000bc6 <__udivmoddi4+0x10e>
 8000bb6:	193c      	adds	r4, r7, r4
 8000bb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bbc:	d202      	bcs.n	8000bc4 <__udivmoddi4+0x10c>
 8000bbe:	45a0      	cmp	r8, r4
 8000bc0:	f200 80d9 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	eba4 0408 	sub.w	r4, r4, r8
 8000bca:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bce:	e7c0      	b.n	8000b52 <__udivmoddi4+0x9a>
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x12e>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	f000 80b1 	beq.w	8000d3c <__udivmoddi4+0x284>
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e9c6 0500 	strd	r0, r5, [r6]
 8000be0:	4608      	mov	r0, r1
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0x1ce>
 8000bee:	42ab      	cmp	r3, r5
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0x140>
 8000bf2:	4282      	cmp	r2, r0
 8000bf4:	f200 80b9 	bhi.w	8000d6a <__udivmoddi4+0x2b2>
 8000bf8:	1a84      	subs	r4, r0, r2
 8000bfa:	eb65 0303 	sbc.w	r3, r5, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	469e      	mov	lr, r3
 8000c02:	2e00      	cmp	r6, #0
 8000c04:	d0aa      	beq.n	8000b5c <__udivmoddi4+0xa4>
 8000c06:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c0a:	e7a7      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	f1c3 0220 	rsb	r2, r3, #32
 8000c12:	40d1      	lsrs	r1, r2
 8000c14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fa1f f887 	uxth.w	r8, r7
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	fa24 f202 	lsr.w	r2, r4, r2
 8000c28:	409d      	lsls	r5, r3
 8000c2a:	fb00 fc08 	mul.w	ip, r0, r8
 8000c2e:	432a      	orrs	r2, r5
 8000c30:	0c15      	lsrs	r5, r2, #16
 8000c32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c36:	45ac      	cmp	ip, r5
 8000c38:	fa04 f403 	lsl.w	r4, r4, r3
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0x19a>
 8000c3e:	197d      	adds	r5, r7, r5
 8000c40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c44:	f080 808f 	bcs.w	8000d66 <__udivmoddi4+0x2ae>
 8000c48:	45ac      	cmp	ip, r5
 8000c4a:	f240 808c 	bls.w	8000d66 <__udivmoddi4+0x2ae>
 8000c4e:	3802      	subs	r0, #2
 8000c50:	443d      	add	r5, r7
 8000c52:	eba5 050c 	sub.w	r5, r5, ip
 8000c56:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c5a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c5e:	fb01 f908 	mul.w	r9, r1, r8
 8000c62:	b295      	uxth	r5, r2
 8000c64:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c68:	45a9      	cmp	r9, r5
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x1c4>
 8000c6c:	197d      	adds	r5, r7, r5
 8000c6e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c72:	d274      	bcs.n	8000d5e <__udivmoddi4+0x2a6>
 8000c74:	45a9      	cmp	r9, r5
 8000c76:	d972      	bls.n	8000d5e <__udivmoddi4+0x2a6>
 8000c78:	3902      	subs	r1, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	eba5 0509 	sub.w	r5, r5, r9
 8000c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c84:	e778      	b.n	8000b78 <__udivmoddi4+0xc0>
 8000c86:	f1c1 0720 	rsb	r7, r1, #32
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c90:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c94:	fa25 f407 	lsr.w	r4, r5, r7
 8000c98:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca0:	fa1f f88c 	uxth.w	r8, ip
 8000ca4:	fb0e 4419 	mls	r4, lr, r9, r4
 8000ca8:	fa20 f307 	lsr.w	r3, r0, r7
 8000cac:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb0:	408d      	lsls	r5, r1
 8000cb2:	431d      	orrs	r5, r3
 8000cb4:	0c2b      	lsrs	r3, r5, #16
 8000cb6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cba:	45a2      	cmp	sl, r4
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 f301 	lsl.w	r3, r0, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x222>
 8000cc6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cca:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cce:	d248      	bcs.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd0:	45a2      	cmp	sl, r4
 8000cd2:	d946      	bls.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd8:	4464      	add	r4, ip
 8000cda:	eba4 040a 	sub.w	r4, r4, sl
 8000cde:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000ce6:	fb00 fa08 	mul.w	sl, r0, r8
 8000cea:	b2ad      	uxth	r5, r5
 8000cec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x24e>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cfc:	d22d      	bcs.n	8000d5a <__udivmoddi4+0x2a2>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d92b      	bls.n	8000d5a <__udivmoddi4+0x2a2>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c6      	mov	lr, r8
 8000d16:	464d      	mov	r5, r9
 8000d18:	d319      	bcc.n	8000d4e <__udivmoddi4+0x296>
 8000d1a:	d016      	beq.n	8000d4a <__udivmoddi4+0x292>
 8000d1c:	b15e      	cbz	r6, 8000d36 <__udivmoddi4+0x27e>
 8000d1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d22:	eb64 0405 	sbc.w	r4, r4, r5
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	40cc      	lsrs	r4, r1
 8000d32:	e9c6 7400 	strd	r7, r4, [r6]
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	4630      	mov	r0, r6
 8000d40:	e70c      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000d42:	468c      	mov	ip, r1
 8000d44:	e6eb      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d46:	4610      	mov	r0, r2
 8000d48:	e6ff      	b.n	8000b4a <__udivmoddi4+0x92>
 8000d4a:	4543      	cmp	r3, r8
 8000d4c:	d2e6      	bcs.n	8000d1c <__udivmoddi4+0x264>
 8000d4e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d52:	eb69 050c 	sbc.w	r5, r9, ip
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7e0      	b.n	8000d1c <__udivmoddi4+0x264>
 8000d5a:	4628      	mov	r0, r5
 8000d5c:	e7d3      	b.n	8000d06 <__udivmoddi4+0x24e>
 8000d5e:	4611      	mov	r1, r2
 8000d60:	e78c      	b.n	8000c7c <__udivmoddi4+0x1c4>
 8000d62:	4681      	mov	r9, r0
 8000d64:	e7b9      	b.n	8000cda <__udivmoddi4+0x222>
 8000d66:	4608      	mov	r0, r1
 8000d68:	e773      	b.n	8000c52 <__udivmoddi4+0x19a>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e749      	b.n	8000c02 <__udivmoddi4+0x14a>
 8000d6e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d72:	443d      	add	r5, r7
 8000d74:	e713      	b.n	8000b9e <__udivmoddi4+0xe6>
 8000d76:	3802      	subs	r0, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	e724      	b.n	8000bc6 <__udivmoddi4+0x10e>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
	if(t)
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <process_ms+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d004      	beq.n	8000d96 <process_ms+0x16>
		t--;
 8000d8c:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <process_ms+0x20>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	4a03      	ldr	r2, [pc, #12]	; (8000da0 <process_ms+0x20>)
 8000d94:	6013      	str	r3, [r2, #0]
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	200009e4 	.word	0x200009e4

08000da4 <main>:


int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la première étape de la fonction main().
	HAL_Init();
 8000daa:	f001 fa45 	bl	8002238 <HAL_Init>

	//Initialisation de l'UART2 à la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reliées jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirigées vers la sonde de débogage, la liaison UART étant ensuite encapsulée sur l'USB vers le PC de développement.
	UART_init(UART2_ID,115200);
 8000dae:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 fc8e 	bl	80016d4 <UART_init>

	//"Indique que les printf sortent vers le périphérique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2101      	movs	r1, #1
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f000 f9f3 	bl	80011a8 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dce:	480e      	ldr	r0, [pc, #56]	; (8000e08 <main+0x64>)
 8000dd0:	f000 f8f2 	bl	8000fb8 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de0:	480a      	ldr	r0, [pc, #40]	; (8000e0c <main+0x68>)
 8000de2:	f000 f8e9 	bl	8000fb8 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms à la liste des fonctions appelées automatiquement chaque ms par la routine d'interruption du périphérique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000de6:	480a      	ldr	r0, [pc, #40]	; (8000e10 <main+0x6c>)
 8000de8:	f001 f9fc 	bl	80021e4 <Systick_add_callback_function>

	while(1)	//boucle de tâche de fond
	{
		if(!t)
 8000dec:	4b09      	ldr	r3, [pc, #36]	; (8000e14 <main+0x70>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1fb      	bne.n	8000dec <main+0x48>
		{
			t = 200;
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <main+0x70>)
 8000df6:	22c8      	movs	r2, #200	; 0xc8
 8000df8:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_GREEN_GPIO, LED_GREEN_PIN);
 8000dfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dfe:	4802      	ldr	r0, [pc, #8]	; (8000e08 <main+0x64>)
 8000e00:	f001 fd90 	bl	8002924 <HAL_GPIO_TogglePin>
		if(!t)
 8000e04:	e7f2      	b.n	8000dec <main+0x48>
 8000e06:	bf00      	nop
 8000e08:	40011000 	.word	0x40011000
 8000e0c:	40010800 	.word	0x40010800
 8000e10:	08000d81 	.word	0x08000d81
 8000e14:	200009e4 	.word	0x200009e4

08000e18 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	2201      	movs	r2, #1
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000e2c:	4b10      	ldr	r3, [pc, #64]	; (8000e70 <EXTI_call+0x58>)
 8000e2e:	695a      	ldr	r2, [r3, #20]
 8000e30:	89fb      	ldrh	r3, [r7, #14]
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d016      	beq.n	8000e66 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000e38:	4a0d      	ldr	r2, [pc, #52]	; (8000e70 <EXTI_call+0x58>)
 8000e3a:	89fb      	ldrh	r3, [r7, #14]
 8000e3c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000e3e:	4b0d      	ldr	r3, [pc, #52]	; (8000e74 <EXTI_call+0x5c>)
 8000e40:	881a      	ldrh	r2, [r3, #0]
 8000e42:	89fb      	ldrh	r3, [r7, #14]
 8000e44:	4013      	ands	r3, r2
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d00c      	beq.n	8000e66 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <EXTI_call+0x60>)
 8000e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d006      	beq.n	8000e66 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	4a07      	ldr	r2, [pc, #28]	; (8000e78 <EXTI_call+0x60>)
 8000e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e60:	89fa      	ldrh	r2, [r7, #14]
 8000e62:	4610      	mov	r0, r2
 8000e64:	4798      	blx	r3
		}
	}
}
 8000e66:	bf00      	nop
 8000e68:	3710      	adds	r7, #16
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40010400 	.word	0x40010400
 8000e74:	20000a28 	.word	0x20000a28
 8000e78:	200009e8 	.word	0x200009e8

08000e7c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8000e80:	2000      	movs	r0, #0
 8000e82:	f7ff ffc9 	bl	8000e18 <EXTI_call>
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8000e8e:	2001      	movs	r0, #1
 8000e90:	f7ff ffc2 	bl	8000e18 <EXTI_call>
}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	f7ff ffbb 	bl	8000e18 <EXTI_call>
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8000eaa:	2003      	movs	r0, #3
 8000eac:	f7ff ffb4 	bl	8000e18 <EXTI_call>
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8000eb8:	2004      	movs	r0, #4
 8000eba:	f7ff ffad 	bl	8000e18 <EXTI_call>
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8000ec6:	2005      	movs	r0, #5
 8000ec8:	f7ff ffa6 	bl	8000e18 <EXTI_call>
	EXTI_call(6);
 8000ecc:	2006      	movs	r0, #6
 8000ece:	f7ff ffa3 	bl	8000e18 <EXTI_call>
	EXTI_call(7);
 8000ed2:	2007      	movs	r0, #7
 8000ed4:	f7ff ffa0 	bl	8000e18 <EXTI_call>
	EXTI_call(8);
 8000ed8:	2008      	movs	r0, #8
 8000eda:	f7ff ff9d 	bl	8000e18 <EXTI_call>
	EXTI_call(9);
 8000ede:	2009      	movs	r0, #9
 8000ee0:	f7ff ff9a 	bl	8000e18 <EXTI_call>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8000eec:	200a      	movs	r0, #10
 8000eee:	f7ff ff93 	bl	8000e18 <EXTI_call>
	EXTI_call(11);
 8000ef2:	200b      	movs	r0, #11
 8000ef4:	f7ff ff90 	bl	8000e18 <EXTI_call>
	EXTI_call(12);
 8000ef8:	200c      	movs	r0, #12
 8000efa:	f7ff ff8d 	bl	8000e18 <EXTI_call>
	EXTI_call(13);
 8000efe:	200d      	movs	r0, #13
 8000f00:	f7ff ff8a 	bl	8000e18 <EXTI_call>
	EXTI_call(14);
 8000f04:	200e      	movs	r0, #14
 8000f06:	f7ff ff87 	bl	8000e18 <EXTI_call>
	EXTI_call(15);
 8000f0a:	200f      	movs	r0, #15
 8000f0c:	f7ff ff84 	bl	8000e18 <EXTI_call>
}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b087      	sub	sp, #28
 8000f18:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8000f1a:	4b26      	ldr	r3, [pc, #152]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	4a25      	ldr	r2, [pc, #148]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	6193      	str	r3, [r2, #24]
 8000f26:	4b23      	ldr	r3, [pc, #140]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	4b20      	ldr	r3, [pc, #128]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f34:	699b      	ldr	r3, [r3, #24]
 8000f36:	4a1f      	ldr	r2, [pc, #124]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f38:	f043 0308 	orr.w	r3, r3, #8
 8000f3c:	6193      	str	r3, [r2, #24]
 8000f3e:	4b1d      	ldr	r3, [pc, #116]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	f003 0308 	and.w	r3, r3, #8
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	4a19      	ldr	r2, [pc, #100]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	6193      	str	r3, [r2, #24]
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	f003 0310 	and.w	r3, r3, #16
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	4a13      	ldr	r2, [pc, #76]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f68:	f043 0320 	orr.w	r3, r3, #32
 8000f6c:	6193      	str	r3, [r2, #24]
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f70:	699b      	ldr	r3, [r3, #24]
 8000f72:	f003 0320 	and.w	r3, r3, #32
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	4a0d      	ldr	r2, [pc, #52]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f84:	6193      	str	r3, [r2, #24]
 8000f86:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	4a07      	ldr	r2, [pc, #28]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6193      	str	r3, [r2, #24]
 8000f9e:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <BSP_GPIO_Enable+0xa0>)
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	603b      	str	r3, [r7, #0]
 8000fa8:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarquée si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, réactivez ceci... mais éviter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui nécessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
#endif
}
 8000faa:	bf00      	nop
 8000fac:	371c      	adds	r7, #28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8000fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fd4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8000fd6:	f107 0310 	add.w	r3, r7, #16
 8000fda:	4619      	mov	r1, r3
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f001 fb1d 	bl	800261c <HAL_GPIO_Init>
}
 8000fe2:	bf00      	nop
 8000fe4:	3720      	adds	r7, #32
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
	...

08000fec <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff0:	f3bf 8f4f 	dsb	sy
}
 8000ff4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <__NVIC_SystemReset+0x24>)
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000ffe:	4904      	ldr	r1, [pc, #16]	; (8001010 <__NVIC_SystemReset+0x24>)
 8001000:	4b04      	ldr	r3, [pc, #16]	; (8001014 <__NVIC_SystemReset+0x28>)
 8001002:	4313      	orrs	r3, r2
 8001004:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001006:	f3bf 8f4f 	dsb	sy
}
 800100a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <__NVIC_SystemReset+0x20>
 8001010:	e000ed00 	.word	0xe000ed00
 8001014:	05fa0004 	.word	0x05fa0004

08001018 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 800101c:	f7ff ff7a 	bl	8000f14 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001020:	f000 f809 	bl	8001036 <SYS_ClockConfig>
}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}

08001028 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800102c:	2003      	movs	r0, #3
 800102e:	f001 fa31 	bl	8002494 <HAL_NVIC_SetPriorityGrouping>
}
 8001032:	bf00      	nop
 8001034:	bd80      	pop	{r7, pc}

08001036 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b090      	sub	sp, #64	; 0x40
 800103a:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 800103c:	f107 0318 	add.w	r3, r7, #24
 8001040:	2228      	movs	r2, #40	; 0x28
 8001042:	2100      	movs	r1, #0
 8001044:	4618      	mov	r0, r3
 8001046:	f002 ff67 	bl	8003f18 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800104a:	2302      	movs	r3, #2
 800104c:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800104e:	2300      	movs	r3, #0
 8001050:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001052:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001056:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001058:	2302      	movs	r3, #2
 800105a:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800105c:	2310      	movs	r3, #16
 800105e:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001060:	2301      	movs	r3, #1
 8001062:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001064:	2300      	movs	r3, #0
 8001066:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001068:	2300      	movs	r3, #0
 800106a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 800106c:	f107 0318 	add.w	r3, r7, #24
 8001070:	4618      	mov	r0, r3
 8001072:	f001 fc6f 	bl	8002954 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800107a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800107e:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001084:	2302      	movs	r3, #2
 8001086:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001088:	230f      	movs	r3, #15
 800108a:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	2102      	movs	r1, #2
 8001090:	4618      	mov	r0, r3
 8001092:	f001 fedf 	bl	8002e54 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001096:	f000 ffe7 	bl	8002068 <SystemCoreClockUpdate>
}
 800109a:	bf00      	nop
 800109c:	3740      	adds	r7, #64	; 0x40
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80010ac:	2204      	movs	r2, #4
 80010ae:	4902      	ldr	r1, [pc, #8]	; (80010b8 <_exit+0x14>)
 80010b0:	2001      	movs	r0, #1
 80010b2:	f000 f8db 	bl	800126c <_write>
	while (1) {
 80010b6:	e7fe      	b.n	80010b6 <_exit+0x12>
 80010b8:	08009c60 	.word	0x08009c60

080010bc <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010cc:	605a      	str	r2, [r3, #4]
	return 0;
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr

080010da <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0
	return 1;
 80010de:	2301      	movs	r3, #1
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80010f2:	f002 fc9d 	bl	8003a30 <__errno>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2216      	movs	r2, #22
 80010fa:	601a      	str	r2, [r3, #0]
	return (-1);
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001110:	4b11      	ldr	r3, [pc, #68]	; (8001158 <_sbrk+0x50>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d102      	bne.n	800111e <_sbrk+0x16>
		heap_end = &end;
 8001118:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <_sbrk+0x50>)
 800111a:	4a10      	ldr	r2, [pc, #64]	; (800115c <_sbrk+0x54>)
 800111c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <_sbrk+0x50>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001124:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <_sbrk+0x50>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4413      	add	r3, r2
 800112c:	466a      	mov	r2, sp
 800112e:	4293      	cmp	r3, r2
 8001130:	d907      	bls.n	8001142 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001132:	f002 fc7d 	bl	8003a30 <__errno>
 8001136:	4603      	mov	r3, r0
 8001138:	220c      	movs	r2, #12
 800113a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
 8001140:	e006      	b.n	8001150 <_sbrk+0x48>
	}

	heap_end += incr;
 8001142:	4b05      	ldr	r3, [pc, #20]	; (8001158 <_sbrk+0x50>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4413      	add	r3, r2
 800114a:	4a03      	ldr	r2, [pc, #12]	; (8001158 <_sbrk+0x50>)
 800114c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800114e:	68fb      	ldr	r3, [r7, #12]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3710      	adds	r7, #16
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000a34 	.word	0x20000a34
 800115c:	20000ed0 	.word	0x20000ed0

08001160 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800116a:	f002 fc61 	bl	8003a30 <__errno>
 800116e:	4603      	mov	r3, r0
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001174:	6838      	ldr	r0, [r7, #0]
 8001176:	f7ff ffc7 	bl	8001108 <_sbrk>
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001182:	d10b      	bne.n	800119c <_sbrk_r+0x3c>
 8001184:	f002 fc54 	bl	8003a30 <__errno>
 8001188:	4603      	mov	r3, r0
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d005      	beq.n	800119c <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001190:	f002 fc4e 	bl	8003a30 <__errno>
 8001194:	4603      	mov	r3, r0
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	601a      	str	r2, [r3, #0]
  return ret;
 800119c:	68fb      	ldr	r3, [r7, #12]
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
 80011b2:	460b      	mov	r3, r1
 80011b4:	71bb      	strb	r3, [r7, #6]
 80011b6:	4613      	mov	r3, r2
 80011b8:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <SYS_set_std_usart+0x34>)
 80011bc:	4a08      	ldr	r2, [pc, #32]	; (80011e0 <SYS_set_std_usart+0x38>)
 80011be:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80011c0:	4a08      	ldr	r2, [pc, #32]	; (80011e4 <SYS_set_std_usart+0x3c>)
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80011c6:	4a08      	ldr	r2, [pc, #32]	; (80011e8 <SYS_set_std_usart+0x40>)
 80011c8:	79bb      	ldrb	r3, [r7, #6]
 80011ca:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80011cc:	4a07      	ldr	r2, [pc, #28]	; (80011ec <SYS_set_std_usart+0x44>)
 80011ce:	797b      	ldrb	r3, [r7, #5]
 80011d0:	7013      	strb	r3, [r2, #0]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	20000a30 	.word	0x20000a30
 80011e0:	e5e0e5e0 	.word	0xe5e0e5e0
 80011e4:	20000a2c 	.word	0x20000a2c
 80011e8:	20000a2a 	.word	0x20000a2a
 80011ec:	20000a2b 	.word	0x20000a2b

080011f0 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d122      	bne.n	800124c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
 800120a:	e01a      	b.n	8001242 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 800120c:	bf00      	nop
 800120e:	4b16      	ldr	r3, [pc, #88]	; (8001268 <_read+0x78>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fb2e 	bl	8001874 <UART_data_ready>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f7      	beq.n	800120e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800121e:	4b12      	ldr	r3, [pc, #72]	; (8001268 <_read+0x78>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fb44 	bl	80018b0 <UART_get_next_byte>
 8001228:	4603      	mov	r3, r0
 800122a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	1c5a      	adds	r2, r3, #1
 8001230:	60ba      	str	r2, [r7, #8]
 8001232:	7dfa      	ldrb	r2, [r7, #23]
 8001234:	701a      	strb	r2, [r3, #0]
				num++;
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	3301      	adds	r3, #1
 800123a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	3301      	adds	r3, #1
 8001240:	61fb      	str	r3, [r7, #28]
 8001242:	69fa      	ldr	r2, [r7, #28]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	429a      	cmp	r2, r3
 8001248:	dbe0      	blt.n	800120c <_read+0x1c>
			}
			break;
 800124a:	e007      	b.n	800125c <_read+0x6c>
		default:
			errno = EBADF;
 800124c:	f002 fbf0 	bl	8003a30 <__errno>
 8001250:	4603      	mov	r3, r0
 8001252:	2209      	movs	r2, #9
 8001254:	601a      	str	r2, [r3, #0]
			return -1;
 8001256:	f04f 33ff 	mov.w	r3, #4294967295
 800125a:	e000      	b.n	800125e <_read+0x6e>
	}
	return num;
 800125c:	69bb      	ldr	r3, [r7, #24]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3720      	adds	r7, #32
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000a2c 	.word	0x20000a2c

0800126c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d003      	beq.n	8001286 <_write+0x1a>
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2b02      	cmp	r3, #2
 8001282:	d014      	beq.n	80012ae <_write+0x42>
 8001284:	e027      	b.n	80012d6 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
 800128a:	e00b      	b.n	80012a4 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 800128c:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <_write+0x84>)
 800128e:	7818      	ldrb	r0, [r3, #0]
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	1c5a      	adds	r2, r3, #1
 8001294:	60ba      	str	r2, [r7, #8]
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	4619      	mov	r1, r3
 800129a:	f000 fb65 	bl	8001968 <UART_putc>
			for (n = 0; n < len; n++)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	3301      	adds	r3, #1
 80012a2:	617b      	str	r3, [r7, #20]
 80012a4:	697a      	ldr	r2, [r7, #20]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	dbef      	blt.n	800128c <_write+0x20>
#endif
			}
			break;
 80012ac:	e01b      	b.n	80012e6 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	e00b      	b.n	80012cc <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <_write+0x88>)
 80012b6:	7818      	ldrb	r0, [r3, #0]
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	1c5a      	adds	r2, r3, #1
 80012bc:	60ba      	str	r2, [r7, #8]
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	f000 fb51 	bl	8001968 <UART_putc>
			for (n = 0; n < len; n++)
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3301      	adds	r3, #1
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	697a      	ldr	r2, [r7, #20]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	dbef      	blt.n	80012b4 <_write+0x48>
#endif
			}
			break;
 80012d4:	e007      	b.n	80012e6 <_write+0x7a>
		default:
			errno = EBADF;
 80012d6:	f002 fbab 	bl	8003a30 <__errno>
 80012da:	4603      	mov	r3, r0
 80012dc:	2209      	movs	r2, #9
 80012de:	601a      	str	r2, [r3, #0]
			return -1;
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
 80012e4:	e000      	b.n	80012e8 <_write+0x7c>
	}
	return len;
 80012e6:	687b      	ldr	r3, [r7, #4]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3718      	adds	r7, #24
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000a2a 	.word	0x20000a2a
 80012f4:	20000a2b 	.word	0x20000a2b

080012f8 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80012f8:	b40f      	push	{r0, r1, r2, r3}
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b0c2      	sub	sp, #264	; 0x108
 80012fe:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001300:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001304:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 8001308:	4638      	mov	r0, r7
 800130a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800130e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001312:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001316:	f005 fb4d 	bl	80069b4 <vsnprintf>
 800131a:	4603      	mov	r3, r0
 800131c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001320:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001324:	2bff      	cmp	r3, #255	; 0xff
 8001326:	d902      	bls.n	800132e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001328:	23ff      	movs	r3, #255	; 0xff
 800132a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800132e:	463b      	mov	r3, r7
 8001330:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001334:	4619      	mov	r1, r3
 8001336:	2001      	movs	r0, #1
 8001338:	f000 fb58 	bl	80019ec <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 800133c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001340:	4618      	mov	r0, r3
 8001342:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001346:	46bd      	mov	sp, r7
 8001348:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800134c:	b004      	add	sp, #16
 800134e:	4770      	bx	lr

08001350 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800135a:	4b52      	ldr	r3, [pc, #328]	; (80014a4 <dump_trap_info+0x154>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a52      	ldr	r2, [pc, #328]	; (80014a8 <dump_trap_info+0x158>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d001      	beq.n	8001368 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001364:	f7ff fe42 	bl	8000fec <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001368:	f3ef 8305 	mrs	r3, IPSR
 800136c:	60fb      	str	r3, [r7, #12]
  return(result);
 800136e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001370:	b2db      	uxtb	r3, r3
 8001372:	4619      	mov	r1, r3
 8001374:	484d      	ldr	r0, [pc, #308]	; (80014ac <dump_trap_info+0x15c>)
 8001376:	f7ff ffbf 	bl	80012f8 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	f003 0308 	and.w	r3, r3, #8
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001384:	484a      	ldr	r0, [pc, #296]	; (80014b0 <dump_trap_info+0x160>)
 8001386:	f7ff ffb7 	bl	80012f8 <dump_printf>
 800138a:	e002      	b.n	8001392 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 800138c:	4849      	ldr	r0, [pc, #292]	; (80014b4 <dump_trap_info+0x164>)
 800138e:	f7ff ffb3 	bl	80012f8 <dump_printf>

	int offset, i;
	offset = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001396:	4848      	ldr	r0, [pc, #288]	; (80014b8 <dump_trap_info+0x168>)
 8001398:	f7ff ffae 	bl	80012f8 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	6819      	ldr	r1, [r3, #0]
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	3301      	adds	r3, #1
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	4413      	add	r3, r2
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	461a      	mov	r2, r3
 80013b4:	4841      	ldr	r0, [pc, #260]	; (80014bc <dump_trap_info+0x16c>)
 80013b6:	f7ff ff9f 	bl	80012f8 <dump_printf>
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	3302      	adds	r3, #2
 80013be:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	4413      	add	r3, r2
 80013c8:	6819      	ldr	r1, [r3, #0]
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	3301      	adds	r3, #1
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	4413      	add	r3, r2
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	461a      	mov	r2, r3
 80013d8:	4839      	ldr	r0, [pc, #228]	; (80014c0 <dump_trap_info+0x170>)
 80013da:	f7ff ff8d 	bl	80012f8 <dump_printf>
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	3302      	adds	r3, #2
 80013e2:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	617a      	str	r2, [r7, #20]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	4413      	add	r3, r2
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4619      	mov	r1, r3
 80013f4:	4833      	ldr	r0, [pc, #204]	; (80014c4 <dump_trap_info+0x174>)
 80013f6:	f7ff ff7f 	bl	80012f8 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	617a      	str	r2, [r7, #20]
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4619      	mov	r1, r3
 800140a:	482f      	ldr	r0, [pc, #188]	; (80014c8 <dump_trap_info+0x178>)
 800140c:	f7ff ff74 	bl	80012f8 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	617a      	str	r2, [r7, #20]
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	4413      	add	r3, r2
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4619      	mov	r1, r3
 8001420:	482a      	ldr	r0, [pc, #168]	; (80014cc <dump_trap_info+0x17c>)
 8001422:	f7ff ff69 	bl	80012f8 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	1c5a      	adds	r2, r3, #1
 800142a:	617a      	str	r2, [r7, #20]
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4619      	mov	r1, r3
 8001436:	4826      	ldr	r0, [pc, #152]	; (80014d0 <dump_trap_info+0x180>)
 8001438:	f7ff ff5e 	bl	80012f8 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 800143c:	4825      	ldr	r0, [pc, #148]	; (80014d4 <dump_trap_info+0x184>)
 800143e:	f7ff ff5b 	bl	80012f8 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	e019      	b.n	800147c <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	3301      	adds	r3, #1
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d105      	bne.n	8001460 <dump_trap_info+0x110>
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d002      	beq.n	8001460 <dump_trap_info+0x110>
			dump_printf("\n");
 800145a:	481f      	ldr	r0, [pc, #124]	; (80014d8 <dump_trap_info+0x188>)
 800145c:	f7ff ff4c 	bl	80012f8 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	617a      	str	r2, [r7, #20]
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	4413      	add	r3, r2
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	481a      	ldr	r0, [pc, #104]	; (80014dc <dump_trap_info+0x18c>)
 8001472:	f7ff ff41 	bl	80012f8 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	3301      	adds	r3, #1
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	2b1f      	cmp	r3, #31
 8001480:	dc06      	bgt.n	8001490 <dump_trap_info+0x140>
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	4413      	add	r3, r2
 800148a:	4a15      	ldr	r2, [pc, #84]	; (80014e0 <dump_trap_info+0x190>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d3db      	bcc.n	8001448 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001490:	4811      	ldr	r0, [pc, #68]	; (80014d8 <dump_trap_info+0x188>)
 8001492:	f7ff ff31 	bl	80012f8 <dump_printf>


	dump_printf("END of Fault Handler\n");
 8001496:	4813      	ldr	r0, [pc, #76]	; (80014e4 <dump_trap_info+0x194>)
 8001498:	f7ff ff2e 	bl	80012f8 <dump_printf>
}
 800149c:	bf00      	nop
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000a30 	.word	0x20000a30
 80014a8:	e5e0e5e0 	.word	0xe5e0e5e0
 80014ac:	08009ca4 	.word	0x08009ca4
 80014b0:	08009cc4 	.word	0x08009cc4
 80014b4:	08009cdc 	.word	0x08009cdc
 80014b8:	08009cf8 	.word	0x08009cf8
 80014bc:	08009d0c 	.word	0x08009d0c
 80014c0:	08009d2c 	.word	0x08009d2c
 80014c4:	08009d4c 	.word	0x08009d4c
 80014c8:	08009d5c 	.word	0x08009d5c
 80014cc:	08009d70 	.word	0x08009d70
 80014d0:	08009d84 	.word	0x08009d84
 80014d4:	08009d98 	.word	0x08009d98
 80014d8:	08009da8 	.word	0x08009da8
 80014dc:	08009dac 	.word	0x08009dac
 80014e0:	20005000 	.word	0x20005000
 80014e4:	08009db8 	.word	0x08009db8

080014e8 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 80014e8:	f01e 0f04 	tst.w	lr, #4
 80014ec:	bf0c      	ite	eq
 80014ee:	f3ef 8008 	mrseq	r0, MSP
 80014f2:	f3ef 8009 	mrsne	r0, PSP
 80014f6:	4671      	mov	r1, lr
 80014f8:	f7ff bf2a 	b.w	8001350 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80014fc:	bf00      	nop
	...

08001500 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <NMI_Handler+0x10>)
 8001506:	f7ff fef7 	bl	80012f8 <dump_printf>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	08009dd0 	.word	0x08009dd0

08001514 <SVC_Handler>:

void SVC_Handler(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001518:	4802      	ldr	r0, [pc, #8]	; (8001524 <SVC_Handler+0x10>)
 800151a:	f7ff feed 	bl	80012f8 <dump_printf>
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	08009de4 	.word	0x08009de4

08001528 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 800152c:	4802      	ldr	r0, [pc, #8]	; (8001538 <DebugMon_Handler+0x10>)
 800152e:	f7ff fee3 	bl	80012f8 <dump_printf>
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	08009e04 	.word	0x08009e04

0800153c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <PendSV_Handler+0x10>)
 8001542:	f7ff fed9 	bl	80012f8 <dump_printf>
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	08009e20 	.word	0x08009e20

08001550 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0

}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001584:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <TIM1_UP_IRQHandler+0x24>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	2b01      	cmp	r3, #1
 8001590:	d106      	bne.n	80015a0 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001592:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <TIM1_UP_IRQHandler+0x24>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f06f 0201 	mvn.w	r2, #1
 800159a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800159c:	f7ff ffd8 	bl	8001550 <TIMER1_user_handler_it>
	}
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000a38 	.word	0x20000a38

080015a8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80015ac:	4b07      	ldr	r3, [pc, #28]	; (80015cc <TIM2_IRQHandler+0x24>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d106      	bne.n	80015c8 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80015ba:	4b04      	ldr	r3, [pc, #16]	; (80015cc <TIM2_IRQHandler+0x24>)
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	f06f 0201 	mvn.w	r2, #1
 80015c2:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80015c4:	f7ff ffca 	bl	800155c <TIMER2_user_handler_it>
	}
}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000a38 	.word	0x20000a38

080015d0 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <TIM3_IRQHandler+0x28>)
 80015d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d107      	bne.n	80015f4 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <TIM3_IRQHandler+0x28>)
 80015e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80015ea:	f06f 0201 	mvn.w	r2, #1
 80015ee:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80015f0:	f7ff ffba 	bl	8001568 <TIMER3_user_handler_it>
	}
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000a38 	.word	0x20000a38

080015fc <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001600:	4b08      	ldr	r3, [pc, #32]	; (8001624 <TIM4_IRQHandler+0x28>)
 8001602:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b01      	cmp	r3, #1
 800160e:	d107      	bne.n	8001620 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001610:	4b04      	ldr	r3, [pc, #16]	; (8001624 <TIM4_IRQHandler+0x28>)
 8001612:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001616:	f06f 0201 	mvn.w	r2, #1
 800161a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800161c:	f7ff ffaa 	bl	8001574 <TIMER4_user_handler_it>
	}
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000a38 	.word	0x20000a38

08001628 <__NVIC_EnableIRQ>:
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001636:	2b00      	cmp	r3, #0
 8001638:	db0b      	blt.n	8001652 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	f003 021f 	and.w	r2, r3, #31
 8001640:	4906      	ldr	r1, [pc, #24]	; (800165c <__NVIC_EnableIRQ+0x34>)
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	095b      	lsrs	r3, r3, #5
 8001648:	2001      	movs	r0, #1
 800164a:	fa00 f202 	lsl.w	r2, r0, r2
 800164e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	e000e100 	.word	0xe000e100

08001660 <__NVIC_DisableIRQ>:
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166e:	2b00      	cmp	r3, #0
 8001670:	db12      	blt.n	8001698 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	f003 021f 	and.w	r2, r3, #31
 8001678:	490a      	ldr	r1, [pc, #40]	; (80016a4 <__NVIC_DisableIRQ+0x44>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	2001      	movs	r0, #1
 8001682:	fa00 f202 	lsl.w	r2, r0, r2
 8001686:	3320      	adds	r3, #32
 8001688:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800168c:	f3bf 8f4f 	dsb	sy
}
 8001690:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001692:	f3bf 8f6f 	isb	sy
}
 8001696:	bf00      	nop
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000e100 	.word	0xe000e100

080016a8 <__NVIC_SystemReset>:
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80016ac:	f3bf 8f4f 	dsb	sy
}
 80016b0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <__NVIC_SystemReset+0x24>)
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80016ba:	4904      	ldr	r1, [pc, #16]	; (80016cc <__NVIC_SystemReset+0x24>)
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <__NVIC_SystemReset+0x28>)
 80016be:	4313      	orrs	r3, r2
 80016c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80016c2:	f3bf 8f4f 	dsb	sy
}
 80016c6:	bf00      	nop
    __NOP();
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <__NVIC_SystemReset+0x20>
 80016cc:	e000ed00 	.word	0xe000ed00
 80016d0:	05fa0004 	.word	0x05fa0004

080016d4 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	6039      	str	r1, [r7, #0]
 80016de:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016e6:	d806      	bhi.n	80016f6 <UART_init+0x22>
 80016e8:	4a56      	ldr	r2, [pc, #344]	; (8001844 <UART_init+0x170>)
 80016ea:	218a      	movs	r1, #138	; 0x8a
 80016ec:	4856      	ldr	r0, [pc, #344]	; (8001848 <UART_init+0x174>)
 80016ee:	f002 fc27 	bl	8003f40 <printf>
 80016f2:	f7ff ffd9 	bl	80016a8 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d906      	bls.n	800170a <UART_init+0x36>
 80016fc:	4a53      	ldr	r2, [pc, #332]	; (800184c <UART_init+0x178>)
 80016fe:	218b      	movs	r1, #139	; 0x8b
 8001700:	4851      	ldr	r0, [pc, #324]	; (8001848 <UART_init+0x174>)
 8001702:	f002 fc1d 	bl	8003f40 <printf>
 8001706:	f7ff ffcf 	bl	80016a8 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	4a50      	ldr	r2, [pc, #320]	; (8001850 <UART_init+0x17c>)
 800170e:	2100      	movs	r1, #0
 8001710:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4a4f      	ldr	r2, [pc, #316]	; (8001854 <UART_init+0x180>)
 8001718:	2100      	movs	r1, #0
 800171a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	4a4e      	ldr	r2, [pc, #312]	; (8001858 <UART_init+0x184>)
 8001720:	2100      	movs	r1, #0
 8001722:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001726:	79fa      	ldrb	r2, [r7, #7]
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	494c      	ldr	r1, [pc, #304]	; (800185c <UART_init+0x188>)
 800172c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001730:	494b      	ldr	r1, [pc, #300]	; (8001860 <UART_init+0x18c>)
 8001732:	019b      	lsls	r3, r3, #6
 8001734:	440b      	add	r3, r1
 8001736:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	4a49      	ldr	r2, [pc, #292]	; (8001860 <UART_init+0x18c>)
 800173c:	019b      	lsls	r3, r3, #6
 800173e:	4413      	add	r3, r2
 8001740:	3304      	adds	r3, #4
 8001742:	683a      	ldr	r2, [r7, #0]
 8001744:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	4a45      	ldr	r2, [pc, #276]	; (8001860 <UART_init+0x18c>)
 800174a:	019b      	lsls	r3, r3, #6
 800174c:	4413      	add	r3, r2
 800174e:	3308      	adds	r3, #8
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	4a42      	ldr	r2, [pc, #264]	; (8001860 <UART_init+0x18c>)
 8001758:	019b      	lsls	r3, r3, #6
 800175a:	4413      	add	r3, r2
 800175c:	330c      	adds	r3, #12
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4a3e      	ldr	r2, [pc, #248]	; (8001860 <UART_init+0x18c>)
 8001766:	019b      	lsls	r3, r3, #6
 8001768:	4413      	add	r3, r2
 800176a:	3310      	adds	r3, #16
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	4a3b      	ldr	r2, [pc, #236]	; (8001860 <UART_init+0x18c>)
 8001774:	019b      	lsls	r3, r3, #6
 8001776:	4413      	add	r3, r2
 8001778:	3318      	adds	r3, #24
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	4a37      	ldr	r2, [pc, #220]	; (8001860 <UART_init+0x18c>)
 8001782:	019b      	lsls	r3, r3, #6
 8001784:	4413      	add	r3, r2
 8001786:	3314      	adds	r3, #20
 8001788:	220c      	movs	r2, #12
 800178a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	4a34      	ldr	r2, [pc, #208]	; (8001860 <UART_init+0x18c>)
 8001790:	019b      	lsls	r3, r3, #6
 8001792:	4413      	add	r3, r2
 8001794:	331c      	adds	r3, #28
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	019b      	lsls	r3, r3, #6
 800179e:	4a30      	ldr	r2, [pc, #192]	; (8001860 <UART_init+0x18c>)
 80017a0:	4413      	add	r3, r2
 80017a2:	4618      	mov	r0, r3
 80017a4:	f001 fcf0 	bl	8003188 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	4a2d      	ldr	r2, [pc, #180]	; (8001860 <UART_init+0x18c>)
 80017ac:	019b      	lsls	r3, r3, #6
 80017ae:	4413      	add	r3, r2
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	68da      	ldr	r2, [r3, #12]
 80017b4:	79fb      	ldrb	r3, [r7, #7]
 80017b6:	492a      	ldr	r1, [pc, #168]	; (8001860 <UART_init+0x18c>)
 80017b8:	019b      	lsls	r3, r3, #6
 80017ba:	440b      	add	r3, r1
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80017c2:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	4a27      	ldr	r2, [pc, #156]	; (8001864 <UART_init+0x190>)
 80017c8:	56d3      	ldrsb	r3, [r2, r3]
 80017ca:	2201      	movs	r2, #1
 80017cc:	2101      	movs	r1, #1
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 fe6b 	bl	80024aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	4a23      	ldr	r2, [pc, #140]	; (8001864 <UART_init+0x190>)
 80017d8:	56d3      	ldrsb	r3, [r2, r3]
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fe81 	bl	80024e2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	019b      	lsls	r3, r3, #6
 80017e4:	4a1e      	ldr	r2, [pc, #120]	; (8001860 <UART_init+0x18c>)
 80017e6:	1898      	adds	r0, r3, r2
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	4919      	ldr	r1, [pc, #100]	; (8001854 <UART_init+0x180>)
 80017ee:	5c8a      	ldrb	r2, [r1, r2]
 80017f0:	01db      	lsls	r3, r3, #7
 80017f2:	4413      	add	r3, r2
 80017f4:	4a1c      	ldr	r2, [pc, #112]	; (8001868 <UART_init+0x194>)
 80017f6:	4413      	add	r3, r2
 80017f8:	2201      	movs	r2, #1
 80017fa:	4619      	mov	r1, r3
 80017fc:	f001 fd55 	bl	80032aa <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <UART_init+0x198>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6898      	ldr	r0, [r3, #8]
 8001806:	2300      	movs	r3, #0
 8001808:	2202      	movs	r2, #2
 800180a:	2100      	movs	r1, #0
 800180c:	f002 fbaa 	bl	8003f64 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001810:	4b16      	ldr	r3, [pc, #88]	; (800186c <UART_init+0x198>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68d8      	ldr	r0, [r3, #12]
 8001816:	2300      	movs	r3, #0
 8001818:	2202      	movs	r2, #2
 800181a:	2100      	movs	r1, #0
 800181c:	f002 fba2 	bl	8003f64 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <UART_init+0x198>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6858      	ldr	r0, [r3, #4]
 8001826:	2300      	movs	r3, #0
 8001828:	2202      	movs	r2, #2
 800182a:	2100      	movs	r1, #0
 800182c:	f002 fb9a 	bl	8003f64 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	4a0f      	ldr	r2, [pc, #60]	; (8001870 <UART_init+0x19c>)
 8001834:	2101      	movs	r1, #1
 8001836:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	08009e48 	.word	0x08009e48
 8001848:	08009e58 	.word	0x08009e58
 800184c:	08009e94 	.word	0x08009e94
 8001850:	20000d7c 	.word	0x20000d7c
 8001854:	20000d78 	.word	0x20000d78
 8001858:	20000d88 	.word	0x20000d88
 800185c:	20000000 	.word	0x20000000
 8001860:	20000b38 	.word	0x20000b38
 8001864:	0800a0e8 	.word	0x0800a0e8
 8001868:	20000bf8 	.word	0x20000bf8
 800186c:	2000001c 	.word	0x2000001c
 8001870:	20000d94 	.word	0x20000d94

08001874 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b02      	cmp	r3, #2
 8001882:	d906      	bls.n	8001892 <UART_data_ready+0x1e>
 8001884:	4a07      	ldr	r2, [pc, #28]	; (80018a4 <UART_data_ready+0x30>)
 8001886:	21c8      	movs	r1, #200	; 0xc8
 8001888:	4807      	ldr	r0, [pc, #28]	; (80018a8 <UART_data_ready+0x34>)
 800188a:	f002 fb59 	bl	8003f40 <printf>
 800188e:	f7ff ff0b 	bl	80016a8 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4a05      	ldr	r2, [pc, #20]	; (80018ac <UART_data_ready+0x38>)
 8001896:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	08009e94 	.word	0x08009e94
 80018a8:	08009e58 	.word	0x08009e58
 80018ac:	20000d88 	.word	0x20000d88

080018b0 <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d906      	bls.n	80018ce <UART_get_next_byte+0x1e>
 80018c0:	4a22      	ldr	r2, [pc, #136]	; (800194c <UART_get_next_byte+0x9c>)
 80018c2:	21d4      	movs	r1, #212	; 0xd4
 80018c4:	4822      	ldr	r0, [pc, #136]	; (8001950 <UART_get_next_byte+0xa0>)
 80018c6:	f002 fb3b 	bl	8003f40 <printf>
 80018ca:	f7ff feed 	bl	80016a8 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	4a20      	ldr	r2, [pc, #128]	; (8001954 <UART_get_next_byte+0xa4>)
 80018d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d101      	bne.n	80018de <UART_get_next_byte+0x2e>
		return 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	e031      	b.n	8001942 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	491d      	ldr	r1, [pc, #116]	; (8001958 <UART_get_next_byte+0xa8>)
 80018e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80018e8:	491c      	ldr	r1, [pc, #112]	; (800195c <UART_get_next_byte+0xac>)
 80018ea:	01d2      	lsls	r2, r2, #7
 80018ec:	440a      	add	r2, r1
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	4a18      	ldr	r2, [pc, #96]	; (8001958 <UART_get_next_byte+0xa8>)
 80018f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001904:	4914      	ldr	r1, [pc, #80]	; (8001958 <UART_get_next_byte+0xa8>)
 8001906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <UART_get_next_byte+0xb0>)
 800190e:	56d3      	ldrsb	r3, [r2, r3]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fea5 	bl	8001660 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	4a12      	ldr	r2, [pc, #72]	; (8001964 <UART_get_next_byte+0xb4>)
 800191a:	5cd3      	ldrb	r3, [r2, r3]
 800191c:	4619      	mov	r1, r3
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	4a0d      	ldr	r2, [pc, #52]	; (8001958 <UART_get_next_byte+0xa8>)
 8001922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001926:	4299      	cmp	r1, r3
 8001928:	d104      	bne.n	8001934 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	4a09      	ldr	r2, [pc, #36]	; (8001954 <UART_get_next_byte+0xa4>)
 800192e:	2100      	movs	r1, #0
 8001930:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	4a0a      	ldr	r2, [pc, #40]	; (8001960 <UART_get_next_byte+0xb0>)
 8001938:	56d3      	ldrsb	r3, [r2, r3]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fe74 	bl	8001628 <__NVIC_EnableIRQ>
	return ret;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	08009e94 	.word	0x08009e94
 8001950:	08009e58 	.word	0x08009e58
 8001954:	20000d88 	.word	0x20000d88
 8001958:	20000d7c 	.word	0x20000d7c
 800195c:	20000bf8 	.word	0x20000bf8
 8001960:	0800a0e8 	.word	0x0800a0e8
 8001964:	20000d78 	.word	0x20000d78

08001968 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	460a      	mov	r2, r1
 8001972:	71fb      	strb	r3, [r7, #7]
 8001974:	4613      	mov	r3, r2
 8001976:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d907      	bls.n	800198e <UART_putc+0x26>
 800197e:	4a16      	ldr	r2, [pc, #88]	; (80019d8 <UART_putc+0x70>)
 8001980:	f240 113d 	movw	r1, #317	; 0x13d
 8001984:	4815      	ldr	r0, [pc, #84]	; (80019dc <UART_putc+0x74>)
 8001986:	f002 fadb 	bl	8003f40 <printf>
 800198a:	f7ff fe8d 	bl	80016a8 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4a13      	ldr	r2, [pc, #76]	; (80019e0 <UART_putc+0x78>)
 8001992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d019      	beq.n	80019ce <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	4a11      	ldr	r2, [pc, #68]	; (80019e4 <UART_putc+0x7c>)
 800199e:	56d3      	ldrsb	r3, [r2, r3]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fe5d 	bl	8001660 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	019b      	lsls	r3, r3, #6
 80019aa:	4a0f      	ldr	r2, [pc, #60]	; (80019e8 <UART_putc+0x80>)
 80019ac:	4413      	add	r3, r2
 80019ae:	1db9      	adds	r1, r7, #6
 80019b0:	2201      	movs	r2, #1
 80019b2:	4618      	mov	r0, r3
 80019b4:	f001 fc35 	bl	8003222 <HAL_UART_Transmit_IT>
 80019b8:	4603      	mov	r3, r0
 80019ba:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	4a09      	ldr	r2, [pc, #36]	; (80019e4 <UART_putc+0x7c>)
 80019c0:	56d3      	ldrsb	r3, [r2, r3]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff fe30 	bl	8001628 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d0e5      	beq.n	800199a <UART_putc+0x32>
	}
}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	08009e94 	.word	0x08009e94
 80019dc:	08009e58 	.word	0x08009e58
 80019e0:	20000d94 	.word	0x20000d94
 80019e4:	0800a0e8 	.word	0x0800a0e8
 80019e8:	20000b38 	.word	0x20000b38

080019ec <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	4a13      	ldr	r2, [pc, #76]	; (8001a4c <UART_impolite_force_puts_on_uart+0x60>)
 80019fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d01d      	beq.n	8001a42 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	4a11      	ldr	r2, [pc, #68]	; (8001a50 <UART_impolite_force_puts_on_uart+0x64>)
 8001a0a:	019b      	lsls	r3, r3, #6
 8001a0c:	4413      	add	r3, r2
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	e010      	b.n	8001a3a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001a18:	bf00      	nop
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f9      	beq.n	8001a1a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001a26:	68ba      	ldr	r2, [r7, #8]
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	3301      	adds	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d3ea      	bcc.n	8001a18 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001a42:	bf00      	nop
 8001a44:	371c      	adds	r7, #28
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr
 8001a4c:	20000d94 	.word	0x20000d94
 8001a50:	20000b38 	.word	0x20000b38

08001a54 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001a58:	4802      	ldr	r0, [pc, #8]	; (8001a64 <USART1_IRQHandler+0x10>)
 8001a5a:	f001 fc7b 	bl	8003354 <HAL_UART_IRQHandler>
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000b38 	.word	0x20000b38

08001a68 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001a6c:	4802      	ldr	r0, [pc, #8]	; (8001a78 <USART2_IRQHandler+0x10>)
 8001a6e:	f001 fc71 	bl	8003354 <HAL_UART_IRQHandler>
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000b78 	.word	0x20000b78

08001a7c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001a80:	4802      	ldr	r0, [pc, #8]	; (8001a8c <USART3_IRQHandler+0x10>)
 8001a82:	f001 fc67 	bl	8003354 <HAL_UART_IRQHandler>
}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000bb8 	.word	0x20000bb8

08001a90 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a1e      	ldr	r2, [pc, #120]	; (8001b18 <HAL_UART_RxCpltCallback+0x88>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d102      	bne.n	8001aa8 <HAL_UART_RxCpltCallback+0x18>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	73fb      	strb	r3, [r7, #15]
 8001aa6:	e00e      	b.n	8001ac6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a1b      	ldr	r2, [pc, #108]	; (8001b1c <HAL_UART_RxCpltCallback+0x8c>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d102      	bne.n	8001ab8 <HAL_UART_RxCpltCallback+0x28>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	73fb      	strb	r3, [r7, #15]
 8001ab6:	e006      	b.n	8001ac6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a18      	ldr	r2, [pc, #96]	; (8001b20 <HAL_UART_RxCpltCallback+0x90>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d126      	bne.n	8001b10 <HAL_UART_RxCpltCallback+0x80>
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
 8001ac8:	4a16      	ldr	r2, [pc, #88]	; (8001b24 <HAL_UART_RxCpltCallback+0x94>)
 8001aca:	2101      	movs	r1, #1
 8001acc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	4a15      	ldr	r2, [pc, #84]	; (8001b28 <HAL_UART_RxCpltCallback+0x98>)
 8001ad4:	5cd3      	ldrb	r3, [r2, r3]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	425a      	negs	r2, r3
 8001ada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ade:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ae2:	bf58      	it	pl
 8001ae4:	4253      	negpl	r3, r2
 8001ae6:	7bfa      	ldrb	r2, [r7, #15]
 8001ae8:	b2d9      	uxtb	r1, r3
 8001aea:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <HAL_UART_RxCpltCallback+0x98>)
 8001aec:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 8001aee:	7bfb      	ldrb	r3, [r7, #15]
 8001af0:	019b      	lsls	r3, r3, #6
 8001af2:	4a0e      	ldr	r2, [pc, #56]	; (8001b2c <HAL_UART_RxCpltCallback+0x9c>)
 8001af4:	1898      	adds	r0, r3, r2
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	7bfa      	ldrb	r2, [r7, #15]
 8001afa:	490b      	ldr	r1, [pc, #44]	; (8001b28 <HAL_UART_RxCpltCallback+0x98>)
 8001afc:	5c8a      	ldrb	r2, [r1, r2]
 8001afe:	01db      	lsls	r3, r3, #7
 8001b00:	4413      	add	r3, r2
 8001b02:	4a0b      	ldr	r2, [pc, #44]	; (8001b30 <HAL_UART_RxCpltCallback+0xa0>)
 8001b04:	4413      	add	r3, r2
 8001b06:	2201      	movs	r2, #1
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f001 fbce 	bl	80032aa <HAL_UART_Receive_IT>
 8001b0e:	e000      	b.n	8001b12 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8001b10:	bf00      	nop
}
 8001b12:	3710      	adds	r7, #16
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40013800 	.word	0x40013800
 8001b1c:	40004400 	.word	0x40004400
 8001b20:	40004800 	.word	0x40004800
 8001b24:	20000d88 	.word	0x20000d88
 8001b28:	20000d78 	.word	0x20000d78
 8001b2c:	20000b38 	.word	0x20000b38
 8001b30:	20000bf8 	.word	0x20000bf8

08001b34 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	; 0x30
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a53      	ldr	r2, [pc, #332]	; (8001c90 <HAL_UART_MspInit+0x15c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d142      	bne.n	8001bcc <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8001b46:	4b53      	ldr	r3, [pc, #332]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	4a52      	ldr	r2, [pc, #328]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6193      	str	r3, [r2, #24]
 8001b52:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001b54:	699b      	ldr	r3, [r3, #24]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	623b      	str	r3, [r7, #32]
 8001b5c:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001b5e:	4b4d      	ldr	r3, [pc, #308]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	4a4c      	ldr	r2, [pc, #304]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001b64:	f043 0308 	orr.w	r3, r3, #8
 8001b68:	6193      	str	r3, [r2, #24]
 8001b6a:	4b4a      	ldr	r3, [pc, #296]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f003 0308 	and.w	r3, r3, #8
 8001b72:	61fb      	str	r3, [r7, #28]
 8001b74:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8001b76:	2303      	movs	r3, #3
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	2140      	movs	r1, #64	; 0x40
 8001b80:	4845      	ldr	r0, [pc, #276]	; (8001c98 <HAL_UART_MspInit+0x164>)
 8001b82:	f7ff fa19 	bl	8000fb8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001b86:	2303      	movs	r3, #3
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2180      	movs	r1, #128	; 0x80
 8001b90:	4841      	ldr	r0, [pc, #260]	; (8001c98 <HAL_UART_MspInit+0x164>)
 8001b92:	f7ff fa11 	bl	8000fb8 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8001b96:	4b41      	ldr	r3, [pc, #260]	; (8001c9c <HAL_UART_MspInit+0x168>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	f043 0304 	orr.w	r3, r3, #4
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
 8001bac:	4a3b      	ldr	r2, [pc, #236]	; (8001c9c <HAL_UART_MspInit+0x168>)
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8001bb2:	4b38      	ldr	r3, [pc, #224]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001bb4:	699b      	ldr	r3, [r3, #24]
 8001bb6:	4a37      	ldr	r2, [pc, #220]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bbc:	6193      	str	r3, [r2, #24]
 8001bbe:	4b35      	ldr	r3, [pc, #212]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bc6:	61bb      	str	r3, [r7, #24]
 8001bc8:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8001bca:	e05c      	b.n	8001c86 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a33      	ldr	r2, [pc, #204]	; (8001ca0 <HAL_UART_MspInit+0x16c>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d128      	bne.n	8001c28 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8001bd6:	4b2f      	ldr	r3, [pc, #188]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	4a2e      	ldr	r2, [pc, #184]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001bdc:	f043 0304 	orr.w	r3, r3, #4
 8001be0:	6193      	str	r3, [r2, #24]
 8001be2:	4b2c      	ldr	r3, [pc, #176]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001bee:	2303      	movs	r3, #3
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	2104      	movs	r1, #4
 8001bf8:	482a      	ldr	r0, [pc, #168]	; (8001ca4 <HAL_UART_MspInit+0x170>)
 8001bfa:	f7ff f9dd 	bl	8000fb8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001bfe:	2303      	movs	r3, #3
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	2301      	movs	r3, #1
 8001c04:	2200      	movs	r2, #0
 8001c06:	2108      	movs	r1, #8
 8001c08:	4826      	ldr	r0, [pc, #152]	; (8001ca4 <HAL_UART_MspInit+0x170>)
 8001c0a:	f7ff f9d5 	bl	8000fb8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8001c0e:	4b21      	ldr	r3, [pc, #132]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	4a20      	ldr	r2, [pc, #128]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c18:	61d3      	str	r3, [r2, #28]
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c1c:	69db      	ldr	r3, [r3, #28]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]
}
 8001c26:	e02e      	b.n	8001c86 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a1e      	ldr	r2, [pc, #120]	; (8001ca8 <HAL_UART_MspInit+0x174>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d129      	bne.n	8001c86 <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001c32:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	4a17      	ldr	r2, [pc, #92]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c38:	f043 0308 	orr.w	r3, r3, #8
 8001c3c:	6193      	str	r3, [r2, #24]
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 0308 	and.w	r3, r3, #8
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	2301      	movs	r3, #1
 8001c50:	2202      	movs	r2, #2
 8001c52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c56:	4810      	ldr	r0, [pc, #64]	; (8001c98 <HAL_UART_MspInit+0x164>)
 8001c58:	f7ff f9ae 	bl	8000fb8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	2301      	movs	r3, #1
 8001c62:	2200      	movs	r2, #0
 8001c64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c68:	480b      	ldr	r0, [pc, #44]	; (8001c98 <HAL_UART_MspInit+0x164>)
 8001c6a:	f7ff f9a5 	bl	8000fb8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	4a08      	ldr	r2, [pc, #32]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c78:	61d3      	str	r3, [r2, #28]
 8001c7a:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <HAL_UART_MspInit+0x160>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
}
 8001c86:	bf00      	nop
 8001c88:	3728      	adds	r7, #40	; 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40013800 	.word	0x40013800
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40010c00 	.word	0x40010c00
 8001c9c:	40010000 	.word	0x40010000
 8001ca0:	40004400 	.word	0x40004400
 8001ca4:	40010800 	.word	0x40010800
 8001ca8:	40004800 	.word	0x40004800

08001cac <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cb8:	2b08      	cmp	r3, #8
 8001cba:	d106      	bne.n	8001cca <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2222      	movs	r2, #34	; 0x22
 8001cc6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr

08001cd4 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8001cd8:	4b03      	ldr	r3, [pc, #12]	; (8001ce8 <WWDG_IRQHandler+0x14>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4903      	ldr	r1, [pc, #12]	; (8001cec <WWDG_IRQHandler+0x18>)
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fb0a 	bl	80012f8 <dump_printf>
	while(1);
 8001ce4:	e7fe      	b.n	8001ce4 <WWDG_IRQHandler+0x10>
 8001ce6:	bf00      	nop
 8001ce8:	2000000c 	.word	0x2000000c
 8001cec:	08009f24 	.word	0x08009f24

08001cf0 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <PVD_IRQHandler+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4903      	ldr	r1, [pc, #12]	; (8001d08 <PVD_IRQHandler+0x18>)
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff fafc 	bl	80012f8 <dump_printf>
	while(1);
 8001d00:	e7fe      	b.n	8001d00 <PVD_IRQHandler+0x10>
 8001d02:	bf00      	nop
 8001d04:	2000000c 	.word	0x2000000c
 8001d08:	08009f2c 	.word	0x08009f2c

08001d0c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8001d10:	4b03      	ldr	r3, [pc, #12]	; (8001d20 <TAMPER_IRQHandler+0x14>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4903      	ldr	r1, [pc, #12]	; (8001d24 <TAMPER_IRQHandler+0x18>)
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff faee 	bl	80012f8 <dump_printf>
	while(1);
 8001d1c:	e7fe      	b.n	8001d1c <TAMPER_IRQHandler+0x10>
 8001d1e:	bf00      	nop
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	08009f30 	.word	0x08009f30

08001d28 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <RTC_IRQHandler+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4903      	ldr	r1, [pc, #12]	; (8001d40 <RTC_IRQHandler+0x18>)
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fae0 	bl	80012f8 <dump_printf>
	while(1);
 8001d38:	e7fe      	b.n	8001d38 <RTC_IRQHandler+0x10>
 8001d3a:	bf00      	nop
 8001d3c:	2000000c 	.word	0x2000000c
 8001d40:	08009f38 	.word	0x08009f38

08001d44 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8001d48:	4b03      	ldr	r3, [pc, #12]	; (8001d58 <FLASH_IRQHandler+0x14>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4903      	ldr	r1, [pc, #12]	; (8001d5c <FLASH_IRQHandler+0x18>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fad2 	bl	80012f8 <dump_printf>
	while(1);
 8001d54:	e7fe      	b.n	8001d54 <FLASH_IRQHandler+0x10>
 8001d56:	bf00      	nop
 8001d58:	2000000c 	.word	0x2000000c
 8001d5c:	08009f3c 	.word	0x08009f3c

08001d60 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8001d64:	4b03      	ldr	r3, [pc, #12]	; (8001d74 <RCC_IRQHandler+0x14>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4903      	ldr	r1, [pc, #12]	; (8001d78 <RCC_IRQHandler+0x18>)
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fac4 	bl	80012f8 <dump_printf>
	while(1);
 8001d70:	e7fe      	b.n	8001d70 <RCC_IRQHandler+0x10>
 8001d72:	bf00      	nop
 8001d74:	2000000c 	.word	0x2000000c
 8001d78:	08009f44 	.word	0x08009f44

08001d7c <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8001d80:	4b03      	ldr	r3, [pc, #12]	; (8001d90 <DMA1_Channel1_IRQHandler+0x14>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4903      	ldr	r1, [pc, #12]	; (8001d94 <DMA1_Channel1_IRQHandler+0x18>)
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fab6 	bl	80012f8 <dump_printf>
	while(1);
 8001d8c:	e7fe      	b.n	8001d8c <DMA1_Channel1_IRQHandler+0x10>
 8001d8e:	bf00      	nop
 8001d90:	2000000c 	.word	0x2000000c
 8001d94:	08009f70 	.word	0x08009f70

08001d98 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <DMA1_Channel2_IRQHandler+0x14>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4903      	ldr	r1, [pc, #12]	; (8001db0 <DMA1_Channel2_IRQHandler+0x18>)
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff faa8 	bl	80012f8 <dump_printf>
	while(1);
 8001da8:	e7fe      	b.n	8001da8 <DMA1_Channel2_IRQHandler+0x10>
 8001daa:	bf00      	nop
 8001dac:	2000000c 	.word	0x2000000c
 8001db0:	08009f80 	.word	0x08009f80

08001db4 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8001db8:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <DMA1_Channel3_IRQHandler+0x14>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4903      	ldr	r1, [pc, #12]	; (8001dcc <DMA1_Channel3_IRQHandler+0x18>)
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff fa9a 	bl	80012f8 <dump_printf>
	while(1);
 8001dc4:	e7fe      	b.n	8001dc4 <DMA1_Channel3_IRQHandler+0x10>
 8001dc6:	bf00      	nop
 8001dc8:	2000000c 	.word	0x2000000c
 8001dcc:	08009f90 	.word	0x08009f90

08001dd0 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8001dd4:	4b03      	ldr	r3, [pc, #12]	; (8001de4 <DMA1_Channel4_IRQHandler+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4903      	ldr	r1, [pc, #12]	; (8001de8 <DMA1_Channel4_IRQHandler+0x18>)
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fa8c 	bl	80012f8 <dump_printf>
	while(1);
 8001de0:	e7fe      	b.n	8001de0 <DMA1_Channel4_IRQHandler+0x10>
 8001de2:	bf00      	nop
 8001de4:	2000000c 	.word	0x2000000c
 8001de8:	08009fa0 	.word	0x08009fa0

08001dec <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <DMA1_Channel5_IRQHandler+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4903      	ldr	r1, [pc, #12]	; (8001e04 <DMA1_Channel5_IRQHandler+0x18>)
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7ff fa7e 	bl	80012f8 <dump_printf>
	while(1);
 8001dfc:	e7fe      	b.n	8001dfc <DMA1_Channel5_IRQHandler+0x10>
 8001dfe:	bf00      	nop
 8001e00:	2000000c 	.word	0x2000000c
 8001e04:	08009fb0 	.word	0x08009fb0

08001e08 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8001e0c:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <DMA1_Channel6_IRQHandler+0x14>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4903      	ldr	r1, [pc, #12]	; (8001e20 <DMA1_Channel6_IRQHandler+0x18>)
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fa70 	bl	80012f8 <dump_printf>
	while(1);
 8001e18:	e7fe      	b.n	8001e18 <DMA1_Channel6_IRQHandler+0x10>
 8001e1a:	bf00      	nop
 8001e1c:	2000000c 	.word	0x2000000c
 8001e20:	08009fc0 	.word	0x08009fc0

08001e24 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8001e28:	4b03      	ldr	r3, [pc, #12]	; (8001e38 <DMA1_Channel7_IRQHandler+0x14>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4903      	ldr	r1, [pc, #12]	; (8001e3c <DMA1_Channel7_IRQHandler+0x18>)
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fa62 	bl	80012f8 <dump_printf>
	while(1);
 8001e34:	e7fe      	b.n	8001e34 <DMA1_Channel7_IRQHandler+0x10>
 8001e36:	bf00      	nop
 8001e38:	2000000c 	.word	0x2000000c
 8001e3c:	08009fd0 	.word	0x08009fd0

08001e40 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8001e44:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <ADC1_2_IRQHandler+0x14>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4903      	ldr	r1, [pc, #12]	; (8001e58 <ADC1_2_IRQHandler+0x18>)
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fa54 	bl	80012f8 <dump_printf>
	while(1);
 8001e50:	e7fe      	b.n	8001e50 <ADC1_2_IRQHandler+0x10>
 8001e52:	bf00      	nop
 8001e54:	2000000c 	.word	0x2000000c
 8001e58:	08009fe0 	.word	0x08009fe0

08001e5c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4903      	ldr	r1, [pc, #12]	; (8001e74 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fa46 	bl	80012f8 <dump_printf>
	while(1);
 8001e6c:	e7fe      	b.n	8001e6c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8001e6e:	bf00      	nop
 8001e70:	2000000c 	.word	0x2000000c
 8001e74:	08009fe8 	.word	0x08009fe8

08001e78 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4903      	ldr	r1, [pc, #12]	; (8001e90 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff fa38 	bl	80012f8 <dump_printf>
	while(1);
 8001e88:	e7fe      	b.n	8001e88 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8001e8a:	bf00      	nop
 8001e8c:	2000000c 	.word	0x2000000c
 8001e90:	08009ff8 	.word	0x08009ff8

08001e94 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8001e98:	4b03      	ldr	r3, [pc, #12]	; (8001ea8 <CAN1_RX1_IRQHandler+0x14>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4903      	ldr	r1, [pc, #12]	; (8001eac <CAN1_RX1_IRQHandler+0x18>)
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fa2a 	bl	80012f8 <dump_printf>
	while(1);
 8001ea4:	e7fe      	b.n	8001ea4 <CAN1_RX1_IRQHandler+0x10>
 8001ea6:	bf00      	nop
 8001ea8:	2000000c 	.word	0x2000000c
 8001eac:	0800a008 	.word	0x0800a008

08001eb0 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <CAN1_SCE_IRQHandler+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4903      	ldr	r1, [pc, #12]	; (8001ec8 <CAN1_SCE_IRQHandler+0x18>)
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff fa1c 	bl	80012f8 <dump_printf>
	while(1);
 8001ec0:	e7fe      	b.n	8001ec0 <CAN1_SCE_IRQHandler+0x10>
 8001ec2:	bf00      	nop
 8001ec4:	2000000c 	.word	0x2000000c
 8001ec8:	0800a014 	.word	0x0800a014

08001ecc <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <TIM1_BRK_IRQHandler+0x14>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4903      	ldr	r1, [pc, #12]	; (8001ee4 <TIM1_BRK_IRQHandler+0x18>)
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff fa0e 	bl	80012f8 <dump_printf>
	while(1);
 8001edc:	e7fe      	b.n	8001edc <TIM1_BRK_IRQHandler+0x10>
 8001ede:	bf00      	nop
 8001ee0:	2000000c 	.word	0x2000000c
 8001ee4:	0800a028 	.word	0x0800a028

08001ee8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8001eec:	4b03      	ldr	r3, [pc, #12]	; (8001efc <TIM1_TRG_COM_IRQHandler+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4903      	ldr	r1, [pc, #12]	; (8001f00 <TIM1_TRG_COM_IRQHandler+0x18>)
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fa00 	bl	80012f8 <dump_printf>
	while(1);
 8001ef8:	e7fe      	b.n	8001ef8 <TIM1_TRG_COM_IRQHandler+0x10>
 8001efa:	bf00      	nop
 8001efc:	2000000c 	.word	0x2000000c
 8001f00:	0800a03c 	.word	0x0800a03c

08001f04 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8001f08:	4b03      	ldr	r3, [pc, #12]	; (8001f18 <TIM1_CC_IRQHandler+0x14>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4903      	ldr	r1, [pc, #12]	; (8001f1c <TIM1_CC_IRQHandler+0x18>)
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff f9f2 	bl	80012f8 <dump_printf>
	while(1);
 8001f14:	e7fe      	b.n	8001f14 <TIM1_CC_IRQHandler+0x10>
 8001f16:	bf00      	nop
 8001f18:	2000000c 	.word	0x2000000c
 8001f1c:	0800a04c 	.word	0x0800a04c

08001f20 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <I2C1_EV_IRQHandler+0x14>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4903      	ldr	r1, [pc, #12]	; (8001f38 <I2C1_EV_IRQHandler+0x18>)
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff f9e4 	bl	80012f8 <dump_printf>
	while(1);
 8001f30:	e7fe      	b.n	8001f30 <I2C1_EV_IRQHandler+0x10>
 8001f32:	bf00      	nop
 8001f34:	2000000c 	.word	0x2000000c
 8001f38:	0800a06c 	.word	0x0800a06c

08001f3c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8001f40:	4b03      	ldr	r3, [pc, #12]	; (8001f50 <I2C1_ER_IRQHandler+0x14>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4903      	ldr	r1, [pc, #12]	; (8001f54 <I2C1_ER_IRQHandler+0x18>)
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff f9d6 	bl	80012f8 <dump_printf>
	while(1);
 8001f4c:	e7fe      	b.n	8001f4c <I2C1_ER_IRQHandler+0x10>
 8001f4e:	bf00      	nop
 8001f50:	2000000c 	.word	0x2000000c
 8001f54:	0800a074 	.word	0x0800a074

08001f58 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <I2C2_EV_IRQHandler+0x14>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4903      	ldr	r1, [pc, #12]	; (8001f70 <I2C2_EV_IRQHandler+0x18>)
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff f9c8 	bl	80012f8 <dump_printf>
	while(1);
 8001f68:	e7fe      	b.n	8001f68 <I2C2_EV_IRQHandler+0x10>
 8001f6a:	bf00      	nop
 8001f6c:	2000000c 	.word	0x2000000c
 8001f70:	0800a07c 	.word	0x0800a07c

08001f74 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8001f78:	4b03      	ldr	r3, [pc, #12]	; (8001f88 <I2C2_ER_IRQHandler+0x14>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4903      	ldr	r1, [pc, #12]	; (8001f8c <I2C2_ER_IRQHandler+0x18>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff f9ba 	bl	80012f8 <dump_printf>
	while(1);
 8001f84:	e7fe      	b.n	8001f84 <I2C2_ER_IRQHandler+0x10>
 8001f86:	bf00      	nop
 8001f88:	2000000c 	.word	0x2000000c
 8001f8c:	0800a084 	.word	0x0800a084

08001f90 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8001f94:	4b03      	ldr	r3, [pc, #12]	; (8001fa4 <SPI1_IRQHandler+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4903      	ldr	r1, [pc, #12]	; (8001fa8 <SPI1_IRQHandler+0x18>)
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff f9ac 	bl	80012f8 <dump_printf>
	while(1);
 8001fa0:	e7fe      	b.n	8001fa0 <SPI1_IRQHandler+0x10>
 8001fa2:	bf00      	nop
 8001fa4:	2000000c 	.word	0x2000000c
 8001fa8:	0800a08c 	.word	0x0800a08c

08001fac <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8001fb0:	4b03      	ldr	r3, [pc, #12]	; (8001fc0 <SPI2_IRQHandler+0x14>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4903      	ldr	r1, [pc, #12]	; (8001fc4 <SPI2_IRQHandler+0x18>)
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff f99e 	bl	80012f8 <dump_printf>
	while(1);
 8001fbc:	e7fe      	b.n	8001fbc <SPI2_IRQHandler+0x10>
 8001fbe:	bf00      	nop
 8001fc0:	2000000c 	.word	0x2000000c
 8001fc4:	0800a094 	.word	0x0800a094

08001fc8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8001fcc:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <RTC_Alarm_IRQHandler+0x14>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4903      	ldr	r1, [pc, #12]	; (8001fe0 <RTC_Alarm_IRQHandler+0x18>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff f990 	bl	80012f8 <dump_printf>
	while(1);
 8001fd8:	e7fe      	b.n	8001fd8 <RTC_Alarm_IRQHandler+0x10>
 8001fda:	bf00      	nop
 8001fdc:	2000000c 	.word	0x2000000c
 8001fe0:	0800a0c0 	.word	0x0800a0c0

08001fe4 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8001fe8:	4b03      	ldr	r3, [pc, #12]	; (8001ff8 <USBWakeUp_IRQHandler+0x14>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4903      	ldr	r1, [pc, #12]	; (8001ffc <USBWakeUp_IRQHandler+0x18>)
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff f982 	bl	80012f8 <dump_printf>
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	2000000c 	.word	0x2000000c
 8001ffc:	0800a0cc 	.word	0x0800a0cc

08002000 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002004:	4b15      	ldr	r3, [pc, #84]	; (800205c <SystemInit+0x5c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a14      	ldr	r2, [pc, #80]	; (800205c <SystemInit+0x5c>)
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <SystemInit+0x5c>)
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	4911      	ldr	r1, [pc, #68]	; (800205c <SystemInit+0x5c>)
 8002016:	4b12      	ldr	r3, [pc, #72]	; (8002060 <SystemInit+0x60>)
 8002018:	4013      	ands	r3, r2
 800201a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <SystemInit+0x5c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0e      	ldr	r2, [pc, #56]	; (800205c <SystemInit+0x5c>)
 8002022:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002026:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800202a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800202c:	4b0b      	ldr	r3, [pc, #44]	; (800205c <SystemInit+0x5c>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a0a      	ldr	r2, [pc, #40]	; (800205c <SystemInit+0x5c>)
 8002032:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002036:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002038:	4b08      	ldr	r3, [pc, #32]	; (800205c <SystemInit+0x5c>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4a07      	ldr	r2, [pc, #28]	; (800205c <SystemInit+0x5c>)
 800203e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002042:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002044:	4b05      	ldr	r3, [pc, #20]	; (800205c <SystemInit+0x5c>)
 8002046:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800204a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800204c:	4b05      	ldr	r3, [pc, #20]	; (8002064 <SystemInit+0x64>)
 800204e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002052:	609a      	str	r2, [r3, #8]
#endif 
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	40021000 	.word	0x40021000
 8002060:	f8ff0000 	.word	0xf8ff0000
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	2300      	movs	r3, #0
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	2300      	movs	r3, #0
 8002078:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800207a:	4b2f      	ldr	r3, [pc, #188]	; (8002138 <SystemCoreClockUpdate+0xd0>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f003 030c 	and.w	r3, r3, #12
 8002082:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b08      	cmp	r3, #8
 8002088:	d011      	beq.n	80020ae <SystemCoreClockUpdate+0x46>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b08      	cmp	r3, #8
 800208e:	d83a      	bhi.n	8002106 <SystemCoreClockUpdate+0x9e>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <SystemCoreClockUpdate+0x36>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2b04      	cmp	r3, #4
 800209a:	d004      	beq.n	80020a6 <SystemCoreClockUpdate+0x3e>
 800209c:	e033      	b.n	8002106 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800209e:	4b27      	ldr	r3, [pc, #156]	; (800213c <SystemCoreClockUpdate+0xd4>)
 80020a0:	4a27      	ldr	r2, [pc, #156]	; (8002140 <SystemCoreClockUpdate+0xd8>)
 80020a2:	601a      	str	r2, [r3, #0]
      break;
 80020a4:	e033      	b.n	800210e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80020a6:	4b25      	ldr	r3, [pc, #148]	; (800213c <SystemCoreClockUpdate+0xd4>)
 80020a8:	4a25      	ldr	r2, [pc, #148]	; (8002140 <SystemCoreClockUpdate+0xd8>)
 80020aa:	601a      	str	r2, [r3, #0]
      break;
 80020ac:	e02f      	b.n	800210e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80020ae:	4b22      	ldr	r3, [pc, #136]	; (8002138 <SystemCoreClockUpdate+0xd0>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80020b6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80020b8:	4b1f      	ldr	r3, [pc, #124]	; (8002138 <SystemCoreClockUpdate+0xd0>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020c0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	0c9b      	lsrs	r3, r3, #18
 80020c6:	3302      	adds	r3, #2
 80020c8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d106      	bne.n	80020de <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	4a1c      	ldr	r2, [pc, #112]	; (8002144 <SystemCoreClockUpdate+0xdc>)
 80020d4:	fb02 f303 	mul.w	r3, r2, r3
 80020d8:	4a18      	ldr	r2, [pc, #96]	; (800213c <SystemCoreClockUpdate+0xd4>)
 80020da:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80020dc:	e017      	b.n	800210e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80020de:	4b16      	ldr	r3, [pc, #88]	; (8002138 <SystemCoreClockUpdate+0xd0>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	4a15      	ldr	r2, [pc, #84]	; (8002144 <SystemCoreClockUpdate+0xdc>)
 80020ee:	fb02 f303 	mul.w	r3, r2, r3
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <SystemCoreClockUpdate+0xd4>)
 80020f4:	6013      	str	r3, [r2, #0]
      break;
 80020f6:	e00a      	b.n	800210e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	4a11      	ldr	r2, [pc, #68]	; (8002140 <SystemCoreClockUpdate+0xd8>)
 80020fc:	fb02 f303 	mul.w	r3, r2, r3
 8002100:	4a0e      	ldr	r2, [pc, #56]	; (800213c <SystemCoreClockUpdate+0xd4>)
 8002102:	6013      	str	r3, [r2, #0]
      break;
 8002104:	e003      	b.n	800210e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002106:	4b0d      	ldr	r3, [pc, #52]	; (800213c <SystemCoreClockUpdate+0xd4>)
 8002108:	4a0d      	ldr	r2, [pc, #52]	; (8002140 <SystemCoreClockUpdate+0xd8>)
 800210a:	601a      	str	r2, [r3, #0]
      break;
 800210c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800210e:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <SystemCoreClockUpdate+0xd0>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	091b      	lsrs	r3, r3, #4
 8002114:	f003 030f 	and.w	r3, r3, #15
 8002118:	4a0b      	ldr	r2, [pc, #44]	; (8002148 <SystemCoreClockUpdate+0xe0>)
 800211a:	5cd3      	ldrb	r3, [r2, r3]
 800211c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800211e:	4b07      	ldr	r3, [pc, #28]	; (800213c <SystemCoreClockUpdate+0xd4>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	fa22 f303 	lsr.w	r3, r2, r3
 8002128:	4a04      	ldr	r2, [pc, #16]	; (800213c <SystemCoreClockUpdate+0xd4>)
 800212a:	6013      	str	r3, [r2, #0]
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40021000 	.word	0x40021000
 800213c:	20000010 	.word	0x20000010
 8002140:	007a1200 	.word	0x007a1200
 8002144:	003d0900 	.word	0x003d0900
 8002148:	0800a0ec 	.word	0x0800a0ec

0800214c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002152:	2300      	movs	r3, #0
 8002154:	71fb      	strb	r3, [r7, #7]
 8002156:	e007      	b.n	8002168 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	4a0b      	ldr	r2, [pc, #44]	; (8002188 <Systick_init+0x3c>)
 800215c:	2100      	movs	r1, #0
 800215e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	3301      	adds	r3, #1
 8002166:	71fb      	strb	r3, [r7, #7]
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	2b0f      	cmp	r3, #15
 800216c:	d9f4      	bls.n	8002158 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	f04f 30ff 	mov.w	r0, #4294967295
 8002176:	f000 f998 	bl	80024aa <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800217a:	4b04      	ldr	r3, [pc, #16]	; (800218c <Systick_init+0x40>)
 800217c:	2201      	movs	r2, #1
 800217e:	601a      	str	r2, [r3, #0]
}
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000da0 	.word	0x20000da0
 800218c:	20000de0 	.word	0x20000de0

08002190 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002196:	f000 f895 	bl	80022c4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800219a:	f000 f9bc 	bl	8002516 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800219e:	4b0f      	ldr	r3, [pc, #60]	; (80021dc <SysTick_Handler+0x4c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <SysTick_Handler+0x1a>
		Systick_init();
 80021a6:	f7ff ffd1 	bl	800214c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80021aa:	2300      	movs	r3, #0
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	e00d      	b.n	80021cc <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4a0b      	ldr	r2, [pc, #44]	; (80021e0 <SysTick_Handler+0x50>)
 80021b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d004      	beq.n	80021c6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	4a08      	ldr	r2, [pc, #32]	; (80021e0 <SysTick_Handler+0x50>)
 80021c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	3301      	adds	r3, #1
 80021ca:	71fb      	strb	r3, [r7, #7]
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	2b0f      	cmp	r3, #15
 80021d0:	d9ee      	bls.n	80021b0 <SysTick_Handler+0x20>
	}
}
 80021d2:	bf00      	nop
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000de0 	.word	0x20000de0
 80021e0:	20000da0 	.word	0x20000da0

080021e4 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80021ec:	4b10      	ldr	r3, [pc, #64]	; (8002230 <Systick_add_callback_function+0x4c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <Systick_add_callback_function+0x14>
		Systick_init();
 80021f4:	f7ff ffaa 	bl	800214c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80021f8:	2300      	movs	r3, #0
 80021fa:	73fb      	strb	r3, [r7, #15]
 80021fc:	e00f      	b.n	800221e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	4a0c      	ldr	r2, [pc, #48]	; (8002234 <Systick_add_callback_function+0x50>)
 8002202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d106      	bne.n	8002218 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	4909      	ldr	r1, [pc, #36]	; (8002234 <Systick_add_callback_function+0x50>)
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002214:	2301      	movs	r3, #1
 8002216:	e006      	b.n	8002226 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	3301      	adds	r3, #1
 800221c:	73fb      	strb	r3, [r7, #15]
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	2b0f      	cmp	r3, #15
 8002222:	d9ec      	bls.n	80021fe <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002224:	2300      	movs	r3, #0

}
 8002226:	4618      	mov	r0, r3
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000de0 	.word	0x20000de0
 8002234:	20000da0 	.word	0x20000da0

08002238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800223c:	4b08      	ldr	r3, [pc, #32]	; (8002260 <HAL_Init+0x28>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a07      	ldr	r2, [pc, #28]	; (8002260 <HAL_Init+0x28>)
 8002242:	f043 0310 	orr.w	r3, r3, #16
 8002246:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002248:	2003      	movs	r0, #3
 800224a:	f000 f923 	bl	8002494 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800224e:	200f      	movs	r0, #15
 8002250:	f000 f808 	bl	8002264 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002254:	f7fe fee0 	bl	8001018 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40022000 	.word	0x40022000

08002264 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800226c:	4b12      	ldr	r3, [pc, #72]	; (80022b8 <HAL_InitTick+0x54>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b12      	ldr	r3, [pc, #72]	; (80022bc <HAL_InitTick+0x58>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	4619      	mov	r1, r3
 8002276:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800227a:	fbb3 f3f1 	udiv	r3, r3, r1
 800227e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f93b 	bl	80024fe <HAL_SYSTICK_Config>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e00e      	b.n	80022b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2b0f      	cmp	r3, #15
 8002296:	d80a      	bhi.n	80022ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002298:	2200      	movs	r2, #0
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	f04f 30ff 	mov.w	r0, #4294967295
 80022a0:	f000 f903 	bl	80024aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a4:	4a06      	ldr	r2, [pc, #24]	; (80022c0 <HAL_InitTick+0x5c>)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	e000      	b.n	80022b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000010 	.word	0x20000010
 80022bc:	20000018 	.word	0x20000018
 80022c0:	20000014 	.word	0x20000014

080022c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <HAL_IncTick+0x1c>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	461a      	mov	r2, r3
 80022ce:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <HAL_IncTick+0x20>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4413      	add	r3, r2
 80022d4:	4a03      	ldr	r2, [pc, #12]	; (80022e4 <HAL_IncTick+0x20>)
 80022d6:	6013      	str	r3, [r2, #0]
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	20000018 	.word	0x20000018
 80022e4:	20000eb8 	.word	0x20000eb8

080022e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return uwTick;
 80022ec:	4b02      	ldr	r3, [pc, #8]	; (80022f8 <HAL_GetTick+0x10>)
 80022ee:	681b      	ldr	r3, [r3, #0]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	20000eb8 	.word	0x20000eb8

080022fc <__NVIC_SetPriorityGrouping>:
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f003 0307 	and.w	r3, r3, #7
 800230a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800230c:	4b0c      	ldr	r3, [pc, #48]	; (8002340 <__NVIC_SetPriorityGrouping+0x44>)
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002318:	4013      	ands	r3, r2
 800231a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002324:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002328:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800232c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800232e:	4a04      	ldr	r2, [pc, #16]	; (8002340 <__NVIC_SetPriorityGrouping+0x44>)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	60d3      	str	r3, [r2, #12]
}
 8002334:	bf00      	nop
 8002336:	3714      	adds	r7, #20
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <__NVIC_GetPriorityGrouping>:
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002348:	4b04      	ldr	r3, [pc, #16]	; (800235c <__NVIC_GetPriorityGrouping+0x18>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	0a1b      	lsrs	r3, r3, #8
 800234e:	f003 0307 	and.w	r3, r3, #7
}
 8002352:	4618      	mov	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <__NVIC_EnableIRQ>:
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	2b00      	cmp	r3, #0
 8002370:	db0b      	blt.n	800238a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	f003 021f 	and.w	r2, r3, #31
 8002378:	4906      	ldr	r1, [pc, #24]	; (8002394 <__NVIC_EnableIRQ+0x34>)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	095b      	lsrs	r3, r3, #5
 8002380:	2001      	movs	r0, #1
 8002382:	fa00 f202 	lsl.w	r2, r0, r2
 8002386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr
 8002394:	e000e100 	.word	0xe000e100

08002398 <__NVIC_SetPriority>:
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	6039      	str	r1, [r7, #0]
 80023a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	db0a      	blt.n	80023c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	490c      	ldr	r1, [pc, #48]	; (80023e4 <__NVIC_SetPriority+0x4c>)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	0112      	lsls	r2, r2, #4
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	440b      	add	r3, r1
 80023bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80023c0:	e00a      	b.n	80023d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	4908      	ldr	r1, [pc, #32]	; (80023e8 <__NVIC_SetPriority+0x50>)
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	3b04      	subs	r3, #4
 80023d0:	0112      	lsls	r2, r2, #4
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	440b      	add	r3, r1
 80023d6:	761a      	strb	r2, [r3, #24]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000e100 	.word	0xe000e100
 80023e8:	e000ed00 	.word	0xe000ed00

080023ec <NVIC_EncodePriority>:
{
 80023ec:	b480      	push	{r7}
 80023ee:	b089      	sub	sp, #36	; 0x24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f1c3 0307 	rsb	r3, r3, #7
 8002406:	2b04      	cmp	r3, #4
 8002408:	bf28      	it	cs
 800240a:	2304      	movcs	r3, #4
 800240c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	3304      	adds	r3, #4
 8002412:	2b06      	cmp	r3, #6
 8002414:	d902      	bls.n	800241c <NVIC_EncodePriority+0x30>
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3b03      	subs	r3, #3
 800241a:	e000      	b.n	800241e <NVIC_EncodePriority+0x32>
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002420:	f04f 32ff 	mov.w	r2, #4294967295
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43da      	mvns	r2, r3
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	401a      	ands	r2, r3
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002434:	f04f 31ff 	mov.w	r1, #4294967295
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	43d9      	mvns	r1, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002444:	4313      	orrs	r3, r2
}
 8002446:	4618      	mov	r0, r3
 8002448:	3724      	adds	r7, #36	; 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002460:	d301      	bcc.n	8002466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002462:	2301      	movs	r3, #1
 8002464:	e00f      	b.n	8002486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002466:	4a0a      	ldr	r2, [pc, #40]	; (8002490 <SysTick_Config+0x40>)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800246e:	210f      	movs	r1, #15
 8002470:	f04f 30ff 	mov.w	r0, #4294967295
 8002474:	f7ff ff90 	bl	8002398 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <SysTick_Config+0x40>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800247e:	4b04      	ldr	r3, [pc, #16]	; (8002490 <SysTick_Config+0x40>)
 8002480:	2207      	movs	r2, #7
 8002482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	e000e010 	.word	0xe000e010

08002494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7ff ff2d 	bl	80022fc <__NVIC_SetPriorityGrouping>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b086      	sub	sp, #24
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4603      	mov	r3, r0
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
 80024b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024bc:	f7ff ff42 	bl	8002344 <__NVIC_GetPriorityGrouping>
 80024c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	6978      	ldr	r0, [r7, #20]
 80024c8:	f7ff ff90 	bl	80023ec <NVIC_EncodePriority>
 80024cc:	4602      	mov	r2, r0
 80024ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff5f 	bl	8002398 <__NVIC_SetPriority>
}
 80024da:	bf00      	nop
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	4603      	mov	r3, r0
 80024ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff ff35 	bl	8002360 <__NVIC_EnableIRQ>
}
 80024f6:	bf00      	nop
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f7ff ffa2 	bl	8002450 <SysTick_Config>
 800250c:	4603      	mov	r3, r0
}
 800250e:	4618      	mov	r0, r3
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800251a:	f000 f802 	bl	8002522 <HAL_SYSTICK_Callback>
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002522:	b480      	push	{r7}
 8002524:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
	...

08002530 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002538:	2300      	movs	r3, #0
 800253a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002542:	2b02      	cmp	r3, #2
 8002544:	d005      	beq.n	8002552 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2204      	movs	r2, #4
 800254a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
 8002550:	e051      	b.n	80025f6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 020e 	bic.w	r2, r2, #14
 8002560:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 0201 	bic.w	r2, r2, #1
 8002570:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a22      	ldr	r2, [pc, #136]	; (8002600 <HAL_DMA_Abort_IT+0xd0>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d029      	beq.n	80025d0 <HAL_DMA_Abort_IT+0xa0>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a20      	ldr	r2, [pc, #128]	; (8002604 <HAL_DMA_Abort_IT+0xd4>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d022      	beq.n	80025cc <HAL_DMA_Abort_IT+0x9c>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a1f      	ldr	r2, [pc, #124]	; (8002608 <HAL_DMA_Abort_IT+0xd8>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d01a      	beq.n	80025c6 <HAL_DMA_Abort_IT+0x96>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a1d      	ldr	r2, [pc, #116]	; (800260c <HAL_DMA_Abort_IT+0xdc>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d012      	beq.n	80025c0 <HAL_DMA_Abort_IT+0x90>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a1c      	ldr	r2, [pc, #112]	; (8002610 <HAL_DMA_Abort_IT+0xe0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d00a      	beq.n	80025ba <HAL_DMA_Abort_IT+0x8a>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a1a      	ldr	r2, [pc, #104]	; (8002614 <HAL_DMA_Abort_IT+0xe4>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d102      	bne.n	80025b4 <HAL_DMA_Abort_IT+0x84>
 80025ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80025b2:	e00e      	b.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 80025b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025b8:	e00b      	b.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 80025ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025be:	e008      	b.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 80025c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c4:	e005      	b.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 80025c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025ca:	e002      	b.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 80025cc:	2310      	movs	r3, #16
 80025ce:	e000      	b.n	80025d2 <HAL_DMA_Abort_IT+0xa2>
 80025d0:	2301      	movs	r3, #1
 80025d2:	4a11      	ldr	r2, [pc, #68]	; (8002618 <HAL_DMA_Abort_IT+0xe8>)
 80025d4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d003      	beq.n	80025f6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	4798      	blx	r3
    } 
  }
  return status;
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40020008 	.word	0x40020008
 8002604:	4002001c 	.word	0x4002001c
 8002608:	40020030 	.word	0x40020030
 800260c:	40020044 	.word	0x40020044
 8002610:	40020058 	.word	0x40020058
 8002614:	4002006c 	.word	0x4002006c
 8002618:	40020000 	.word	0x40020000

0800261c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800261c:	b480      	push	{r7}
 800261e:	b08b      	sub	sp, #44	; 0x2c
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002626:	2300      	movs	r3, #0
 8002628:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800262a:	2300      	movs	r3, #0
 800262c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800262e:	e169      	b.n	8002904 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002630:	2201      	movs	r2, #1
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	69fa      	ldr	r2, [r7, #28]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	429a      	cmp	r2, r3
 800264a:	f040 8158 	bne.w	80028fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	4a9a      	ldr	r2, [pc, #616]	; (80028bc <HAL_GPIO_Init+0x2a0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d05e      	beq.n	8002716 <HAL_GPIO_Init+0xfa>
 8002658:	4a98      	ldr	r2, [pc, #608]	; (80028bc <HAL_GPIO_Init+0x2a0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d875      	bhi.n	800274a <HAL_GPIO_Init+0x12e>
 800265e:	4a98      	ldr	r2, [pc, #608]	; (80028c0 <HAL_GPIO_Init+0x2a4>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d058      	beq.n	8002716 <HAL_GPIO_Init+0xfa>
 8002664:	4a96      	ldr	r2, [pc, #600]	; (80028c0 <HAL_GPIO_Init+0x2a4>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d86f      	bhi.n	800274a <HAL_GPIO_Init+0x12e>
 800266a:	4a96      	ldr	r2, [pc, #600]	; (80028c4 <HAL_GPIO_Init+0x2a8>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d052      	beq.n	8002716 <HAL_GPIO_Init+0xfa>
 8002670:	4a94      	ldr	r2, [pc, #592]	; (80028c4 <HAL_GPIO_Init+0x2a8>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d869      	bhi.n	800274a <HAL_GPIO_Init+0x12e>
 8002676:	4a94      	ldr	r2, [pc, #592]	; (80028c8 <HAL_GPIO_Init+0x2ac>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d04c      	beq.n	8002716 <HAL_GPIO_Init+0xfa>
 800267c:	4a92      	ldr	r2, [pc, #584]	; (80028c8 <HAL_GPIO_Init+0x2ac>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d863      	bhi.n	800274a <HAL_GPIO_Init+0x12e>
 8002682:	4a92      	ldr	r2, [pc, #584]	; (80028cc <HAL_GPIO_Init+0x2b0>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d046      	beq.n	8002716 <HAL_GPIO_Init+0xfa>
 8002688:	4a90      	ldr	r2, [pc, #576]	; (80028cc <HAL_GPIO_Init+0x2b0>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d85d      	bhi.n	800274a <HAL_GPIO_Init+0x12e>
 800268e:	2b12      	cmp	r3, #18
 8002690:	d82a      	bhi.n	80026e8 <HAL_GPIO_Init+0xcc>
 8002692:	2b12      	cmp	r3, #18
 8002694:	d859      	bhi.n	800274a <HAL_GPIO_Init+0x12e>
 8002696:	a201      	add	r2, pc, #4	; (adr r2, 800269c <HAL_GPIO_Init+0x80>)
 8002698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269c:	08002717 	.word	0x08002717
 80026a0:	080026f1 	.word	0x080026f1
 80026a4:	08002703 	.word	0x08002703
 80026a8:	08002745 	.word	0x08002745
 80026ac:	0800274b 	.word	0x0800274b
 80026b0:	0800274b 	.word	0x0800274b
 80026b4:	0800274b 	.word	0x0800274b
 80026b8:	0800274b 	.word	0x0800274b
 80026bc:	0800274b 	.word	0x0800274b
 80026c0:	0800274b 	.word	0x0800274b
 80026c4:	0800274b 	.word	0x0800274b
 80026c8:	0800274b 	.word	0x0800274b
 80026cc:	0800274b 	.word	0x0800274b
 80026d0:	0800274b 	.word	0x0800274b
 80026d4:	0800274b 	.word	0x0800274b
 80026d8:	0800274b 	.word	0x0800274b
 80026dc:	0800274b 	.word	0x0800274b
 80026e0:	080026f9 	.word	0x080026f9
 80026e4:	0800270d 	.word	0x0800270d
 80026e8:	4a79      	ldr	r2, [pc, #484]	; (80028d0 <HAL_GPIO_Init+0x2b4>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d013      	beq.n	8002716 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026ee:	e02c      	b.n	800274a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	623b      	str	r3, [r7, #32]
          break;
 80026f6:	e029      	b.n	800274c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	3304      	adds	r3, #4
 80026fe:	623b      	str	r3, [r7, #32]
          break;
 8002700:	e024      	b.n	800274c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	3308      	adds	r3, #8
 8002708:	623b      	str	r3, [r7, #32]
          break;
 800270a:	e01f      	b.n	800274c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	330c      	adds	r3, #12
 8002712:	623b      	str	r3, [r7, #32]
          break;
 8002714:	e01a      	b.n	800274c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d102      	bne.n	8002724 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800271e:	2304      	movs	r3, #4
 8002720:	623b      	str	r3, [r7, #32]
          break;
 8002722:	e013      	b.n	800274c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d105      	bne.n	8002738 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800272c:	2308      	movs	r3, #8
 800272e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69fa      	ldr	r2, [r7, #28]
 8002734:	611a      	str	r2, [r3, #16]
          break;
 8002736:	e009      	b.n	800274c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002738:	2308      	movs	r3, #8
 800273a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69fa      	ldr	r2, [r7, #28]
 8002740:	615a      	str	r2, [r3, #20]
          break;
 8002742:	e003      	b.n	800274c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002744:	2300      	movs	r3, #0
 8002746:	623b      	str	r3, [r7, #32]
          break;
 8002748:	e000      	b.n	800274c <HAL_GPIO_Init+0x130>
          break;
 800274a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	2bff      	cmp	r3, #255	; 0xff
 8002750:	d801      	bhi.n	8002756 <HAL_GPIO_Init+0x13a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	e001      	b.n	800275a <HAL_GPIO_Init+0x13e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3304      	adds	r3, #4
 800275a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	2bff      	cmp	r3, #255	; 0xff
 8002760:	d802      	bhi.n	8002768 <HAL_GPIO_Init+0x14c>
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	e002      	b.n	800276e <HAL_GPIO_Init+0x152>
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	3b08      	subs	r3, #8
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	210f      	movs	r1, #15
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	fa01 f303 	lsl.w	r3, r1, r3
 800277c:	43db      	mvns	r3, r3
 800277e:	401a      	ands	r2, r3
 8002780:	6a39      	ldr	r1, [r7, #32]
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	fa01 f303 	lsl.w	r3, r1, r3
 8002788:	431a      	orrs	r2, r3
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 80b1 	beq.w	80028fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800279c:	4b4d      	ldr	r3, [pc, #308]	; (80028d4 <HAL_GPIO_Init+0x2b8>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	4a4c      	ldr	r2, [pc, #304]	; (80028d4 <HAL_GPIO_Init+0x2b8>)
 80027a2:	f043 0301 	orr.w	r3, r3, #1
 80027a6:	6193      	str	r3, [r2, #24]
 80027a8:	4b4a      	ldr	r3, [pc, #296]	; (80028d4 <HAL_GPIO_Init+0x2b8>)
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027b4:	4a48      	ldr	r2, [pc, #288]	; (80028d8 <HAL_GPIO_Init+0x2bc>)
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	089b      	lsrs	r3, r3, #2
 80027ba:	3302      	adds	r3, #2
 80027bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c4:	f003 0303 	and.w	r3, r3, #3
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	220f      	movs	r2, #15
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4013      	ands	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a40      	ldr	r2, [pc, #256]	; (80028dc <HAL_GPIO_Init+0x2c0>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d013      	beq.n	8002808 <HAL_GPIO_Init+0x1ec>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a3f      	ldr	r2, [pc, #252]	; (80028e0 <HAL_GPIO_Init+0x2c4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d00d      	beq.n	8002804 <HAL_GPIO_Init+0x1e8>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a3e      	ldr	r2, [pc, #248]	; (80028e4 <HAL_GPIO_Init+0x2c8>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d007      	beq.n	8002800 <HAL_GPIO_Init+0x1e4>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4a3d      	ldr	r2, [pc, #244]	; (80028e8 <HAL_GPIO_Init+0x2cc>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d101      	bne.n	80027fc <HAL_GPIO_Init+0x1e0>
 80027f8:	2303      	movs	r3, #3
 80027fa:	e006      	b.n	800280a <HAL_GPIO_Init+0x1ee>
 80027fc:	2304      	movs	r3, #4
 80027fe:	e004      	b.n	800280a <HAL_GPIO_Init+0x1ee>
 8002800:	2302      	movs	r3, #2
 8002802:	e002      	b.n	800280a <HAL_GPIO_Init+0x1ee>
 8002804:	2301      	movs	r3, #1
 8002806:	e000      	b.n	800280a <HAL_GPIO_Init+0x1ee>
 8002808:	2300      	movs	r3, #0
 800280a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800280c:	f002 0203 	and.w	r2, r2, #3
 8002810:	0092      	lsls	r2, r2, #2
 8002812:	4093      	lsls	r3, r2
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	4313      	orrs	r3, r2
 8002818:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800281a:	492f      	ldr	r1, [pc, #188]	; (80028d8 <HAL_GPIO_Init+0x2bc>)
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	089b      	lsrs	r3, r3, #2
 8002820:	3302      	adds	r3, #2
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d006      	beq.n	8002842 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002834:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	492c      	ldr	r1, [pc, #176]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	600b      	str	r3, [r1, #0]
 8002840:	e006      	b.n	8002850 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002842:	4b2a      	ldr	r3, [pc, #168]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	43db      	mvns	r3, r3
 800284a:	4928      	ldr	r1, [pc, #160]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 800284c:	4013      	ands	r3, r2
 800284e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d006      	beq.n	800286a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800285c:	4b23      	ldr	r3, [pc, #140]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	4922      	ldr	r1, [pc, #136]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	604b      	str	r3, [r1, #4]
 8002868:	e006      	b.n	8002878 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800286a:	4b20      	ldr	r3, [pc, #128]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	43db      	mvns	r3, r3
 8002872:	491e      	ldr	r1, [pc, #120]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 8002874:	4013      	ands	r3, r2
 8002876:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d006      	beq.n	8002892 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002884:	4b19      	ldr	r3, [pc, #100]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	4918      	ldr	r1, [pc, #96]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	4313      	orrs	r3, r2
 800288e:	608b      	str	r3, [r1, #8]
 8002890:	e006      	b.n	80028a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002892:	4b16      	ldr	r3, [pc, #88]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	43db      	mvns	r3, r3
 800289a:	4914      	ldr	r1, [pc, #80]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 800289c:	4013      	ands	r3, r2
 800289e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d021      	beq.n	80028f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028ac:	4b0f      	ldr	r3, [pc, #60]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 80028ae:	68da      	ldr	r2, [r3, #12]
 80028b0:	490e      	ldr	r1, [pc, #56]	; (80028ec <HAL_GPIO_Init+0x2d0>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	60cb      	str	r3, [r1, #12]
 80028b8:	e021      	b.n	80028fe <HAL_GPIO_Init+0x2e2>
 80028ba:	bf00      	nop
 80028bc:	10320000 	.word	0x10320000
 80028c0:	10310000 	.word	0x10310000
 80028c4:	10220000 	.word	0x10220000
 80028c8:	10210000 	.word	0x10210000
 80028cc:	10120000 	.word	0x10120000
 80028d0:	10110000 	.word	0x10110000
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40010000 	.word	0x40010000
 80028dc:	40010800 	.word	0x40010800
 80028e0:	40010c00 	.word	0x40010c00
 80028e4:	40011000 	.word	0x40011000
 80028e8:	40011400 	.word	0x40011400
 80028ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028f0:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <HAL_GPIO_Init+0x304>)
 80028f2:	68da      	ldr	r2, [r3, #12]
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	43db      	mvns	r3, r3
 80028f8:	4909      	ldr	r1, [pc, #36]	; (8002920 <HAL_GPIO_Init+0x304>)
 80028fa:	4013      	ands	r3, r2
 80028fc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	3301      	adds	r3, #1
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290a:	fa22 f303 	lsr.w	r3, r2, r3
 800290e:	2b00      	cmp	r3, #0
 8002910:	f47f ae8e 	bne.w	8002630 <HAL_GPIO_Init+0x14>
  }
}
 8002914:	bf00      	nop
 8002916:	bf00      	nop
 8002918:	372c      	adds	r7, #44	; 0x2c
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	40010400 	.word	0x40010400

08002924 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	887b      	ldrh	r3, [r7, #2]
 8002936:	4013      	ands	r3, r2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800293c:	887a      	ldrh	r2, [r7, #2]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002942:	e002      	b.n	800294a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002944:	887a      	ldrh	r2, [r7, #2]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	611a      	str	r2, [r3, #16]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr

08002954 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e26c      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 8087 	beq.w	8002a82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002974:	4b92      	ldr	r3, [pc, #584]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 030c 	and.w	r3, r3, #12
 800297c:	2b04      	cmp	r3, #4
 800297e:	d00c      	beq.n	800299a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002980:	4b8f      	ldr	r3, [pc, #572]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 030c 	and.w	r3, r3, #12
 8002988:	2b08      	cmp	r3, #8
 800298a:	d112      	bne.n	80029b2 <HAL_RCC_OscConfig+0x5e>
 800298c:	4b8c      	ldr	r3, [pc, #560]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002998:	d10b      	bne.n	80029b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800299a:	4b89      	ldr	r3, [pc, #548]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d06c      	beq.n	8002a80 <HAL_RCC_OscConfig+0x12c>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d168      	bne.n	8002a80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e246      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029ba:	d106      	bne.n	80029ca <HAL_RCC_OscConfig+0x76>
 80029bc:	4b80      	ldr	r3, [pc, #512]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a7f      	ldr	r2, [pc, #508]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	e02e      	b.n	8002a28 <HAL_RCC_OscConfig+0xd4>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10c      	bne.n	80029ec <HAL_RCC_OscConfig+0x98>
 80029d2:	4b7b      	ldr	r3, [pc, #492]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a7a      	ldr	r2, [pc, #488]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029dc:	6013      	str	r3, [r2, #0]
 80029de:	4b78      	ldr	r3, [pc, #480]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a77      	ldr	r2, [pc, #476]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	e01d      	b.n	8002a28 <HAL_RCC_OscConfig+0xd4>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029f4:	d10c      	bne.n	8002a10 <HAL_RCC_OscConfig+0xbc>
 80029f6:	4b72      	ldr	r3, [pc, #456]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a71      	ldr	r2, [pc, #452]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 80029fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	4b6f      	ldr	r3, [pc, #444]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a6e      	ldr	r2, [pc, #440]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	e00b      	b.n	8002a28 <HAL_RCC_OscConfig+0xd4>
 8002a10:	4b6b      	ldr	r3, [pc, #428]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a6a      	ldr	r2, [pc, #424]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a1a:	6013      	str	r3, [r2, #0]
 8002a1c:	4b68      	ldr	r3, [pc, #416]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a67      	ldr	r2, [pc, #412]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d013      	beq.n	8002a58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7ff fc5a 	bl	80022e8 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a38:	f7ff fc56 	bl	80022e8 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	; 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e1fa      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4a:	4b5d      	ldr	r3, [pc, #372]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0xe4>
 8002a56:	e014      	b.n	8002a82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a58:	f7ff fc46 	bl	80022e8 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a60:	f7ff fc42 	bl	80022e8 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b64      	cmp	r3, #100	; 0x64
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e1e6      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a72:	4b53      	ldr	r3, [pc, #332]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1f0      	bne.n	8002a60 <HAL_RCC_OscConfig+0x10c>
 8002a7e:	e000      	b.n	8002a82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d063      	beq.n	8002b56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a8e:	4b4c      	ldr	r3, [pc, #304]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00b      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a9a:	4b49      	ldr	r3, [pc, #292]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d11c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x18c>
 8002aa6:	4b46      	ldr	r3, [pc, #280]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d116      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab2:	4b43      	ldr	r3, [pc, #268]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d005      	beq.n	8002aca <HAL_RCC_OscConfig+0x176>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d001      	beq.n	8002aca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e1ba      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aca:	4b3d      	ldr	r3, [pc, #244]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	4939      	ldr	r1, [pc, #228]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ade:	e03a      	b.n	8002b56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d020      	beq.n	8002b2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ae8:	4b36      	ldr	r3, [pc, #216]	; (8002bc4 <HAL_RCC_OscConfig+0x270>)
 8002aea:	2201      	movs	r2, #1
 8002aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aee:	f7ff fbfb 	bl	80022e8 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af6:	f7ff fbf7 	bl	80022e8 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e19b      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b08:	4b2d      	ldr	r3, [pc, #180]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0f0      	beq.n	8002af6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b14:	4b2a      	ldr	r3, [pc, #168]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	695b      	ldr	r3, [r3, #20]
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	4927      	ldr	r1, [pc, #156]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	600b      	str	r3, [r1, #0]
 8002b28:	e015      	b.n	8002b56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b2a:	4b26      	ldr	r3, [pc, #152]	; (8002bc4 <HAL_RCC_OscConfig+0x270>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b30:	f7ff fbda 	bl	80022e8 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b38:	f7ff fbd6 	bl	80022e8 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e17a      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b4a:	4b1d      	ldr	r3, [pc, #116]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f0      	bne.n	8002b38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d03a      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d019      	beq.n	8002b9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b6a:	4b17      	ldr	r3, [pc, #92]	; (8002bc8 <HAL_RCC_OscConfig+0x274>)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b70:	f7ff fbba 	bl	80022e8 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b78:	f7ff fbb6 	bl	80022e8 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e15a      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0f0      	beq.n	8002b78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b96:	2001      	movs	r0, #1
 8002b98:	f000 fad8 	bl	800314c <RCC_Delay>
 8002b9c:	e01c      	b.n	8002bd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <HAL_RCC_OscConfig+0x274>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba4:	f7ff fba0 	bl	80022e8 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002baa:	e00f      	b.n	8002bcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bac:	f7ff fb9c 	bl	80022e8 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d908      	bls.n	8002bcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e140      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
 8002bbe:	bf00      	nop
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	42420000 	.word	0x42420000
 8002bc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bcc:	4b9e      	ldr	r3, [pc, #632]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1e9      	bne.n	8002bac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0304 	and.w	r3, r3, #4
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 80a6 	beq.w	8002d32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be6:	2300      	movs	r3, #0
 8002be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bea:	4b97      	ldr	r3, [pc, #604]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002bec:	69db      	ldr	r3, [r3, #28]
 8002bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10d      	bne.n	8002c12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf6:	4b94      	ldr	r3, [pc, #592]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	4a93      	ldr	r2, [pc, #588]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c00:	61d3      	str	r3, [r2, #28]
 8002c02:	4b91      	ldr	r3, [pc, #580]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c12:	4b8e      	ldr	r3, [pc, #568]	; (8002e4c <HAL_RCC_OscConfig+0x4f8>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d118      	bne.n	8002c50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c1e:	4b8b      	ldr	r3, [pc, #556]	; (8002e4c <HAL_RCC_OscConfig+0x4f8>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a8a      	ldr	r2, [pc, #552]	; (8002e4c <HAL_RCC_OscConfig+0x4f8>)
 8002c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c2a:	f7ff fb5d 	bl	80022e8 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c32:	f7ff fb59 	bl	80022e8 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b64      	cmp	r3, #100	; 0x64
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e0fd      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c44:	4b81      	ldr	r3, [pc, #516]	; (8002e4c <HAL_RCC_OscConfig+0x4f8>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0f0      	beq.n	8002c32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d106      	bne.n	8002c66 <HAL_RCC_OscConfig+0x312>
 8002c58:	4b7b      	ldr	r3, [pc, #492]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	4a7a      	ldr	r2, [pc, #488]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	6213      	str	r3, [r2, #32]
 8002c64:	e02d      	b.n	8002cc2 <HAL_RCC_OscConfig+0x36e>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10c      	bne.n	8002c88 <HAL_RCC_OscConfig+0x334>
 8002c6e:	4b76      	ldr	r3, [pc, #472]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	4a75      	ldr	r2, [pc, #468]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c74:	f023 0301 	bic.w	r3, r3, #1
 8002c78:	6213      	str	r3, [r2, #32]
 8002c7a:	4b73      	ldr	r3, [pc, #460]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	4a72      	ldr	r2, [pc, #456]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c80:	f023 0304 	bic.w	r3, r3, #4
 8002c84:	6213      	str	r3, [r2, #32]
 8002c86:	e01c      	b.n	8002cc2 <HAL_RCC_OscConfig+0x36e>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	2b05      	cmp	r3, #5
 8002c8e:	d10c      	bne.n	8002caa <HAL_RCC_OscConfig+0x356>
 8002c90:	4b6d      	ldr	r3, [pc, #436]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	4a6c      	ldr	r2, [pc, #432]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c96:	f043 0304 	orr.w	r3, r3, #4
 8002c9a:	6213      	str	r3, [r2, #32]
 8002c9c:	4b6a      	ldr	r3, [pc, #424]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	4a69      	ldr	r2, [pc, #420]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	6213      	str	r3, [r2, #32]
 8002ca8:	e00b      	b.n	8002cc2 <HAL_RCC_OscConfig+0x36e>
 8002caa:	4b67      	ldr	r3, [pc, #412]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	4a66      	ldr	r2, [pc, #408]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002cb0:	f023 0301 	bic.w	r3, r3, #1
 8002cb4:	6213      	str	r3, [r2, #32]
 8002cb6:	4b64      	ldr	r3, [pc, #400]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	4a63      	ldr	r2, [pc, #396]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002cbc:	f023 0304 	bic.w	r3, r3, #4
 8002cc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d015      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cca:	f7ff fb0d 	bl	80022e8 <HAL_GetTick>
 8002cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cd0:	e00a      	b.n	8002ce8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd2:	f7ff fb09 	bl	80022e8 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d901      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e0ab      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ce8:	4b57      	ldr	r3, [pc, #348]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0ee      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x37e>
 8002cf4:	e014      	b.n	8002d20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cf6:	f7ff faf7 	bl	80022e8 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cfc:	e00a      	b.n	8002d14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfe:	f7ff faf3 	bl	80022e8 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e095      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d14:	4b4c      	ldr	r3, [pc, #304]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1ee      	bne.n	8002cfe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d20:	7dfb      	ldrb	r3, [r7, #23]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d105      	bne.n	8002d32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d26:	4b48      	ldr	r3, [pc, #288]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	4a47      	ldr	r2, [pc, #284]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 8081 	beq.w	8002e3e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d3c:	4b42      	ldr	r3, [pc, #264]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 030c 	and.w	r3, r3, #12
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d061      	beq.n	8002e0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d146      	bne.n	8002dde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d50:	4b3f      	ldr	r3, [pc, #252]	; (8002e50 <HAL_RCC_OscConfig+0x4fc>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d56:	f7ff fac7 	bl	80022e8 <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d5c:	e008      	b.n	8002d70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d5e:	f7ff fac3 	bl	80022e8 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e067      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d70:	4b35      	ldr	r3, [pc, #212]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1f0      	bne.n	8002d5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d84:	d108      	bne.n	8002d98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d86:	4b30      	ldr	r3, [pc, #192]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	492d      	ldr	r1, [pc, #180]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d98:	4b2b      	ldr	r3, [pc, #172]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a19      	ldr	r1, [r3, #32]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da8:	430b      	orrs	r3, r1
 8002daa:	4927      	ldr	r1, [pc, #156]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002db0:	4b27      	ldr	r3, [pc, #156]	; (8002e50 <HAL_RCC_OscConfig+0x4fc>)
 8002db2:	2201      	movs	r2, #1
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7ff fa97 	bl	80022e8 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dbc:	e008      	b.n	8002dd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dbe:	f7ff fa93 	bl	80022e8 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e037      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dd0:	4b1d      	ldr	r3, [pc, #116]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0f0      	beq.n	8002dbe <HAL_RCC_OscConfig+0x46a>
 8002ddc:	e02f      	b.n	8002e3e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dde:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <HAL_RCC_OscConfig+0x4fc>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de4:	f7ff fa80 	bl	80022e8 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dec:	f7ff fa7c 	bl	80022e8 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e020      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dfe:	4b12      	ldr	r3, [pc, #72]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f0      	bne.n	8002dec <HAL_RCC_OscConfig+0x498>
 8002e0a:	e018      	b.n	8002e3e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e013      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e18:	4b0b      	ldr	r3, [pc, #44]	; (8002e48 <HAL_RCC_OscConfig+0x4f4>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d106      	bne.n	8002e3a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d001      	beq.n	8002e3e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e000      	b.n	8002e40 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	40007000 	.word	0x40007000
 8002e50:	42420060 	.word	0x42420060

08002e54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e0d0      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e68:	4b6a      	ldr	r3, [pc, #424]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d910      	bls.n	8002e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e76:	4b67      	ldr	r3, [pc, #412]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f023 0207 	bic.w	r2, r3, #7
 8002e7e:	4965      	ldr	r1, [pc, #404]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e86:	4b63      	ldr	r3, [pc, #396]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d001      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e0b8      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d020      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d005      	beq.n	8002ebc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002eb0:	4b59      	ldr	r3, [pc, #356]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4a58      	ldr	r2, [pc, #352]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002eba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0308 	and.w	r3, r3, #8
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d005      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ec8:	4b53      	ldr	r3, [pc, #332]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	4a52      	ldr	r2, [pc, #328]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ece:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002ed2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ed4:	4b50      	ldr	r3, [pc, #320]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	494d      	ldr	r1, [pc, #308]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d040      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d107      	bne.n	8002f0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002efa:	4b47      	ldr	r3, [pc, #284]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d115      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e07f      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d107      	bne.n	8002f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f12:	4b41      	ldr	r3, [pc, #260]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d109      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e073      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f22:	4b3d      	ldr	r3, [pc, #244]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e06b      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f32:	4b39      	ldr	r3, [pc, #228]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f023 0203 	bic.w	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	4936      	ldr	r1, [pc, #216]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f44:	f7ff f9d0 	bl	80022e8 <HAL_GetTick>
 8002f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	e00a      	b.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f4c:	f7ff f9cc 	bl	80022e8 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e053      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f62:	4b2d      	ldr	r3, [pc, #180]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 020c 	and.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d1eb      	bne.n	8002f4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f74:	4b27      	ldr	r3, [pc, #156]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d210      	bcs.n	8002fa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b24      	ldr	r3, [pc, #144]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 0207 	bic.w	r2, r3, #7
 8002f8a:	4922      	ldr	r1, [pc, #136]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f92:	4b20      	ldr	r3, [pc, #128]	; (8003014 <HAL_RCC_ClockConfig+0x1c0>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e032      	b.n	800300a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d008      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fb0:	4b19      	ldr	r3, [pc, #100]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4916      	ldr	r1, [pc, #88]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d009      	beq.n	8002fe2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002fce:	4b12      	ldr	r3, [pc, #72]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	490e      	ldr	r1, [pc, #56]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fe2:	f000 f821 	bl	8003028 <HAL_RCC_GetSysClockFreq>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	; (8003018 <HAL_RCC_ClockConfig+0x1c4>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	091b      	lsrs	r3, r3, #4
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	490a      	ldr	r1, [pc, #40]	; (800301c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff4:	5ccb      	ldrb	r3, [r1, r3]
 8002ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8002ffa:	4a09      	ldr	r2, [pc, #36]	; (8003020 <HAL_RCC_ClockConfig+0x1cc>)
 8002ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ffe:	4b09      	ldr	r3, [pc, #36]	; (8003024 <HAL_RCC_ClockConfig+0x1d0>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff f92e 	bl	8002264 <HAL_InitTick>

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40022000 	.word	0x40022000
 8003018:	40021000 	.word	0x40021000
 800301c:	0800a0ec 	.word	0x0800a0ec
 8003020:	20000010 	.word	0x20000010
 8003024:	20000014 	.word	0x20000014

08003028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003028:	b490      	push	{r4, r7}
 800302a:	b08a      	sub	sp, #40	; 0x28
 800302c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800302e:	4b2a      	ldr	r3, [pc, #168]	; (80030d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003030:	1d3c      	adds	r4, r7, #4
 8003032:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003034:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003038:	f240 2301 	movw	r3, #513	; 0x201
 800303c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800303e:	2300      	movs	r3, #0
 8003040:	61fb      	str	r3, [r7, #28]
 8003042:	2300      	movs	r3, #0
 8003044:	61bb      	str	r3, [r7, #24]
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
 800304a:	2300      	movs	r3, #0
 800304c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800304e:	2300      	movs	r3, #0
 8003050:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003052:	4b22      	ldr	r3, [pc, #136]	; (80030dc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	f003 030c 	and.w	r3, r3, #12
 800305e:	2b04      	cmp	r3, #4
 8003060:	d002      	beq.n	8003068 <HAL_RCC_GetSysClockFreq+0x40>
 8003062:	2b08      	cmp	r3, #8
 8003064:	d003      	beq.n	800306e <HAL_RCC_GetSysClockFreq+0x46>
 8003066:	e02d      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003068:	4b1d      	ldr	r3, [pc, #116]	; (80030e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800306a:	623b      	str	r3, [r7, #32]
      break;
 800306c:	e02d      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	0c9b      	lsrs	r3, r3, #18
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800307a:	4413      	add	r3, r2
 800307c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003080:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d013      	beq.n	80030b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800308c:	4b13      	ldr	r3, [pc, #76]	; (80030dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	0c5b      	lsrs	r3, r3, #17
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800309a:	4413      	add	r3, r2
 800309c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80030a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	4a0e      	ldr	r2, [pc, #56]	; (80030e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030a6:	fb02 f203 	mul.w	r2, r2, r3
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
 80030b2:	e004      	b.n	80030be <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	4a0b      	ldr	r2, [pc, #44]	; (80030e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80030b8:	fb02 f303 	mul.w	r3, r2, r3
 80030bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80030be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c0:	623b      	str	r3, [r7, #32]
      break;
 80030c2:	e002      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030c4:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030c6:	623b      	str	r3, [r7, #32]
      break;
 80030c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ca:	6a3b      	ldr	r3, [r7, #32]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3728      	adds	r7, #40	; 0x28
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc90      	pop	{r4, r7}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	0800a0d8 	.word	0x0800a0d8
 80030dc:	40021000 	.word	0x40021000
 80030e0:	007a1200 	.word	0x007a1200
 80030e4:	003d0900 	.word	0x003d0900

080030e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030ec:	4b02      	ldr	r3, [pc, #8]	; (80030f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80030ee:	681b      	ldr	r3, [r3, #0]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr
 80030f8:	20000010 	.word	0x20000010

080030fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003100:	f7ff fff2 	bl	80030e8 <HAL_RCC_GetHCLKFreq>
 8003104:	4602      	mov	r2, r0
 8003106:	4b05      	ldr	r3, [pc, #20]	; (800311c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	0a1b      	lsrs	r3, r3, #8
 800310c:	f003 0307 	and.w	r3, r3, #7
 8003110:	4903      	ldr	r1, [pc, #12]	; (8003120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003112:	5ccb      	ldrb	r3, [r1, r3]
 8003114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003118:	4618      	mov	r0, r3
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40021000 	.word	0x40021000
 8003120:	0800a0fc 	.word	0x0800a0fc

08003124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003128:	f7ff ffde 	bl	80030e8 <HAL_RCC_GetHCLKFreq>
 800312c:	4602      	mov	r2, r0
 800312e:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	0adb      	lsrs	r3, r3, #11
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	4903      	ldr	r1, [pc, #12]	; (8003148 <HAL_RCC_GetPCLK2Freq+0x24>)
 800313a:	5ccb      	ldrb	r3, [r1, r3]
 800313c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003140:	4618      	mov	r0, r3
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	0800a0fc 	.word	0x0800a0fc

0800314c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003154:	4b0a      	ldr	r3, [pc, #40]	; (8003180 <RCC_Delay+0x34>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a0a      	ldr	r2, [pc, #40]	; (8003184 <RCC_Delay+0x38>)
 800315a:	fba2 2303 	umull	r2, r3, r2, r3
 800315e:	0a5b      	lsrs	r3, r3, #9
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	fb02 f303 	mul.w	r3, r2, r3
 8003166:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003168:	bf00      	nop
  }
  while (Delay --);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1e5a      	subs	r2, r3, #1
 800316e:	60fa      	str	r2, [r7, #12]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1f9      	bne.n	8003168 <RCC_Delay+0x1c>
}
 8003174:	bf00      	nop
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr
 8003180:	20000010 	.word	0x20000010
 8003184:	10624dd3 	.word	0x10624dd3

08003188 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e03f      	b.n	800321a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fe fcc0 	bl	8001b34 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2224      	movs	r2, #36	; 0x24
 80031b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031ca:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 fae3 	bl	8003798 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695a      	ldr	r2, [r3, #20]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031f0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68da      	ldr	r2, [r3, #12]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003200:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003222:	b480      	push	{r7}
 8003224:	b085      	sub	sp, #20
 8003226:	af00      	add	r7, sp, #0
 8003228:	60f8      	str	r0, [r7, #12]
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	4613      	mov	r3, r2
 800322e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b20      	cmp	r3, #32
 800323a:	d130      	bne.n	800329e <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <HAL_UART_Transmit_IT+0x26>
 8003242:	88fb      	ldrh	r3, [r7, #6]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e029      	b.n	80032a0 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_UART_Transmit_IT+0x38>
 8003256:	2302      	movs	r3, #2
 8003258:	e022      	b.n	80032a0 <HAL_UART_Transmit_IT+0x7e>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	88fa      	ldrh	r2, [r7, #6]
 800326c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	88fa      	ldrh	r2, [r7, #6]
 8003272:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2221      	movs	r2, #33	; 0x21
 800327e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003298:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	e000      	b.n	80032a0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800329e:	2302      	movs	r3, #2
  }
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bc80      	pop	{r7}
 80032a8:	4770      	bx	lr

080032aa <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032aa:	b480      	push	{r7}
 80032ac:	b085      	sub	sp, #20
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	60f8      	str	r0, [r7, #12]
 80032b2:	60b9      	str	r1, [r7, #8]
 80032b4:	4613      	mov	r3, r2
 80032b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b20      	cmp	r3, #32
 80032c2:	d140      	bne.n	8003346 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d002      	beq.n	80032d0 <HAL_UART_Receive_IT+0x26>
 80032ca:	88fb      	ldrh	r3, [r7, #6]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d101      	bne.n	80032d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e039      	b.n	8003348 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d101      	bne.n	80032e2 <HAL_UART_Receive_IT+0x38>
 80032de:	2302      	movs	r3, #2
 80032e0:	e032      	b.n	8003348 <HAL_UART_Receive_IT+0x9e>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	68ba      	ldr	r2, [r7, #8]
 80032ee:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	88fa      	ldrh	r2, [r7, #6]
 80032f4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	88fa      	ldrh	r2, [r7, #6]
 80032fa:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2222      	movs	r2, #34	; 0x22
 8003306:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003320:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	695a      	ldr	r2, [r3, #20]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f042 0220 	orr.w	r2, r2, #32
 8003340:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003342:	2300      	movs	r3, #0
 8003344:	e000      	b.n	8003348 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003346:	2302      	movs	r3, #2
  }
}
 8003348:	4618      	mov	r0, r3
 800334a:	3714      	adds	r7, #20
 800334c:	46bd      	mov	sp, r7
 800334e:	bc80      	pop	{r7}
 8003350:	4770      	bx	lr
	...

08003354 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003374:	2300      	movs	r3, #0
 8003376:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003378:	2300      	movs	r3, #0
 800337a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10d      	bne.n	80033a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f003 0320 	and.w	r3, r3, #32
 8003390:	2b00      	cmp	r3, #0
 8003392:	d008      	beq.n	80033a6 <HAL_UART_IRQHandler+0x52>
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f003 0320 	and.w	r3, r3, #32
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 f979 	bl	8003696 <UART_Receive_IT>
      return;
 80033a4:	e0cb      	b.n	800353e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 80ab 	beq.w	8003504 <HAL_UART_IRQHandler+0x1b0>
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d105      	bne.n	80033c4 <HAL_UART_IRQHandler+0x70>
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f000 80a0 	beq.w	8003504 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <HAL_UART_IRQHandler+0x90>
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d005      	beq.n	80033e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033dc:	f043 0201 	orr.w	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0304 	and.w	r3, r3, #4
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00a      	beq.n	8003404 <HAL_UART_IRQHandler+0xb0>
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033fc:	f043 0202 	orr.w	r2, r3, #2
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <HAL_UART_IRQHandler+0xd0>
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	d005      	beq.n	8003424 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800341c:	f043 0204 	orr.w	r2, r3, #4
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f003 0308 	and.w	r3, r3, #8
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_UART_IRQHandler+0xf0>
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800343c:	f043 0208 	orr.w	r2, r3, #8
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d077      	beq.n	800353c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b00      	cmp	r3, #0
 8003454:	d007      	beq.n	8003466 <HAL_UART_IRQHandler+0x112>
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	f003 0320 	and.w	r3, r3, #32
 800345c:	2b00      	cmp	r3, #0
 800345e:	d002      	beq.n	8003466 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 f918 	bl	8003696 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003470:	2b00      	cmp	r3, #0
 8003472:	bf14      	ite	ne
 8003474:	2301      	movne	r3, #1
 8003476:	2300      	moveq	r3, #0
 8003478:	b2db      	uxtb	r3, r3
 800347a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003480:	f003 0308 	and.w	r3, r3, #8
 8003484:	2b00      	cmp	r3, #0
 8003486:	d102      	bne.n	800348e <HAL_UART_IRQHandler+0x13a>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d031      	beq.n	80034f2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f863 	bl	800355a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d023      	beq.n	80034ea <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	695a      	ldr	r2, [r3, #20]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034b0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d013      	beq.n	80034e2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034be:	4a21      	ldr	r2, [pc, #132]	; (8003544 <HAL_UART_IRQHandler+0x1f0>)
 80034c0:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7ff f832 	bl	8002530 <HAL_DMA_Abort_IT>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d016      	beq.n	8003500 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034dc:	4610      	mov	r0, r2
 80034de:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e0:	e00e      	b.n	8003500 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f7fe fbe2 	bl	8001cac <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e8:	e00a      	b.n	8003500 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7fe fbde 	bl	8001cac <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034f0:	e006      	b.n	8003500 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fe fbda 	bl	8001cac <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80034fe:	e01d      	b.n	800353c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003500:	bf00      	nop
    return;
 8003502:	e01b      	b.n	800353c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800350a:	2b00      	cmp	r3, #0
 800350c:	d008      	beq.n	8003520 <HAL_UART_IRQHandler+0x1cc>
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f84f 	bl	80035bc <UART_Transmit_IT>
    return;
 800351e:	e00e      	b.n	800353e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003526:	2b00      	cmp	r3, #0
 8003528:	d009      	beq.n	800353e <HAL_UART_IRQHandler+0x1ea>
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003530:	2b00      	cmp	r3, #0
 8003532:	d004      	beq.n	800353e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f896 	bl	8003666 <UART_EndTransmit_IT>
    return;
 800353a:	e000      	b.n	800353e <HAL_UART_IRQHandler+0x1ea>
    return;
 800353c:	bf00      	nop
  }
}
 800353e:	3720      	adds	r7, #32
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	08003595 	.word	0x08003595

08003548 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr

0800355a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003570:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0201 	bic.w	r2, r2, #1
 8003580:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2220      	movs	r2, #32
 8003586:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr

08003594 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f7fe fb7c 	bl	8001cac <HAL_UART_ErrorCallback>
}
 80035b4:	bf00      	nop
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b21      	cmp	r3, #33	; 0x21
 80035ce:	d144      	bne.n	800365a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035d8:	d11a      	bne.n	8003610 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	881b      	ldrh	r3, [r3, #0]
 80035e4:	461a      	mov	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035ee:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d105      	bne.n	8003604 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	1c9a      	adds	r2, r3, #2
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	621a      	str	r2, [r3, #32]
 8003602:	e00e      	b.n	8003622 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	621a      	str	r2, [r3, #32]
 800360e:	e008      	b.n	8003622 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	1c59      	adds	r1, r3, #1
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6211      	str	r1, [r2, #32]
 800361a:	781a      	ldrb	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003626:	b29b      	uxth	r3, r3
 8003628:	3b01      	subs	r3, #1
 800362a:	b29b      	uxth	r3, r3
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	4619      	mov	r1, r3
 8003630:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10f      	bne.n	8003656 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003644:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003654:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003656:	2300      	movs	r3, #0
 8003658:	e000      	b.n	800365c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800365a:	2302      	movs	r3, #2
  }
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr

08003666 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68da      	ldr	r2, [r3, #12]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800367c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2220      	movs	r2, #32
 8003682:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff ff5e 	bl	8003548 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b084      	sub	sp, #16
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b22      	cmp	r3, #34	; 0x22
 80036a8:	d171      	bne.n	800378e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b2:	d123      	bne.n	80036fc <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b8:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10e      	bne.n	80036e0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	1c9a      	adds	r2, r3, #2
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	629a      	str	r2, [r3, #40]	; 0x28
 80036de:	e029      	b.n	8003734 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	629a      	str	r2, [r3, #40]	; 0x28
 80036fa:	e01b      	b.n	8003734 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10a      	bne.n	800371a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6858      	ldr	r0, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370e:	1c59      	adds	r1, r3, #1
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	6291      	str	r1, [r2, #40]	; 0x28
 8003714:	b2c2      	uxtb	r2, r0
 8003716:	701a      	strb	r2, [r3, #0]
 8003718:	e00c      	b.n	8003734 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	b2da      	uxtb	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003726:	1c58      	adds	r0, r3, #1
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	6288      	str	r0, [r1, #40]	; 0x28
 800372c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003738:	b29b      	uxth	r3, r3
 800373a:	3b01      	subs	r3, #1
 800373c:	b29b      	uxth	r3, r3
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	4619      	mov	r1, r3
 8003742:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003744:	2b00      	cmp	r3, #0
 8003746:	d120      	bne.n	800378a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68da      	ldr	r2, [r3, #12]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0220 	bic.w	r2, r2, #32
 8003756:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003766:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 0201 	bic.w	r2, r2, #1
 8003776:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7fe f985 	bl	8001a90 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003786:	2300      	movs	r3, #0
 8003788:	e002      	b.n	8003790 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e000      	b.n	8003790 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003798:	b5b0      	push	{r4, r5, r7, lr}
 800379a:	b084      	sub	sp, #16
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80037da:	f023 030c 	bic.w	r3, r3, #12
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6812      	ldr	r2, [r2, #0]
 80037e2:	68f9      	ldr	r1, [r7, #12]
 80037e4:	430b      	orrs	r3, r1
 80037e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a6f      	ldr	r2, [pc, #444]	; (80039c0 <UART_SetConfig+0x228>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d16b      	bne.n	80038e0 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003808:	f7ff fc8c 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 800380c:	4602      	mov	r2, r0
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	009a      	lsls	r2, r3, #2
 8003816:	441a      	add	r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003822:	4a68      	ldr	r2, [pc, #416]	; (80039c4 <UART_SetConfig+0x22c>)
 8003824:	fba2 2303 	umull	r2, r3, r2, r3
 8003828:	095b      	lsrs	r3, r3, #5
 800382a:	011c      	lsls	r4, r3, #4
 800382c:	f7ff fc7a 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 8003830:	4602      	mov	r2, r0
 8003832:	4613      	mov	r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	4413      	add	r3, r2
 8003838:	009a      	lsls	r2, r3, #2
 800383a:	441a      	add	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	fbb2 f5f3 	udiv	r5, r2, r3
 8003846:	f7ff fc6d 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 800384a:	4602      	mov	r2, r0
 800384c:	4613      	mov	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	009a      	lsls	r2, r3, #2
 8003854:	441a      	add	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	4a58      	ldr	r2, [pc, #352]	; (80039c4 <UART_SetConfig+0x22c>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	095b      	lsrs	r3, r3, #5
 8003868:	2264      	movs	r2, #100	; 0x64
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	1aeb      	subs	r3, r5, r3
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	3332      	adds	r3, #50	; 0x32
 8003874:	4a53      	ldr	r2, [pc, #332]	; (80039c4 <UART_SetConfig+0x22c>)
 8003876:	fba2 2303 	umull	r2, r3, r2, r3
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003880:	441c      	add	r4, r3
 8003882:	f7ff fc4f 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 8003886:	4602      	mov	r2, r0
 8003888:	4613      	mov	r3, r2
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	009a      	lsls	r2, r3, #2
 8003890:	441a      	add	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	fbb2 f5f3 	udiv	r5, r2, r3
 800389c:	f7ff fc42 	bl	8003124 <HAL_RCC_GetPCLK2Freq>
 80038a0:	4602      	mov	r2, r0
 80038a2:	4613      	mov	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4413      	add	r3, r2
 80038a8:	009a      	lsls	r2, r3, #2
 80038aa:	441a      	add	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b6:	4a43      	ldr	r2, [pc, #268]	; (80039c4 <UART_SetConfig+0x22c>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	095b      	lsrs	r3, r3, #5
 80038be:	2264      	movs	r2, #100	; 0x64
 80038c0:	fb02 f303 	mul.w	r3, r2, r3
 80038c4:	1aeb      	subs	r3, r5, r3
 80038c6:	011b      	lsls	r3, r3, #4
 80038c8:	3332      	adds	r3, #50	; 0x32
 80038ca:	4a3e      	ldr	r2, [pc, #248]	; (80039c4 <UART_SetConfig+0x22c>)
 80038cc:	fba2 2303 	umull	r2, r3, r2, r3
 80038d0:	095b      	lsrs	r3, r3, #5
 80038d2:	f003 020f 	and.w	r2, r3, #15
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4422      	add	r2, r4
 80038dc:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80038de:	e06a      	b.n	80039b6 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80038e0:	f7ff fc0c 	bl	80030fc <HAL_RCC_GetPCLK1Freq>
 80038e4:	4602      	mov	r2, r0
 80038e6:	4613      	mov	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	009a      	lsls	r2, r3, #2
 80038ee:	441a      	add	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fa:	4a32      	ldr	r2, [pc, #200]	; (80039c4 <UART_SetConfig+0x22c>)
 80038fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	011c      	lsls	r4, r3, #4
 8003904:	f7ff fbfa 	bl	80030fc <HAL_RCC_GetPCLK1Freq>
 8003908:	4602      	mov	r2, r0
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	009a      	lsls	r2, r3, #2
 8003912:	441a      	add	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	fbb2 f5f3 	udiv	r5, r2, r3
 800391e:	f7ff fbed 	bl	80030fc <HAL_RCC_GetPCLK1Freq>
 8003922:	4602      	mov	r2, r0
 8003924:	4613      	mov	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	4413      	add	r3, r2
 800392a:	009a      	lsls	r2, r3, #2
 800392c:	441a      	add	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	fbb2 f3f3 	udiv	r3, r2, r3
 8003938:	4a22      	ldr	r2, [pc, #136]	; (80039c4 <UART_SetConfig+0x22c>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	095b      	lsrs	r3, r3, #5
 8003940:	2264      	movs	r2, #100	; 0x64
 8003942:	fb02 f303 	mul.w	r3, r2, r3
 8003946:	1aeb      	subs	r3, r5, r3
 8003948:	011b      	lsls	r3, r3, #4
 800394a:	3332      	adds	r3, #50	; 0x32
 800394c:	4a1d      	ldr	r2, [pc, #116]	; (80039c4 <UART_SetConfig+0x22c>)
 800394e:	fba2 2303 	umull	r2, r3, r2, r3
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003958:	441c      	add	r4, r3
 800395a:	f7ff fbcf 	bl	80030fc <HAL_RCC_GetPCLK1Freq>
 800395e:	4602      	mov	r2, r0
 8003960:	4613      	mov	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4413      	add	r3, r2
 8003966:	009a      	lsls	r2, r3, #2
 8003968:	441a      	add	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	fbb2 f5f3 	udiv	r5, r2, r3
 8003974:	f7ff fbc2 	bl	80030fc <HAL_RCC_GetPCLK1Freq>
 8003978:	4602      	mov	r2, r0
 800397a:	4613      	mov	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	009a      	lsls	r2, r3, #2
 8003982:	441a      	add	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	fbb2 f3f3 	udiv	r3, r2, r3
 800398e:	4a0d      	ldr	r2, [pc, #52]	; (80039c4 <UART_SetConfig+0x22c>)
 8003990:	fba2 2303 	umull	r2, r3, r2, r3
 8003994:	095b      	lsrs	r3, r3, #5
 8003996:	2264      	movs	r2, #100	; 0x64
 8003998:	fb02 f303 	mul.w	r3, r2, r3
 800399c:	1aeb      	subs	r3, r5, r3
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	3332      	adds	r3, #50	; 0x32
 80039a2:	4a08      	ldr	r2, [pc, #32]	; (80039c4 <UART_SetConfig+0x22c>)
 80039a4:	fba2 2303 	umull	r2, r3, r2, r3
 80039a8:	095b      	lsrs	r3, r3, #5
 80039aa:	f003 020f 	and.w	r2, r3, #15
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4422      	add	r2, r4
 80039b4:	609a      	str	r2, [r3, #8]
}
 80039b6:	bf00      	nop
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bdb0      	pop	{r4, r5, r7, pc}
 80039be:	bf00      	nop
 80039c0:	40013800 	.word	0x40013800
 80039c4:	51eb851f 	.word	0x51eb851f

080039c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80039c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80039ca:	e003      	b.n	80039d4 <LoopCopyDataInit>

080039cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80039cc:	4b12      	ldr	r3, [pc, #72]	; (8003a18 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80039ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80039d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80039d2:	3104      	adds	r1, #4

080039d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80039d4:	4811      	ldr	r0, [pc, #68]	; (8003a1c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80039d6:	4b12      	ldr	r3, [pc, #72]	; (8003a20 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80039d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80039da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80039dc:	d3f6      	bcc.n	80039cc <CopyDataInit>
  ldr r2, =_sbss
 80039de:	4a11      	ldr	r2, [pc, #68]	; (8003a24 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80039e0:	e002      	b.n	80039e8 <LoopFillZerobss>

080039e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80039e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80039e4:	f842 3b04 	str.w	r3, [r2], #4

080039e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80039e8:	4b0f      	ldr	r3, [pc, #60]	; (8003a28 <LoopPaintStack+0x30>)
  cmp r2, r3
 80039ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80039ec:	d3f9      	bcc.n	80039e2 <FillZerobss>

  ldr r3, =0x55555555
 80039ee:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80039f2:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80039f6:	4a0c      	ldr	r2, [pc, #48]	; (8003a28 <LoopPaintStack+0x30>)

080039f8 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80039f8:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80039fc:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80039fe:	d1fb      	bne.n	80039f8 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003a00:	f7fe fafe 	bl	8002000 <SystemInit>
    bl  SystemCoreClockUpdate
 8003a04:	f7fe fb30 	bl	8002068 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8003a08:	f7fd fb0e 	bl	8001028 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8003a0c:	f000 f816 	bl	8003a3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003a10:	f7fd f9c8 	bl	8000da4 <main>
  b Infinite_Loop
 8003a14:	f000 b80a 	b.w	8003a2c <Default_Handler>
  ldr r3, =_sidata
 8003a18:	0800a4d8 	.word	0x0800a4d8
  ldr r0, =_sdata
 8003a1c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003a20:	200009c8 	.word	0x200009c8
  ldr r2, =_sbss
 8003a24:	200009c8 	.word	0x200009c8
  ldr r3, = _ebss
 8003a28:	20000ecc 	.word	0x20000ecc

08003a2c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003a2c:	e7fe      	b.n	8003a2c <Default_Handler>
	...

08003a30 <__errno>:
 8003a30:	4b01      	ldr	r3, [pc, #4]	; (8003a38 <__errno+0x8>)
 8003a32:	6818      	ldr	r0, [r3, #0]
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	2000001c 	.word	0x2000001c

08003a3c <__libc_init_array>:
 8003a3c:	b570      	push	{r4, r5, r6, lr}
 8003a3e:	2600      	movs	r6, #0
 8003a40:	4d0c      	ldr	r5, [pc, #48]	; (8003a74 <__libc_init_array+0x38>)
 8003a42:	4c0d      	ldr	r4, [pc, #52]	; (8003a78 <__libc_init_array+0x3c>)
 8003a44:	1b64      	subs	r4, r4, r5
 8003a46:	10a4      	asrs	r4, r4, #2
 8003a48:	42a6      	cmp	r6, r4
 8003a4a:	d109      	bne.n	8003a60 <__libc_init_array+0x24>
 8003a4c:	f006 f8fc 	bl	8009c48 <_init>
 8003a50:	2600      	movs	r6, #0
 8003a52:	4d0a      	ldr	r5, [pc, #40]	; (8003a7c <__libc_init_array+0x40>)
 8003a54:	4c0a      	ldr	r4, [pc, #40]	; (8003a80 <__libc_init_array+0x44>)
 8003a56:	1b64      	subs	r4, r4, r5
 8003a58:	10a4      	asrs	r4, r4, #2
 8003a5a:	42a6      	cmp	r6, r4
 8003a5c:	d105      	bne.n	8003a6a <__libc_init_array+0x2e>
 8003a5e:	bd70      	pop	{r4, r5, r6, pc}
 8003a60:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a64:	4798      	blx	r3
 8003a66:	3601      	adds	r6, #1
 8003a68:	e7ee      	b.n	8003a48 <__libc_init_array+0xc>
 8003a6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a6e:	4798      	blx	r3
 8003a70:	3601      	adds	r6, #1
 8003a72:	e7f2      	b.n	8003a5a <__libc_init_array+0x1e>
 8003a74:	0800a4cc 	.word	0x0800a4cc
 8003a78:	0800a4cc 	.word	0x0800a4cc
 8003a7c:	0800a4cc 	.word	0x0800a4cc
 8003a80:	0800a4d4 	.word	0x0800a4d4

08003a84 <malloc>:
 8003a84:	4b02      	ldr	r3, [pc, #8]	; (8003a90 <malloc+0xc>)
 8003a86:	4601      	mov	r1, r0
 8003a88:	6818      	ldr	r0, [r3, #0]
 8003a8a:	f000 b803 	b.w	8003a94 <_malloc_r>
 8003a8e:	bf00      	nop
 8003a90:	2000001c 	.word	0x2000001c

08003a94 <_malloc_r>:
 8003a94:	f101 030b 	add.w	r3, r1, #11
 8003a98:	2b16      	cmp	r3, #22
 8003a9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a9e:	4605      	mov	r5, r0
 8003aa0:	d906      	bls.n	8003ab0 <_malloc_r+0x1c>
 8003aa2:	f033 0707 	bics.w	r7, r3, #7
 8003aa6:	d504      	bpl.n	8003ab2 <_malloc_r+0x1e>
 8003aa8:	230c      	movs	r3, #12
 8003aaa:	602b      	str	r3, [r5, #0]
 8003aac:	2400      	movs	r4, #0
 8003aae:	e1ae      	b.n	8003e0e <_malloc_r+0x37a>
 8003ab0:	2710      	movs	r7, #16
 8003ab2:	42b9      	cmp	r1, r7
 8003ab4:	d8f8      	bhi.n	8003aa8 <_malloc_r+0x14>
 8003ab6:	4628      	mov	r0, r5
 8003ab8:	f000 fa36 	bl	8003f28 <__malloc_lock>
 8003abc:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8003ac0:	4ec3      	ldr	r6, [pc, #780]	; (8003dd0 <_malloc_r+0x33c>)
 8003ac2:	d238      	bcs.n	8003b36 <_malloc_r+0xa2>
 8003ac4:	f107 0208 	add.w	r2, r7, #8
 8003ac8:	4432      	add	r2, r6
 8003aca:	6854      	ldr	r4, [r2, #4]
 8003acc:	f1a2 0108 	sub.w	r1, r2, #8
 8003ad0:	428c      	cmp	r4, r1
 8003ad2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8003ad6:	d102      	bne.n	8003ade <_malloc_r+0x4a>
 8003ad8:	68d4      	ldr	r4, [r2, #12]
 8003ada:	42a2      	cmp	r2, r4
 8003adc:	d010      	beq.n	8003b00 <_malloc_r+0x6c>
 8003ade:	6863      	ldr	r3, [r4, #4]
 8003ae0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8003ae4:	f023 0303 	bic.w	r3, r3, #3
 8003ae8:	60ca      	str	r2, [r1, #12]
 8003aea:	4423      	add	r3, r4
 8003aec:	6091      	str	r1, [r2, #8]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	f042 0201 	orr.w	r2, r2, #1
 8003af4:	605a      	str	r2, [r3, #4]
 8003af6:	4628      	mov	r0, r5
 8003af8:	f000 fa1c 	bl	8003f34 <__malloc_unlock>
 8003afc:	3408      	adds	r4, #8
 8003afe:	e186      	b.n	8003e0e <_malloc_r+0x37a>
 8003b00:	3302      	adds	r3, #2
 8003b02:	4ab4      	ldr	r2, [pc, #720]	; (8003dd4 <_malloc_r+0x340>)
 8003b04:	6934      	ldr	r4, [r6, #16]
 8003b06:	4611      	mov	r1, r2
 8003b08:	4294      	cmp	r4, r2
 8003b0a:	d077      	beq.n	8003bfc <_malloc_r+0x168>
 8003b0c:	6860      	ldr	r0, [r4, #4]
 8003b0e:	f020 0c03 	bic.w	ip, r0, #3
 8003b12:	ebac 0007 	sub.w	r0, ip, r7
 8003b16:	280f      	cmp	r0, #15
 8003b18:	dd48      	ble.n	8003bac <_malloc_r+0x118>
 8003b1a:	19e1      	adds	r1, r4, r7
 8003b1c:	f040 0301 	orr.w	r3, r0, #1
 8003b20:	f047 0701 	orr.w	r7, r7, #1
 8003b24:	6067      	str	r7, [r4, #4]
 8003b26:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8003b2a:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8003b2e:	604b      	str	r3, [r1, #4]
 8003b30:	f844 000c 	str.w	r0, [r4, ip]
 8003b34:	e7df      	b.n	8003af6 <_malloc_r+0x62>
 8003b36:	0a7b      	lsrs	r3, r7, #9
 8003b38:	d02a      	beq.n	8003b90 <_malloc_r+0xfc>
 8003b3a:	2b04      	cmp	r3, #4
 8003b3c:	d812      	bhi.n	8003b64 <_malloc_r+0xd0>
 8003b3e:	09bb      	lsrs	r3, r7, #6
 8003b40:	3338      	adds	r3, #56	; 0x38
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8003b48:	6854      	ldr	r4, [r2, #4]
 8003b4a:	f1a2 0c08 	sub.w	ip, r2, #8
 8003b4e:	4564      	cmp	r4, ip
 8003b50:	d006      	beq.n	8003b60 <_malloc_r+0xcc>
 8003b52:	6862      	ldr	r2, [r4, #4]
 8003b54:	f022 0203 	bic.w	r2, r2, #3
 8003b58:	1bd0      	subs	r0, r2, r7
 8003b5a:	280f      	cmp	r0, #15
 8003b5c:	dd1c      	ble.n	8003b98 <_malloc_r+0x104>
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	3301      	adds	r3, #1
 8003b62:	e7ce      	b.n	8003b02 <_malloc_r+0x6e>
 8003b64:	2b14      	cmp	r3, #20
 8003b66:	d801      	bhi.n	8003b6c <_malloc_r+0xd8>
 8003b68:	335b      	adds	r3, #91	; 0x5b
 8003b6a:	e7ea      	b.n	8003b42 <_malloc_r+0xae>
 8003b6c:	2b54      	cmp	r3, #84	; 0x54
 8003b6e:	d802      	bhi.n	8003b76 <_malloc_r+0xe2>
 8003b70:	0b3b      	lsrs	r3, r7, #12
 8003b72:	336e      	adds	r3, #110	; 0x6e
 8003b74:	e7e5      	b.n	8003b42 <_malloc_r+0xae>
 8003b76:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003b7a:	d802      	bhi.n	8003b82 <_malloc_r+0xee>
 8003b7c:	0bfb      	lsrs	r3, r7, #15
 8003b7e:	3377      	adds	r3, #119	; 0x77
 8003b80:	e7df      	b.n	8003b42 <_malloc_r+0xae>
 8003b82:	f240 5254 	movw	r2, #1364	; 0x554
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d804      	bhi.n	8003b94 <_malloc_r+0x100>
 8003b8a:	0cbb      	lsrs	r3, r7, #18
 8003b8c:	337c      	adds	r3, #124	; 0x7c
 8003b8e:	e7d8      	b.n	8003b42 <_malloc_r+0xae>
 8003b90:	233f      	movs	r3, #63	; 0x3f
 8003b92:	e7d6      	b.n	8003b42 <_malloc_r+0xae>
 8003b94:	237e      	movs	r3, #126	; 0x7e
 8003b96:	e7d4      	b.n	8003b42 <_malloc_r+0xae>
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	68e1      	ldr	r1, [r4, #12]
 8003b9c:	db04      	blt.n	8003ba8 <_malloc_r+0x114>
 8003b9e:	68a3      	ldr	r3, [r4, #8]
 8003ba0:	60d9      	str	r1, [r3, #12]
 8003ba2:	608b      	str	r3, [r1, #8]
 8003ba4:	18a3      	adds	r3, r4, r2
 8003ba6:	e7a2      	b.n	8003aee <_malloc_r+0x5a>
 8003ba8:	460c      	mov	r4, r1
 8003baa:	e7d0      	b.n	8003b4e <_malloc_r+0xba>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003bb2:	db07      	blt.n	8003bc4 <_malloc_r+0x130>
 8003bb4:	44a4      	add	ip, r4
 8003bb6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003bba:	f043 0301 	orr.w	r3, r3, #1
 8003bbe:	f8cc 3004 	str.w	r3, [ip, #4]
 8003bc2:	e798      	b.n	8003af6 <_malloc_r+0x62>
 8003bc4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8003bc8:	6870      	ldr	r0, [r6, #4]
 8003bca:	f080 809e 	bcs.w	8003d0a <_malloc_r+0x276>
 8003bce:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8003bd2:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8003bd6:	f04f 0c01 	mov.w	ip, #1
 8003bda:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003bde:	ea4c 0000 	orr.w	r0, ip, r0
 8003be2:	3201      	adds	r2, #1
 8003be4:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8003be8:	6070      	str	r0, [r6, #4]
 8003bea:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8003bee:	3808      	subs	r0, #8
 8003bf0:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8003bf4:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8003bf8:	f8cc 400c 	str.w	r4, [ip, #12]
 8003bfc:	2001      	movs	r0, #1
 8003bfe:	109a      	asrs	r2, r3, #2
 8003c00:	fa00 f202 	lsl.w	r2, r0, r2
 8003c04:	6870      	ldr	r0, [r6, #4]
 8003c06:	4290      	cmp	r0, r2
 8003c08:	d326      	bcc.n	8003c58 <_malloc_r+0x1c4>
 8003c0a:	4210      	tst	r0, r2
 8003c0c:	d106      	bne.n	8003c1c <_malloc_r+0x188>
 8003c0e:	f023 0303 	bic.w	r3, r3, #3
 8003c12:	0052      	lsls	r2, r2, #1
 8003c14:	4210      	tst	r0, r2
 8003c16:	f103 0304 	add.w	r3, r3, #4
 8003c1a:	d0fa      	beq.n	8003c12 <_malloc_r+0x17e>
 8003c1c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8003c20:	46c1      	mov	r9, r8
 8003c22:	469e      	mov	lr, r3
 8003c24:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8003c28:	454c      	cmp	r4, r9
 8003c2a:	f040 80b3 	bne.w	8003d94 <_malloc_r+0x300>
 8003c2e:	f10e 0e01 	add.w	lr, lr, #1
 8003c32:	f01e 0f03 	tst.w	lr, #3
 8003c36:	f109 0908 	add.w	r9, r9, #8
 8003c3a:	d1f3      	bne.n	8003c24 <_malloc_r+0x190>
 8003c3c:	0798      	lsls	r0, r3, #30
 8003c3e:	f040 80ec 	bne.w	8003e1a <_malloc_r+0x386>
 8003c42:	6873      	ldr	r3, [r6, #4]
 8003c44:	ea23 0302 	bic.w	r3, r3, r2
 8003c48:	6073      	str	r3, [r6, #4]
 8003c4a:	6870      	ldr	r0, [r6, #4]
 8003c4c:	0052      	lsls	r2, r2, #1
 8003c4e:	4290      	cmp	r0, r2
 8003c50:	d302      	bcc.n	8003c58 <_malloc_r+0x1c4>
 8003c52:	2a00      	cmp	r2, #0
 8003c54:	f040 80ed 	bne.w	8003e32 <_malloc_r+0x39e>
 8003c58:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8003c5c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8003c60:	f021 0903 	bic.w	r9, r1, #3
 8003c64:	45b9      	cmp	r9, r7
 8003c66:	d304      	bcc.n	8003c72 <_malloc_r+0x1de>
 8003c68:	eba9 0207 	sub.w	r2, r9, r7
 8003c6c:	2a0f      	cmp	r2, #15
 8003c6e:	f300 8148 	bgt.w	8003f02 <_malloc_r+0x46e>
 8003c72:	4a59      	ldr	r2, [pc, #356]	; (8003dd8 <_malloc_r+0x344>)
 8003c74:	eb0b 0309 	add.w	r3, fp, r9
 8003c78:	6811      	ldr	r1, [r2, #0]
 8003c7a:	2008      	movs	r0, #8
 8003c7c:	3110      	adds	r1, #16
 8003c7e:	4439      	add	r1, r7
 8003c80:	9301      	str	r3, [sp, #4]
 8003c82:	9100      	str	r1, [sp, #0]
 8003c84:	f001 fbfc 	bl	8005480 <sysconf>
 8003c88:	e9dd 1300 	ldrd	r1, r3, [sp]
 8003c8c:	4680      	mov	r8, r0
 8003c8e:	4a53      	ldr	r2, [pc, #332]	; (8003ddc <_malloc_r+0x348>)
 8003c90:	6810      	ldr	r0, [r2, #0]
 8003c92:	3001      	adds	r0, #1
 8003c94:	bf1f      	itttt	ne
 8003c96:	f101 31ff 	addne.w	r1, r1, #4294967295
 8003c9a:	4441      	addne	r1, r8
 8003c9c:	f1c8 0000 	rsbne	r0, r8, #0
 8003ca0:	4001      	andne	r1, r0
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	e9cd 1300 	strd	r1, r3, [sp]
 8003ca8:	f7fd fa5a 	bl	8001160 <_sbrk_r>
 8003cac:	1c42      	adds	r2, r0, #1
 8003cae:	4604      	mov	r4, r0
 8003cb0:	f000 80fb 	beq.w	8003eaa <_malloc_r+0x416>
 8003cb4:	9b01      	ldr	r3, [sp, #4]
 8003cb6:	9900      	ldr	r1, [sp, #0]
 8003cb8:	4283      	cmp	r3, r0
 8003cba:	4a48      	ldr	r2, [pc, #288]	; (8003ddc <_malloc_r+0x348>)
 8003cbc:	d902      	bls.n	8003cc4 <_malloc_r+0x230>
 8003cbe:	45b3      	cmp	fp, r6
 8003cc0:	f040 80f3 	bne.w	8003eaa <_malloc_r+0x416>
 8003cc4:	f8df a120 	ldr.w	sl, [pc, #288]	; 8003de8 <_malloc_r+0x354>
 8003cc8:	42a3      	cmp	r3, r4
 8003cca:	f8da 0000 	ldr.w	r0, [sl]
 8003cce:	f108 3cff 	add.w	ip, r8, #4294967295
 8003cd2:	eb00 0e01 	add.w	lr, r0, r1
 8003cd6:	f8ca e000 	str.w	lr, [sl]
 8003cda:	f040 80ac 	bne.w	8003e36 <_malloc_r+0x3a2>
 8003cde:	ea13 0f0c 	tst.w	r3, ip
 8003ce2:	f040 80a8 	bne.w	8003e36 <_malloc_r+0x3a2>
 8003ce6:	68b3      	ldr	r3, [r6, #8]
 8003ce8:	4449      	add	r1, r9
 8003cea:	f041 0101 	orr.w	r1, r1, #1
 8003cee:	6059      	str	r1, [r3, #4]
 8003cf0:	4a3b      	ldr	r2, [pc, #236]	; (8003de0 <_malloc_r+0x34c>)
 8003cf2:	f8da 3000 	ldr.w	r3, [sl]
 8003cf6:	6811      	ldr	r1, [r2, #0]
 8003cf8:	428b      	cmp	r3, r1
 8003cfa:	bf88      	it	hi
 8003cfc:	6013      	strhi	r3, [r2, #0]
 8003cfe:	4a39      	ldr	r2, [pc, #228]	; (8003de4 <_malloc_r+0x350>)
 8003d00:	6811      	ldr	r1, [r2, #0]
 8003d02:	428b      	cmp	r3, r1
 8003d04:	bf88      	it	hi
 8003d06:	6013      	strhi	r3, [r2, #0]
 8003d08:	e0cf      	b.n	8003eaa <_malloc_r+0x416>
 8003d0a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8003d0e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8003d12:	d218      	bcs.n	8003d46 <_malloc_r+0x2b2>
 8003d14:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8003d18:	3238      	adds	r2, #56	; 0x38
 8003d1a:	f102 0e01 	add.w	lr, r2, #1
 8003d1e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8003d22:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8003d26:	45f0      	cmp	r8, lr
 8003d28:	d12b      	bne.n	8003d82 <_malloc_r+0x2ee>
 8003d2a:	f04f 0c01 	mov.w	ip, #1
 8003d2e:	1092      	asrs	r2, r2, #2
 8003d30:	fa0c f202 	lsl.w	r2, ip, r2
 8003d34:	4310      	orrs	r0, r2
 8003d36:	6070      	str	r0, [r6, #4]
 8003d38:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8003d3c:	f8c8 4008 	str.w	r4, [r8, #8]
 8003d40:	f8ce 400c 	str.w	r4, [lr, #12]
 8003d44:	e75a      	b.n	8003bfc <_malloc_r+0x168>
 8003d46:	2a14      	cmp	r2, #20
 8003d48:	d801      	bhi.n	8003d4e <_malloc_r+0x2ba>
 8003d4a:	325b      	adds	r2, #91	; 0x5b
 8003d4c:	e7e5      	b.n	8003d1a <_malloc_r+0x286>
 8003d4e:	2a54      	cmp	r2, #84	; 0x54
 8003d50:	d803      	bhi.n	8003d5a <_malloc_r+0x2c6>
 8003d52:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8003d56:	326e      	adds	r2, #110	; 0x6e
 8003d58:	e7df      	b.n	8003d1a <_malloc_r+0x286>
 8003d5a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003d5e:	d803      	bhi.n	8003d68 <_malloc_r+0x2d4>
 8003d60:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8003d64:	3277      	adds	r2, #119	; 0x77
 8003d66:	e7d8      	b.n	8003d1a <_malloc_r+0x286>
 8003d68:	f240 5e54 	movw	lr, #1364	; 0x554
 8003d6c:	4572      	cmp	r2, lr
 8003d6e:	bf96      	itet	ls
 8003d70:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8003d74:	227e      	movhi	r2, #126	; 0x7e
 8003d76:	327c      	addls	r2, #124	; 0x7c
 8003d78:	e7cf      	b.n	8003d1a <_malloc_r+0x286>
 8003d7a:	f8de e008 	ldr.w	lr, [lr, #8]
 8003d7e:	45f0      	cmp	r8, lr
 8003d80:	d005      	beq.n	8003d8e <_malloc_r+0x2fa>
 8003d82:	f8de 2004 	ldr.w	r2, [lr, #4]
 8003d86:	f022 0203 	bic.w	r2, r2, #3
 8003d8a:	4562      	cmp	r2, ip
 8003d8c:	d8f5      	bhi.n	8003d7a <_malloc_r+0x2e6>
 8003d8e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8003d92:	e7d1      	b.n	8003d38 <_malloc_r+0x2a4>
 8003d94:	6860      	ldr	r0, [r4, #4]
 8003d96:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8003d9a:	f020 0003 	bic.w	r0, r0, #3
 8003d9e:	eba0 0a07 	sub.w	sl, r0, r7
 8003da2:	f1ba 0f0f 	cmp.w	sl, #15
 8003da6:	dd21      	ble.n	8003dec <_malloc_r+0x358>
 8003da8:	68a3      	ldr	r3, [r4, #8]
 8003daa:	19e2      	adds	r2, r4, r7
 8003dac:	f047 0701 	orr.w	r7, r7, #1
 8003db0:	6067      	str	r7, [r4, #4]
 8003db2:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003db6:	f8cc 3008 	str.w	r3, [ip, #8]
 8003dba:	f04a 0301 	orr.w	r3, sl, #1
 8003dbe:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003dc2:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8003dc6:	6053      	str	r3, [r2, #4]
 8003dc8:	f844 a000 	str.w	sl, [r4, r0]
 8003dcc:	e693      	b.n	8003af6 <_malloc_r+0x62>
 8003dce:	bf00      	nop
 8003dd0:	20000448 	.word	0x20000448
 8003dd4:	20000450 	.word	0x20000450
 8003dd8:	20000e14 	.word	0x20000e14
 8003ddc:	20000850 	.word	0x20000850
 8003de0:	20000e0c 	.word	0x20000e0c
 8003de4:	20000e10 	.word	0x20000e10
 8003de8:	20000de4 	.word	0x20000de4
 8003dec:	f1ba 0f00 	cmp.w	sl, #0
 8003df0:	db11      	blt.n	8003e16 <_malloc_r+0x382>
 8003df2:	4420      	add	r0, r4
 8003df4:	6843      	ldr	r3, [r0, #4]
 8003df6:	f043 0301 	orr.w	r3, r3, #1
 8003dfa:	6043      	str	r3, [r0, #4]
 8003dfc:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8003e00:	4628      	mov	r0, r5
 8003e02:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003e06:	f8cc 3008 	str.w	r3, [ip, #8]
 8003e0a:	f000 f893 	bl	8003f34 <__malloc_unlock>
 8003e0e:	4620      	mov	r0, r4
 8003e10:	b003      	add	sp, #12
 8003e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e16:	4664      	mov	r4, ip
 8003e18:	e706      	b.n	8003c28 <_malloc_r+0x194>
 8003e1a:	f858 0908 	ldr.w	r0, [r8], #-8
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	4540      	cmp	r0, r8
 8003e22:	f43f af0b 	beq.w	8003c3c <_malloc_r+0x1a8>
 8003e26:	e710      	b.n	8003c4a <_malloc_r+0x1b6>
 8003e28:	3304      	adds	r3, #4
 8003e2a:	0052      	lsls	r2, r2, #1
 8003e2c:	4210      	tst	r0, r2
 8003e2e:	d0fb      	beq.n	8003e28 <_malloc_r+0x394>
 8003e30:	e6f4      	b.n	8003c1c <_malloc_r+0x188>
 8003e32:	4673      	mov	r3, lr
 8003e34:	e7fa      	b.n	8003e2c <_malloc_r+0x398>
 8003e36:	6810      	ldr	r0, [r2, #0]
 8003e38:	3001      	adds	r0, #1
 8003e3a:	bf1b      	ittet	ne
 8003e3c:	1ae3      	subne	r3, r4, r3
 8003e3e:	4473      	addne	r3, lr
 8003e40:	6014      	streq	r4, [r2, #0]
 8003e42:	f8ca 3000 	strne.w	r3, [sl]
 8003e46:	f014 0307 	ands.w	r3, r4, #7
 8003e4a:	bf0e      	itee	eq
 8003e4c:	4618      	moveq	r0, r3
 8003e4e:	f1c3 0008 	rsbne	r0, r3, #8
 8003e52:	1824      	addne	r4, r4, r0
 8003e54:	1862      	adds	r2, r4, r1
 8003e56:	ea02 010c 	and.w	r1, r2, ip
 8003e5a:	4480      	add	r8, r0
 8003e5c:	eba8 0801 	sub.w	r8, r8, r1
 8003e60:	ea08 080c 	and.w	r8, r8, ip
 8003e64:	4641      	mov	r1, r8
 8003e66:	4628      	mov	r0, r5
 8003e68:	9301      	str	r3, [sp, #4]
 8003e6a:	9200      	str	r2, [sp, #0]
 8003e6c:	f7fd f978 	bl	8001160 <_sbrk_r>
 8003e70:	1c43      	adds	r3, r0, #1
 8003e72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003e76:	d105      	bne.n	8003e84 <_malloc_r+0x3f0>
 8003e78:	b32b      	cbz	r3, 8003ec6 <_malloc_r+0x432>
 8003e7a:	f04f 0800 	mov.w	r8, #0
 8003e7e:	f1a3 0008 	sub.w	r0, r3, #8
 8003e82:	4410      	add	r0, r2
 8003e84:	f8da 2000 	ldr.w	r2, [sl]
 8003e88:	1b00      	subs	r0, r0, r4
 8003e8a:	4440      	add	r0, r8
 8003e8c:	4442      	add	r2, r8
 8003e8e:	f040 0001 	orr.w	r0, r0, #1
 8003e92:	45b3      	cmp	fp, r6
 8003e94:	60b4      	str	r4, [r6, #8]
 8003e96:	f8ca 2000 	str.w	r2, [sl]
 8003e9a:	6060      	str	r0, [r4, #4]
 8003e9c:	f43f af28 	beq.w	8003cf0 <_malloc_r+0x25c>
 8003ea0:	f1b9 0f0f 	cmp.w	r9, #15
 8003ea4:	d812      	bhi.n	8003ecc <_malloc_r+0x438>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	6063      	str	r3, [r4, #4]
 8003eaa:	68b3      	ldr	r3, [r6, #8]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f023 0303 	bic.w	r3, r3, #3
 8003eb2:	42bb      	cmp	r3, r7
 8003eb4:	eba3 0207 	sub.w	r2, r3, r7
 8003eb8:	d301      	bcc.n	8003ebe <_malloc_r+0x42a>
 8003eba:	2a0f      	cmp	r2, #15
 8003ebc:	dc21      	bgt.n	8003f02 <_malloc_r+0x46e>
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	f000 f838 	bl	8003f34 <__malloc_unlock>
 8003ec4:	e5f2      	b.n	8003aac <_malloc_r+0x18>
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	4698      	mov	r8, r3
 8003eca:	e7db      	b.n	8003e84 <_malloc_r+0x3f0>
 8003ecc:	2205      	movs	r2, #5
 8003ece:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003ed2:	f1a9 090c 	sub.w	r9, r9, #12
 8003ed6:	f029 0907 	bic.w	r9, r9, #7
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	ea43 0309 	orr.w	r3, r3, r9
 8003ee2:	f8cb 3004 	str.w	r3, [fp, #4]
 8003ee6:	f1b9 0f0f 	cmp.w	r9, #15
 8003eea:	eb0b 0309 	add.w	r3, fp, r9
 8003eee:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8003ef2:	f67f aefd 	bls.w	8003cf0 <_malloc_r+0x25c>
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	f10b 0108 	add.w	r1, fp, #8
 8003efc:	f003 fda8 	bl	8007a50 <_free_r>
 8003f00:	e6f6      	b.n	8003cf0 <_malloc_r+0x25c>
 8003f02:	68b4      	ldr	r4, [r6, #8]
 8003f04:	f047 0301 	orr.w	r3, r7, #1
 8003f08:	f042 0201 	orr.w	r2, r2, #1
 8003f0c:	4427      	add	r7, r4
 8003f0e:	6063      	str	r3, [r4, #4]
 8003f10:	60b7      	str	r7, [r6, #8]
 8003f12:	607a      	str	r2, [r7, #4]
 8003f14:	e5ef      	b.n	8003af6 <_malloc_r+0x62>
 8003f16:	bf00      	nop

08003f18 <memset>:
 8003f18:	4603      	mov	r3, r0
 8003f1a:	4402      	add	r2, r0
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d100      	bne.n	8003f22 <memset+0xa>
 8003f20:	4770      	bx	lr
 8003f22:	f803 1b01 	strb.w	r1, [r3], #1
 8003f26:	e7f9      	b.n	8003f1c <memset+0x4>

08003f28 <__malloc_lock>:
 8003f28:	4801      	ldr	r0, [pc, #4]	; (8003f30 <__malloc_lock+0x8>)
 8003f2a:	f003 be77 	b.w	8007c1c <__retarget_lock_acquire_recursive>
 8003f2e:	bf00      	nop
 8003f30:	20000ec0 	.word	0x20000ec0

08003f34 <__malloc_unlock>:
 8003f34:	4801      	ldr	r0, [pc, #4]	; (8003f3c <__malloc_unlock+0x8>)
 8003f36:	f003 be72 	b.w	8007c1e <__retarget_lock_release_recursive>
 8003f3a:	bf00      	nop
 8003f3c:	20000ec0 	.word	0x20000ec0

08003f40 <printf>:
 8003f40:	b40f      	push	{r0, r1, r2, r3}
 8003f42:	b507      	push	{r0, r1, r2, lr}
 8003f44:	4906      	ldr	r1, [pc, #24]	; (8003f60 <printf+0x20>)
 8003f46:	ab04      	add	r3, sp, #16
 8003f48:	6808      	ldr	r0, [r1, #0]
 8003f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f4e:	6881      	ldr	r1, [r0, #8]
 8003f50:	9301      	str	r3, [sp, #4]
 8003f52:	f001 faa3 	bl	800549c <_vfprintf_r>
 8003f56:	b003      	add	sp, #12
 8003f58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f5c:	b004      	add	sp, #16
 8003f5e:	4770      	bx	lr
 8003f60:	2000001c 	.word	0x2000001c

08003f64 <setvbuf>:
 8003f64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003f68:	461d      	mov	r5, r3
 8003f6a:	4b59      	ldr	r3, [pc, #356]	; (80040d0 <setvbuf+0x16c>)
 8003f6c:	4604      	mov	r4, r0
 8003f6e:	681f      	ldr	r7, [r3, #0]
 8003f70:	460e      	mov	r6, r1
 8003f72:	4690      	mov	r8, r2
 8003f74:	b127      	cbz	r7, 8003f80 <setvbuf+0x1c>
 8003f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f78:	b913      	cbnz	r3, 8003f80 <setvbuf+0x1c>
 8003f7a:	4638      	mov	r0, r7
 8003f7c:	f003 fcd8 	bl	8007930 <__sinit>
 8003f80:	f1b8 0f02 	cmp.w	r8, #2
 8003f84:	d006      	beq.n	8003f94 <setvbuf+0x30>
 8003f86:	f1b8 0f01 	cmp.w	r8, #1
 8003f8a:	f200 809b 	bhi.w	80040c4 <setvbuf+0x160>
 8003f8e:	2d00      	cmp	r5, #0
 8003f90:	f2c0 8098 	blt.w	80040c4 <setvbuf+0x160>
 8003f94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f96:	07db      	lsls	r3, r3, #31
 8003f98:	d405      	bmi.n	8003fa6 <setvbuf+0x42>
 8003f9a:	89a3      	ldrh	r3, [r4, #12]
 8003f9c:	0598      	lsls	r0, r3, #22
 8003f9e:	d402      	bmi.n	8003fa6 <setvbuf+0x42>
 8003fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003fa2:	f003 fe3b 	bl	8007c1c <__retarget_lock_acquire_recursive>
 8003fa6:	4621      	mov	r1, r4
 8003fa8:	4638      	mov	r0, r7
 8003faa:	f003 fc55 	bl	8007858 <_fflush_r>
 8003fae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003fb0:	b141      	cbz	r1, 8003fc4 <setvbuf+0x60>
 8003fb2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8003fb6:	4299      	cmp	r1, r3
 8003fb8:	d002      	beq.n	8003fc0 <setvbuf+0x5c>
 8003fba:	4638      	mov	r0, r7
 8003fbc:	f003 fd48 	bl	8007a50 <_free_r>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	6323      	str	r3, [r4, #48]	; 0x30
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	61a3      	str	r3, [r4, #24]
 8003fc8:	6063      	str	r3, [r4, #4]
 8003fca:	89a3      	ldrh	r3, [r4, #12]
 8003fcc:	0619      	lsls	r1, r3, #24
 8003fce:	d503      	bpl.n	8003fd8 <setvbuf+0x74>
 8003fd0:	4638      	mov	r0, r7
 8003fd2:	6921      	ldr	r1, [r4, #16]
 8003fd4:	f003 fd3c 	bl	8007a50 <_free_r>
 8003fd8:	89a3      	ldrh	r3, [r4, #12]
 8003fda:	f1b8 0f02 	cmp.w	r8, #2
 8003fde:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003fe2:	f023 0303 	bic.w	r3, r3, #3
 8003fe6:	81a3      	strh	r3, [r4, #12]
 8003fe8:	d068      	beq.n	80040bc <setvbuf+0x158>
 8003fea:	ab01      	add	r3, sp, #4
 8003fec:	466a      	mov	r2, sp
 8003fee:	4621      	mov	r1, r4
 8003ff0:	4638      	mov	r0, r7
 8003ff2:	f003 fe15 	bl	8007c20 <__swhatbuf_r>
 8003ff6:	89a3      	ldrh	r3, [r4, #12]
 8003ff8:	4318      	orrs	r0, r3
 8003ffa:	81a0      	strh	r0, [r4, #12]
 8003ffc:	bb35      	cbnz	r5, 800404c <setvbuf+0xe8>
 8003ffe:	9d00      	ldr	r5, [sp, #0]
 8004000:	4628      	mov	r0, r5
 8004002:	f7ff fd3f 	bl	8003a84 <malloc>
 8004006:	4606      	mov	r6, r0
 8004008:	2800      	cmp	r0, #0
 800400a:	d152      	bne.n	80040b2 <setvbuf+0x14e>
 800400c:	f8dd 9000 	ldr.w	r9, [sp]
 8004010:	45a9      	cmp	r9, r5
 8004012:	d147      	bne.n	80040a4 <setvbuf+0x140>
 8004014:	f04f 35ff 	mov.w	r5, #4294967295
 8004018:	2200      	movs	r2, #0
 800401a:	60a2      	str	r2, [r4, #8]
 800401c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004020:	6022      	str	r2, [r4, #0]
 8004022:	6122      	str	r2, [r4, #16]
 8004024:	2201      	movs	r2, #1
 8004026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800402a:	6162      	str	r2, [r4, #20]
 800402c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800402e:	f043 0302 	orr.w	r3, r3, #2
 8004032:	07d2      	lsls	r2, r2, #31
 8004034:	81a3      	strh	r3, [r4, #12]
 8004036:	d405      	bmi.n	8004044 <setvbuf+0xe0>
 8004038:	f413 7f00 	tst.w	r3, #512	; 0x200
 800403c:	d102      	bne.n	8004044 <setvbuf+0xe0>
 800403e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004040:	f003 fded 	bl	8007c1e <__retarget_lock_release_recursive>
 8004044:	4628      	mov	r0, r5
 8004046:	b003      	add	sp, #12
 8004048:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800404c:	2e00      	cmp	r6, #0
 800404e:	d0d7      	beq.n	8004000 <setvbuf+0x9c>
 8004050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004052:	b913      	cbnz	r3, 800405a <setvbuf+0xf6>
 8004054:	4638      	mov	r0, r7
 8004056:	f003 fc6b 	bl	8007930 <__sinit>
 800405a:	9b00      	ldr	r3, [sp, #0]
 800405c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004060:	42ab      	cmp	r3, r5
 8004062:	bf18      	it	ne
 8004064:	89a3      	ldrhne	r3, [r4, #12]
 8004066:	6026      	str	r6, [r4, #0]
 8004068:	bf1c      	itt	ne
 800406a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800406e:	81a3      	strhne	r3, [r4, #12]
 8004070:	f1b8 0f01 	cmp.w	r8, #1
 8004074:	bf02      	ittt	eq
 8004076:	89a3      	ldrheq	r3, [r4, #12]
 8004078:	f043 0301 	orreq.w	r3, r3, #1
 800407c:	81a3      	strheq	r3, [r4, #12]
 800407e:	89a2      	ldrh	r2, [r4, #12]
 8004080:	f012 0308 	ands.w	r3, r2, #8
 8004084:	d01c      	beq.n	80040c0 <setvbuf+0x15c>
 8004086:	07d3      	lsls	r3, r2, #31
 8004088:	bf41      	itttt	mi
 800408a:	2300      	movmi	r3, #0
 800408c:	426d      	negmi	r5, r5
 800408e:	60a3      	strmi	r3, [r4, #8]
 8004090:	61a5      	strmi	r5, [r4, #24]
 8004092:	bf58      	it	pl
 8004094:	60a5      	strpl	r5, [r4, #8]
 8004096:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8004098:	f015 0501 	ands.w	r5, r5, #1
 800409c:	d115      	bne.n	80040ca <setvbuf+0x166>
 800409e:	f412 7f00 	tst.w	r2, #512	; 0x200
 80040a2:	e7cb      	b.n	800403c <setvbuf+0xd8>
 80040a4:	4648      	mov	r0, r9
 80040a6:	f7ff fced 	bl	8003a84 <malloc>
 80040aa:	4606      	mov	r6, r0
 80040ac:	2800      	cmp	r0, #0
 80040ae:	d0b1      	beq.n	8004014 <setvbuf+0xb0>
 80040b0:	464d      	mov	r5, r9
 80040b2:	89a3      	ldrh	r3, [r4, #12]
 80040b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040b8:	81a3      	strh	r3, [r4, #12]
 80040ba:	e7c9      	b.n	8004050 <setvbuf+0xec>
 80040bc:	2500      	movs	r5, #0
 80040be:	e7ab      	b.n	8004018 <setvbuf+0xb4>
 80040c0:	60a3      	str	r3, [r4, #8]
 80040c2:	e7e8      	b.n	8004096 <setvbuf+0x132>
 80040c4:	f04f 35ff 	mov.w	r5, #4294967295
 80040c8:	e7bc      	b.n	8004044 <setvbuf+0xe0>
 80040ca:	2500      	movs	r5, #0
 80040cc:	e7ba      	b.n	8004044 <setvbuf+0xe0>
 80040ce:	bf00      	nop
 80040d0:	2000001c 	.word	0x2000001c

080040d4 <_svfprintf_r>:
 80040d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040d8:	b0d3      	sub	sp, #332	; 0x14c
 80040da:	468b      	mov	fp, r1
 80040dc:	9207      	str	r2, [sp, #28]
 80040de:	461e      	mov	r6, r3
 80040e0:	4681      	mov	r9, r0
 80040e2:	f003 fd95 	bl	8007c10 <_localeconv_r>
 80040e6:	6803      	ldr	r3, [r0, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	9318      	str	r3, [sp, #96]	; 0x60
 80040ec:	f7fc f830 	bl	8000150 <strlen>
 80040f0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80040f4:	9012      	str	r0, [sp, #72]	; 0x48
 80040f6:	061a      	lsls	r2, r3, #24
 80040f8:	d518      	bpl.n	800412c <_svfprintf_r+0x58>
 80040fa:	f8db 3010 	ldr.w	r3, [fp, #16]
 80040fe:	b9ab      	cbnz	r3, 800412c <_svfprintf_r+0x58>
 8004100:	2140      	movs	r1, #64	; 0x40
 8004102:	4648      	mov	r0, r9
 8004104:	f7ff fcc6 	bl	8003a94 <_malloc_r>
 8004108:	f8cb 0000 	str.w	r0, [fp]
 800410c:	f8cb 0010 	str.w	r0, [fp, #16]
 8004110:	b948      	cbnz	r0, 8004126 <_svfprintf_r+0x52>
 8004112:	230c      	movs	r3, #12
 8004114:	f8c9 3000 	str.w	r3, [r9]
 8004118:	f04f 33ff 	mov.w	r3, #4294967295
 800411c:	9313      	str	r3, [sp, #76]	; 0x4c
 800411e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004120:	b053      	add	sp, #332	; 0x14c
 8004122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004126:	2340      	movs	r3, #64	; 0x40
 8004128:	f8cb 3014 	str.w	r3, [fp, #20]
 800412c:	2500      	movs	r5, #0
 800412e:	2200      	movs	r2, #0
 8004130:	2300      	movs	r3, #0
 8004132:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8004136:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800413a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800413e:	ac29      	add	r4, sp, #164	; 0xa4
 8004140:	9426      	str	r4, [sp, #152]	; 0x98
 8004142:	9508      	str	r5, [sp, #32]
 8004144:	950e      	str	r5, [sp, #56]	; 0x38
 8004146:	9516      	str	r5, [sp, #88]	; 0x58
 8004148:	9519      	str	r5, [sp, #100]	; 0x64
 800414a:	9513      	str	r5, [sp, #76]	; 0x4c
 800414c:	9b07      	ldr	r3, [sp, #28]
 800414e:	461d      	mov	r5, r3
 8004150:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004154:	b10a      	cbz	r2, 800415a <_svfprintf_r+0x86>
 8004156:	2a25      	cmp	r2, #37	; 0x25
 8004158:	d1f9      	bne.n	800414e <_svfprintf_r+0x7a>
 800415a:	9b07      	ldr	r3, [sp, #28]
 800415c:	1aef      	subs	r7, r5, r3
 800415e:	d00d      	beq.n	800417c <_svfprintf_r+0xa8>
 8004160:	e9c4 3700 	strd	r3, r7, [r4]
 8004164:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004166:	443b      	add	r3, r7
 8004168:	9328      	str	r3, [sp, #160]	; 0xa0
 800416a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800416c:	3301      	adds	r3, #1
 800416e:	2b07      	cmp	r3, #7
 8004170:	9327      	str	r3, [sp, #156]	; 0x9c
 8004172:	dc78      	bgt.n	8004266 <_svfprintf_r+0x192>
 8004174:	3408      	adds	r4, #8
 8004176:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004178:	443b      	add	r3, r7
 800417a:	9313      	str	r3, [sp, #76]	; 0x4c
 800417c:	782b      	ldrb	r3, [r5, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	f001 8142 	beq.w	8005408 <_svfprintf_r+0x1334>
 8004184:	2300      	movs	r3, #0
 8004186:	f04f 38ff 	mov.w	r8, #4294967295
 800418a:	469a      	mov	sl, r3
 800418c:	270a      	movs	r7, #10
 800418e:	212b      	movs	r1, #43	; 0x2b
 8004190:	3501      	adds	r5, #1
 8004192:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004196:	9314      	str	r3, [sp, #80]	; 0x50
 8004198:	462a      	mov	r2, r5
 800419a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800419e:	930b      	str	r3, [sp, #44]	; 0x2c
 80041a0:	920f      	str	r2, [sp, #60]	; 0x3c
 80041a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041a4:	3b20      	subs	r3, #32
 80041a6:	2b5a      	cmp	r3, #90	; 0x5a
 80041a8:	f200 85a0 	bhi.w	8004cec <_svfprintf_r+0xc18>
 80041ac:	e8df f013 	tbh	[pc, r3, lsl #1]
 80041b0:	059e007e 	.word	0x059e007e
 80041b4:	0086059e 	.word	0x0086059e
 80041b8:	059e059e 	.word	0x059e059e
 80041bc:	0065059e 	.word	0x0065059e
 80041c0:	059e059e 	.word	0x059e059e
 80041c4:	00930089 	.word	0x00930089
 80041c8:	0090059e 	.word	0x0090059e
 80041cc:	059e0096 	.word	0x059e0096
 80041d0:	00b300b0 	.word	0x00b300b0
 80041d4:	00b300b3 	.word	0x00b300b3
 80041d8:	00b300b3 	.word	0x00b300b3
 80041dc:	00b300b3 	.word	0x00b300b3
 80041e0:	00b300b3 	.word	0x00b300b3
 80041e4:	059e059e 	.word	0x059e059e
 80041e8:	059e059e 	.word	0x059e059e
 80041ec:	059e059e 	.word	0x059e059e
 80041f0:	011d059e 	.word	0x011d059e
 80041f4:	00e0059e 	.word	0x00e0059e
 80041f8:	011d00f3 	.word	0x011d00f3
 80041fc:	011d011d 	.word	0x011d011d
 8004200:	059e059e 	.word	0x059e059e
 8004204:	059e059e 	.word	0x059e059e
 8004208:	059e00c3 	.word	0x059e00c3
 800420c:	0471059e 	.word	0x0471059e
 8004210:	059e059e 	.word	0x059e059e
 8004214:	04b8059e 	.word	0x04b8059e
 8004218:	04da059e 	.word	0x04da059e
 800421c:	059e059e 	.word	0x059e059e
 8004220:	059e04f9 	.word	0x059e04f9
 8004224:	059e059e 	.word	0x059e059e
 8004228:	059e059e 	.word	0x059e059e
 800422c:	059e059e 	.word	0x059e059e
 8004230:	011d059e 	.word	0x011d059e
 8004234:	00e0059e 	.word	0x00e0059e
 8004238:	011d00f5 	.word	0x011d00f5
 800423c:	011d011d 	.word	0x011d011d
 8004240:	00f500c6 	.word	0x00f500c6
 8004244:	059e00da 	.word	0x059e00da
 8004248:	059e00d3 	.word	0x059e00d3
 800424c:	0473044e 	.word	0x0473044e
 8004250:	00da04a7 	.word	0x00da04a7
 8004254:	04b8059e 	.word	0x04b8059e
 8004258:	04dc007c 	.word	0x04dc007c
 800425c:	059e059e 	.word	0x059e059e
 8004260:	059e0516 	.word	0x059e0516
 8004264:	007c      	.short	0x007c
 8004266:	4659      	mov	r1, fp
 8004268:	4648      	mov	r0, r9
 800426a:	aa26      	add	r2, sp, #152	; 0x98
 800426c:	f004 f91e 	bl	80084ac <__ssprint_r>
 8004270:	2800      	cmp	r0, #0
 8004272:	f040 8128 	bne.w	80044c6 <_svfprintf_r+0x3f2>
 8004276:	ac29      	add	r4, sp, #164	; 0xa4
 8004278:	e77d      	b.n	8004176 <_svfprintf_r+0xa2>
 800427a:	4648      	mov	r0, r9
 800427c:	f003 fcc8 	bl	8007c10 <_localeconv_r>
 8004280:	6843      	ldr	r3, [r0, #4]
 8004282:	4618      	mov	r0, r3
 8004284:	9319      	str	r3, [sp, #100]	; 0x64
 8004286:	f7fb ff63 	bl	8000150 <strlen>
 800428a:	9016      	str	r0, [sp, #88]	; 0x58
 800428c:	4648      	mov	r0, r9
 800428e:	f003 fcbf 	bl	8007c10 <_localeconv_r>
 8004292:	6883      	ldr	r3, [r0, #8]
 8004294:	212b      	movs	r1, #43	; 0x2b
 8004296:	930e      	str	r3, [sp, #56]	; 0x38
 8004298:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800429a:	b12b      	cbz	r3, 80042a8 <_svfprintf_r+0x1d4>
 800429c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800429e:	b11b      	cbz	r3, 80042a8 <_svfprintf_r+0x1d4>
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b10b      	cbz	r3, 80042a8 <_svfprintf_r+0x1d4>
 80042a4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80042a8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80042aa:	e775      	b.n	8004198 <_svfprintf_r+0xc4>
 80042ac:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1f9      	bne.n	80042a8 <_svfprintf_r+0x1d4>
 80042b4:	2320      	movs	r3, #32
 80042b6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80042ba:	e7f5      	b.n	80042a8 <_svfprintf_r+0x1d4>
 80042bc:	f04a 0a01 	orr.w	sl, sl, #1
 80042c0:	e7f2      	b.n	80042a8 <_svfprintf_r+0x1d4>
 80042c2:	f856 3b04 	ldr.w	r3, [r6], #4
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	9314      	str	r3, [sp, #80]	; 0x50
 80042ca:	daed      	bge.n	80042a8 <_svfprintf_r+0x1d4>
 80042cc:	425b      	negs	r3, r3
 80042ce:	9314      	str	r3, [sp, #80]	; 0x50
 80042d0:	f04a 0a04 	orr.w	sl, sl, #4
 80042d4:	e7e8      	b.n	80042a8 <_svfprintf_r+0x1d4>
 80042d6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80042da:	e7e5      	b.n	80042a8 <_svfprintf_r+0x1d4>
 80042dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80042de:	f812 3b01 	ldrb.w	r3, [r2], #1
 80042e2:	2b2a      	cmp	r3, #42	; 0x2a
 80042e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80042e6:	d110      	bne.n	800430a <_svfprintf_r+0x236>
 80042e8:	f856 0b04 	ldr.w	r0, [r6], #4
 80042ec:	920f      	str	r2, [sp, #60]	; 0x3c
 80042ee:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80042f2:	e7d9      	b.n	80042a8 <_svfprintf_r+0x1d4>
 80042f4:	fb07 3808 	mla	r8, r7, r8, r3
 80042f8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80042fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80042fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004300:	3b30      	subs	r3, #48	; 0x30
 8004302:	2b09      	cmp	r3, #9
 8004304:	d9f6      	bls.n	80042f4 <_svfprintf_r+0x220>
 8004306:	920f      	str	r2, [sp, #60]	; 0x3c
 8004308:	e74b      	b.n	80041a2 <_svfprintf_r+0xce>
 800430a:	f04f 0800 	mov.w	r8, #0
 800430e:	e7f6      	b.n	80042fe <_svfprintf_r+0x22a>
 8004310:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8004314:	e7c8      	b.n	80042a8 <_svfprintf_r+0x1d4>
 8004316:	2300      	movs	r3, #0
 8004318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800431a:	9314      	str	r3, [sp, #80]	; 0x50
 800431c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800431e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004320:	3b30      	subs	r3, #48	; 0x30
 8004322:	fb07 3300 	mla	r3, r7, r0, r3
 8004326:	9314      	str	r3, [sp, #80]	; 0x50
 8004328:	f812 3b01 	ldrb.w	r3, [r2], #1
 800432c:	930b      	str	r3, [sp, #44]	; 0x2c
 800432e:	3b30      	subs	r3, #48	; 0x30
 8004330:	2b09      	cmp	r3, #9
 8004332:	d9f3      	bls.n	800431c <_svfprintf_r+0x248>
 8004334:	e7e7      	b.n	8004306 <_svfprintf_r+0x232>
 8004336:	f04a 0a08 	orr.w	sl, sl, #8
 800433a:	e7b5      	b.n	80042a8 <_svfprintf_r+0x1d4>
 800433c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	2b68      	cmp	r3, #104	; 0x68
 8004342:	bf01      	itttt	eq
 8004344:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8004346:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800434a:	3301      	addeq	r3, #1
 800434c:	930f      	streq	r3, [sp, #60]	; 0x3c
 800434e:	bf18      	it	ne
 8004350:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8004354:	e7a8      	b.n	80042a8 <_svfprintf_r+0x1d4>
 8004356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	2b6c      	cmp	r3, #108	; 0x6c
 800435c:	d105      	bne.n	800436a <_svfprintf_r+0x296>
 800435e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004360:	3301      	adds	r3, #1
 8004362:	930f      	str	r3, [sp, #60]	; 0x3c
 8004364:	f04a 0a20 	orr.w	sl, sl, #32
 8004368:	e79e      	b.n	80042a8 <_svfprintf_r+0x1d4>
 800436a:	f04a 0a10 	orr.w	sl, sl, #16
 800436e:	e79b      	b.n	80042a8 <_svfprintf_r+0x1d4>
 8004370:	4632      	mov	r2, r6
 8004372:	2000      	movs	r0, #0
 8004374:	f852 3b04 	ldr.w	r3, [r2], #4
 8004378:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800437c:	920a      	str	r2, [sp, #40]	; 0x28
 800437e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004382:	ab39      	add	r3, sp, #228	; 0xe4
 8004384:	4607      	mov	r7, r0
 8004386:	f04f 0801 	mov.w	r8, #1
 800438a:	4606      	mov	r6, r0
 800438c:	4605      	mov	r5, r0
 800438e:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8004392:	9307      	str	r3, [sp, #28]
 8004394:	e1a9      	b.n	80046ea <_svfprintf_r+0x616>
 8004396:	f04a 0a10 	orr.w	sl, sl, #16
 800439a:	f01a 0f20 	tst.w	sl, #32
 800439e:	d011      	beq.n	80043c4 <_svfprintf_r+0x2f0>
 80043a0:	3607      	adds	r6, #7
 80043a2:	f026 0307 	bic.w	r3, r6, #7
 80043a6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80043aa:	930a      	str	r3, [sp, #40]	; 0x28
 80043ac:	2e00      	cmp	r6, #0
 80043ae:	f177 0300 	sbcs.w	r3, r7, #0
 80043b2:	da05      	bge.n	80043c0 <_svfprintf_r+0x2ec>
 80043b4:	232d      	movs	r3, #45	; 0x2d
 80043b6:	4276      	negs	r6, r6
 80043b8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80043bc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80043c0:	2301      	movs	r3, #1
 80043c2:	e377      	b.n	8004ab4 <_svfprintf_r+0x9e0>
 80043c4:	1d33      	adds	r3, r6, #4
 80043c6:	f01a 0f10 	tst.w	sl, #16
 80043ca:	930a      	str	r3, [sp, #40]	; 0x28
 80043cc:	d002      	beq.n	80043d4 <_svfprintf_r+0x300>
 80043ce:	6836      	ldr	r6, [r6, #0]
 80043d0:	17f7      	asrs	r7, r6, #31
 80043d2:	e7eb      	b.n	80043ac <_svfprintf_r+0x2d8>
 80043d4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80043d8:	6836      	ldr	r6, [r6, #0]
 80043da:	d001      	beq.n	80043e0 <_svfprintf_r+0x30c>
 80043dc:	b236      	sxth	r6, r6
 80043de:	e7f7      	b.n	80043d0 <_svfprintf_r+0x2fc>
 80043e0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80043e4:	bf18      	it	ne
 80043e6:	b276      	sxtbne	r6, r6
 80043e8:	e7f2      	b.n	80043d0 <_svfprintf_r+0x2fc>
 80043ea:	3607      	adds	r6, #7
 80043ec:	f026 0307 	bic.w	r3, r6, #7
 80043f0:	4619      	mov	r1, r3
 80043f2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80043f6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80043fa:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80043fe:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004402:	910a      	str	r1, [sp, #40]	; 0x28
 8004404:	f04f 32ff 	mov.w	r2, #4294967295
 8004408:	4630      	mov	r0, r6
 800440a:	4629      	mov	r1, r5
 800440c:	4b32      	ldr	r3, [pc, #200]	; (80044d8 <_svfprintf_r+0x404>)
 800440e:	f7fc fafd 	bl	8000a0c <__aeabi_dcmpun>
 8004412:	bb08      	cbnz	r0, 8004458 <_svfprintf_r+0x384>
 8004414:	f04f 32ff 	mov.w	r2, #4294967295
 8004418:	4630      	mov	r0, r6
 800441a:	4629      	mov	r1, r5
 800441c:	4b2e      	ldr	r3, [pc, #184]	; (80044d8 <_svfprintf_r+0x404>)
 800441e:	f7fc fad7 	bl	80009d0 <__aeabi_dcmple>
 8004422:	b9c8      	cbnz	r0, 8004458 <_svfprintf_r+0x384>
 8004424:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004428:	2200      	movs	r2, #0
 800442a:	2300      	movs	r3, #0
 800442c:	f7fc fac6 	bl	80009bc <__aeabi_dcmplt>
 8004430:	b110      	cbz	r0, 8004438 <_svfprintf_r+0x364>
 8004432:	232d      	movs	r3, #45	; 0x2d
 8004434:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004438:	4a28      	ldr	r2, [pc, #160]	; (80044dc <_svfprintf_r+0x408>)
 800443a:	4829      	ldr	r0, [pc, #164]	; (80044e0 <_svfprintf_r+0x40c>)
 800443c:	4613      	mov	r3, r2
 800443e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004440:	2700      	movs	r7, #0
 8004442:	2947      	cmp	r1, #71	; 0x47
 8004444:	bfc8      	it	gt
 8004446:	4603      	movgt	r3, r0
 8004448:	f04f 0803 	mov.w	r8, #3
 800444c:	9307      	str	r3, [sp, #28]
 800444e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004452:	463e      	mov	r6, r7
 8004454:	f000 bc24 	b.w	8004ca0 <_svfprintf_r+0xbcc>
 8004458:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800445c:	4610      	mov	r0, r2
 800445e:	4619      	mov	r1, r3
 8004460:	f7fc fad4 	bl	8000a0c <__aeabi_dcmpun>
 8004464:	4607      	mov	r7, r0
 8004466:	b148      	cbz	r0, 800447c <_svfprintf_r+0x3a8>
 8004468:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800446a:	4a1e      	ldr	r2, [pc, #120]	; (80044e4 <_svfprintf_r+0x410>)
 800446c:	2b00      	cmp	r3, #0
 800446e:	bfb8      	it	lt
 8004470:	232d      	movlt	r3, #45	; 0x2d
 8004472:	481d      	ldr	r0, [pc, #116]	; (80044e8 <_svfprintf_r+0x414>)
 8004474:	bfb8      	it	lt
 8004476:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800447a:	e7df      	b.n	800443c <_svfprintf_r+0x368>
 800447c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800447e:	f023 0320 	bic.w	r3, r3, #32
 8004482:	2b41      	cmp	r3, #65	; 0x41
 8004484:	930c      	str	r3, [sp, #48]	; 0x30
 8004486:	d131      	bne.n	80044ec <_svfprintf_r+0x418>
 8004488:	2330      	movs	r3, #48	; 0x30
 800448a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800448e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004490:	f04a 0a02 	orr.w	sl, sl, #2
 8004494:	2b61      	cmp	r3, #97	; 0x61
 8004496:	bf0c      	ite	eq
 8004498:	2378      	moveq	r3, #120	; 0x78
 800449a:	2358      	movne	r3, #88	; 0x58
 800449c:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80044a0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80044a4:	f340 81fa 	ble.w	800489c <_svfprintf_r+0x7c8>
 80044a8:	4648      	mov	r0, r9
 80044aa:	f108 0101 	add.w	r1, r8, #1
 80044ae:	f7ff faf1 	bl	8003a94 <_malloc_r>
 80044b2:	9007      	str	r0, [sp, #28]
 80044b4:	2800      	cmp	r0, #0
 80044b6:	f040 81f4 	bne.w	80048a2 <_svfprintf_r+0x7ce>
 80044ba:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80044be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044c2:	f8ab 300c 	strh.w	r3, [fp, #12]
 80044c6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80044ca:	f013 0f40 	tst.w	r3, #64	; 0x40
 80044ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80044d0:	bf18      	it	ne
 80044d2:	f04f 33ff 	movne.w	r3, #4294967295
 80044d6:	e621      	b.n	800411c <_svfprintf_r+0x48>
 80044d8:	7fefffff 	.word	0x7fefffff
 80044dc:	0800a108 	.word	0x0800a108
 80044e0:	0800a10c 	.word	0x0800a10c
 80044e4:	0800a110 	.word	0x0800a110
 80044e8:	0800a114 	.word	0x0800a114
 80044ec:	f1b8 3fff 	cmp.w	r8, #4294967295
 80044f0:	f000 81d9 	beq.w	80048a6 <_svfprintf_r+0x7d2>
 80044f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80044f6:	2b47      	cmp	r3, #71	; 0x47
 80044f8:	d105      	bne.n	8004506 <_svfprintf_r+0x432>
 80044fa:	f1b8 0f00 	cmp.w	r8, #0
 80044fe:	d102      	bne.n	8004506 <_svfprintf_r+0x432>
 8004500:	4647      	mov	r7, r8
 8004502:	f04f 0801 	mov.w	r8, #1
 8004506:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800450a:	9315      	str	r3, [sp, #84]	; 0x54
 800450c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800450e:	1e1d      	subs	r5, r3, #0
 8004510:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004512:	9308      	str	r3, [sp, #32]
 8004514:	bfb7      	itett	lt
 8004516:	462b      	movlt	r3, r5
 8004518:	2300      	movge	r3, #0
 800451a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800451e:	232d      	movlt	r3, #45	; 0x2d
 8004520:	931c      	str	r3, [sp, #112]	; 0x70
 8004522:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004524:	2b41      	cmp	r3, #65	; 0x41
 8004526:	f040 81d7 	bne.w	80048d8 <_svfprintf_r+0x804>
 800452a:	aa20      	add	r2, sp, #128	; 0x80
 800452c:	4629      	mov	r1, r5
 800452e:	9808      	ldr	r0, [sp, #32]
 8004530:	f003 ff32 	bl	8008398 <frexp>
 8004534:	2200      	movs	r2, #0
 8004536:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800453a:	f7fb ffcd 	bl	80004d8 <__aeabi_dmul>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004546:	2200      	movs	r2, #0
 8004548:	2300      	movs	r3, #0
 800454a:	f7fc fa2d 	bl	80009a8 <__aeabi_dcmpeq>
 800454e:	b108      	cbz	r0, 8004554 <_svfprintf_r+0x480>
 8004550:	2301      	movs	r3, #1
 8004552:	9320      	str	r3, [sp, #128]	; 0x80
 8004554:	4eb4      	ldr	r6, [pc, #720]	; (8004828 <_svfprintf_r+0x754>)
 8004556:	4bb5      	ldr	r3, [pc, #724]	; (800482c <_svfprintf_r+0x758>)
 8004558:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800455a:	9d07      	ldr	r5, [sp, #28]
 800455c:	2a61      	cmp	r2, #97	; 0x61
 800455e:	bf18      	it	ne
 8004560:	461e      	movne	r6, r3
 8004562:	9617      	str	r6, [sp, #92]	; 0x5c
 8004564:	f108 36ff 	add.w	r6, r8, #4294967295
 8004568:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800456c:	2200      	movs	r2, #0
 800456e:	4bb0      	ldr	r3, [pc, #704]	; (8004830 <_svfprintf_r+0x75c>)
 8004570:	f7fb ffb2 	bl	80004d8 <__aeabi_dmul>
 8004574:	4602      	mov	r2, r0
 8004576:	460b      	mov	r3, r1
 8004578:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800457c:	f7fc fa5c 	bl	8000a38 <__aeabi_d2iz>
 8004580:	901d      	str	r0, [sp, #116]	; 0x74
 8004582:	f7fb ff3f 	bl	8000404 <__aeabi_i2d>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800458e:	f7fb fdeb 	bl	8000168 <__aeabi_dsub>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800459a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800459c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800459e:	960d      	str	r6, [sp, #52]	; 0x34
 80045a0:	5c9b      	ldrb	r3, [r3, r2]
 80045a2:	f805 3b01 	strb.w	r3, [r5], #1
 80045a6:	1c73      	adds	r3, r6, #1
 80045a8:	d006      	beq.n	80045b8 <_svfprintf_r+0x4e4>
 80045aa:	2200      	movs	r2, #0
 80045ac:	2300      	movs	r3, #0
 80045ae:	3e01      	subs	r6, #1
 80045b0:	f7fc f9fa 	bl	80009a8 <__aeabi_dcmpeq>
 80045b4:	2800      	cmp	r0, #0
 80045b6:	d0d7      	beq.n	8004568 <_svfprintf_r+0x494>
 80045b8:	2200      	movs	r2, #0
 80045ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80045be:	4b9d      	ldr	r3, [pc, #628]	; (8004834 <_svfprintf_r+0x760>)
 80045c0:	f7fc fa1a 	bl	80009f8 <__aeabi_dcmpgt>
 80045c4:	b960      	cbnz	r0, 80045e0 <_svfprintf_r+0x50c>
 80045c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80045ca:	2200      	movs	r2, #0
 80045cc:	4b99      	ldr	r3, [pc, #612]	; (8004834 <_svfprintf_r+0x760>)
 80045ce:	f7fc f9eb 	bl	80009a8 <__aeabi_dcmpeq>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	f000 817b 	beq.w	80048ce <_svfprintf_r+0x7fa>
 80045d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045da:	07d8      	lsls	r0, r3, #31
 80045dc:	f140 8177 	bpl.w	80048ce <_svfprintf_r+0x7fa>
 80045e0:	2030      	movs	r0, #48	; 0x30
 80045e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80045e4:	9524      	str	r5, [sp, #144]	; 0x90
 80045e6:	7bd9      	ldrb	r1, [r3, #15]
 80045e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80045ea:	1e53      	subs	r3, r2, #1
 80045ec:	9324      	str	r3, [sp, #144]	; 0x90
 80045ee:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80045f2:	428b      	cmp	r3, r1
 80045f4:	f000 815a 	beq.w	80048ac <_svfprintf_r+0x7d8>
 80045f8:	2b39      	cmp	r3, #57	; 0x39
 80045fa:	bf0b      	itete	eq
 80045fc:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80045fe:	3301      	addne	r3, #1
 8004600:	7a9b      	ldrbeq	r3, [r3, #10]
 8004602:	b2db      	uxtbne	r3, r3
 8004604:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004608:	9b07      	ldr	r3, [sp, #28]
 800460a:	1aeb      	subs	r3, r5, r3
 800460c:	9308      	str	r3, [sp, #32]
 800460e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004610:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004612:	2b47      	cmp	r3, #71	; 0x47
 8004614:	f040 81ad 	bne.w	8004972 <_svfprintf_r+0x89e>
 8004618:	1ce9      	adds	r1, r5, #3
 800461a:	db02      	blt.n	8004622 <_svfprintf_r+0x54e>
 800461c:	45a8      	cmp	r8, r5
 800461e:	f280 81cf 	bge.w	80049c0 <_svfprintf_r+0x8ec>
 8004622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004624:	3b02      	subs	r3, #2
 8004626:	930b      	str	r3, [sp, #44]	; 0x2c
 8004628:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800462a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800462e:	f021 0120 	bic.w	r1, r1, #32
 8004632:	2941      	cmp	r1, #65	; 0x41
 8004634:	bf08      	it	eq
 8004636:	320f      	addeq	r2, #15
 8004638:	f105 33ff 	add.w	r3, r5, #4294967295
 800463c:	bf06      	itte	eq
 800463e:	b2d2      	uxtbeq	r2, r2
 8004640:	2101      	moveq	r1, #1
 8004642:	2100      	movne	r1, #0
 8004644:	2b00      	cmp	r3, #0
 8004646:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800464a:	bfb4      	ite	lt
 800464c:	222d      	movlt	r2, #45	; 0x2d
 800464e:	222b      	movge	r2, #43	; 0x2b
 8004650:	9320      	str	r3, [sp, #128]	; 0x80
 8004652:	bfb8      	it	lt
 8004654:	f1c5 0301 	rsblt	r3, r5, #1
 8004658:	2b09      	cmp	r3, #9
 800465a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800465e:	f340 819e 	ble.w	800499e <_svfprintf_r+0x8ca>
 8004662:	260a      	movs	r6, #10
 8004664:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8004668:	fb93 f5f6 	sdiv	r5, r3, r6
 800466c:	4611      	mov	r1, r2
 800466e:	fb06 3015 	mls	r0, r6, r5, r3
 8004672:	3030      	adds	r0, #48	; 0x30
 8004674:	f801 0c01 	strb.w	r0, [r1, #-1]
 8004678:	4618      	mov	r0, r3
 800467a:	2863      	cmp	r0, #99	; 0x63
 800467c:	462b      	mov	r3, r5
 800467e:	f102 32ff 	add.w	r2, r2, #4294967295
 8004682:	dcf1      	bgt.n	8004668 <_svfprintf_r+0x594>
 8004684:	3330      	adds	r3, #48	; 0x30
 8004686:	1e88      	subs	r0, r1, #2
 8004688:	f802 3c01 	strb.w	r3, [r2, #-1]
 800468c:	4603      	mov	r3, r0
 800468e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8004692:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8004696:	42ab      	cmp	r3, r5
 8004698:	f0c0 817c 	bcc.w	8004994 <_svfprintf_r+0x8c0>
 800469c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80046a0:	1a52      	subs	r2, r2, r1
 80046a2:	42a8      	cmp	r0, r5
 80046a4:	bf88      	it	hi
 80046a6:	2200      	movhi	r2, #0
 80046a8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80046ac:	441a      	add	r2, r3
 80046ae:	ab22      	add	r3, sp, #136	; 0x88
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	9a08      	ldr	r2, [sp, #32]
 80046b4:	931a      	str	r3, [sp, #104]	; 0x68
 80046b6:	2a01      	cmp	r2, #1
 80046b8:	eb03 0802 	add.w	r8, r3, r2
 80046bc:	dc02      	bgt.n	80046c4 <_svfprintf_r+0x5f0>
 80046be:	f01a 0f01 	tst.w	sl, #1
 80046c2:	d001      	beq.n	80046c8 <_svfprintf_r+0x5f4>
 80046c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046c6:	4498      	add	r8, r3
 80046c8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80046cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046d0:	9315      	str	r3, [sp, #84]	; 0x54
 80046d2:	2300      	movs	r3, #0
 80046d4:	461d      	mov	r5, r3
 80046d6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80046da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80046dc:	b113      	cbz	r3, 80046e4 <_svfprintf_r+0x610>
 80046de:	232d      	movs	r3, #45	; 0x2d
 80046e0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80046e4:	2600      	movs	r6, #0
 80046e6:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80046ea:	4546      	cmp	r6, r8
 80046ec:	4633      	mov	r3, r6
 80046ee:	bfb8      	it	lt
 80046f0:	4643      	movlt	r3, r8
 80046f2:	9315      	str	r3, [sp, #84]	; 0x54
 80046f4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80046f8:	b113      	cbz	r3, 8004700 <_svfprintf_r+0x62c>
 80046fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80046fc:	3301      	adds	r3, #1
 80046fe:	9315      	str	r3, [sp, #84]	; 0x54
 8004700:	f01a 0302 	ands.w	r3, sl, #2
 8004704:	931c      	str	r3, [sp, #112]	; 0x70
 8004706:	bf1e      	ittt	ne
 8004708:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800470a:	3302      	addne	r3, #2
 800470c:	9315      	strne	r3, [sp, #84]	; 0x54
 800470e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8004712:	931d      	str	r3, [sp, #116]	; 0x74
 8004714:	d121      	bne.n	800475a <_svfprintf_r+0x686>
 8004716:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800471a:	1a9b      	subs	r3, r3, r2
 800471c:	2b00      	cmp	r3, #0
 800471e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004720:	dd1b      	ble.n	800475a <_svfprintf_r+0x686>
 8004722:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004726:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004728:	3301      	adds	r3, #1
 800472a:	2810      	cmp	r0, #16
 800472c:	4842      	ldr	r0, [pc, #264]	; (8004838 <_svfprintf_r+0x764>)
 800472e:	f104 0108 	add.w	r1, r4, #8
 8004732:	6020      	str	r0, [r4, #0]
 8004734:	f300 82e6 	bgt.w	8004d04 <_svfprintf_r+0xc30>
 8004738:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800473a:	2b07      	cmp	r3, #7
 800473c:	4402      	add	r2, r0
 800473e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004742:	6060      	str	r0, [r4, #4]
 8004744:	f340 82f3 	ble.w	8004d2e <_svfprintf_r+0xc5a>
 8004748:	4659      	mov	r1, fp
 800474a:	4648      	mov	r0, r9
 800474c:	aa26      	add	r2, sp, #152	; 0x98
 800474e:	f003 fead 	bl	80084ac <__ssprint_r>
 8004752:	2800      	cmp	r0, #0
 8004754:	f040 8636 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004758:	ac29      	add	r4, sp, #164	; 0xa4
 800475a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800475e:	b173      	cbz	r3, 800477e <_svfprintf_r+0x6aa>
 8004760:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8004764:	6023      	str	r3, [r4, #0]
 8004766:	2301      	movs	r3, #1
 8004768:	6063      	str	r3, [r4, #4]
 800476a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800476c:	3301      	adds	r3, #1
 800476e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004770:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004772:	3301      	adds	r3, #1
 8004774:	2b07      	cmp	r3, #7
 8004776:	9327      	str	r3, [sp, #156]	; 0x9c
 8004778:	f300 82db 	bgt.w	8004d32 <_svfprintf_r+0xc5e>
 800477c:	3408      	adds	r4, #8
 800477e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004780:	b16b      	cbz	r3, 800479e <_svfprintf_r+0x6ca>
 8004782:	ab1f      	add	r3, sp, #124	; 0x7c
 8004784:	6023      	str	r3, [r4, #0]
 8004786:	2302      	movs	r3, #2
 8004788:	6063      	str	r3, [r4, #4]
 800478a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800478c:	3302      	adds	r3, #2
 800478e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004790:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004792:	3301      	adds	r3, #1
 8004794:	2b07      	cmp	r3, #7
 8004796:	9327      	str	r3, [sp, #156]	; 0x9c
 8004798:	f300 82d5 	bgt.w	8004d46 <_svfprintf_r+0xc72>
 800479c:	3408      	adds	r4, #8
 800479e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80047a0:	2b80      	cmp	r3, #128	; 0x80
 80047a2:	d121      	bne.n	80047e8 <_svfprintf_r+0x714>
 80047a4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80047a8:	1a9b      	subs	r3, r3, r2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	9317      	str	r3, [sp, #92]	; 0x5c
 80047ae:	dd1b      	ble.n	80047e8 <_svfprintf_r+0x714>
 80047b0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80047b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80047b6:	3301      	adds	r3, #1
 80047b8:	2810      	cmp	r0, #16
 80047ba:	4820      	ldr	r0, [pc, #128]	; (800483c <_svfprintf_r+0x768>)
 80047bc:	f104 0108 	add.w	r1, r4, #8
 80047c0:	6020      	str	r0, [r4, #0]
 80047c2:	f300 82ca 	bgt.w	8004d5a <_svfprintf_r+0xc86>
 80047c6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80047c8:	2b07      	cmp	r3, #7
 80047ca:	4402      	add	r2, r0
 80047cc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80047d0:	6060      	str	r0, [r4, #4]
 80047d2:	f340 82d7 	ble.w	8004d84 <_svfprintf_r+0xcb0>
 80047d6:	4659      	mov	r1, fp
 80047d8:	4648      	mov	r0, r9
 80047da:	aa26      	add	r2, sp, #152	; 0x98
 80047dc:	f003 fe66 	bl	80084ac <__ssprint_r>
 80047e0:	2800      	cmp	r0, #0
 80047e2:	f040 85ef 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 80047e6:	ac29      	add	r4, sp, #164	; 0xa4
 80047e8:	eba6 0608 	sub.w	r6, r6, r8
 80047ec:	2e00      	cmp	r6, #0
 80047ee:	dd27      	ble.n	8004840 <_svfprintf_r+0x76c>
 80047f0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80047f4:	4811      	ldr	r0, [pc, #68]	; (800483c <_svfprintf_r+0x768>)
 80047f6:	2e10      	cmp	r6, #16
 80047f8:	f103 0301 	add.w	r3, r3, #1
 80047fc:	f104 0108 	add.w	r1, r4, #8
 8004800:	6020      	str	r0, [r4, #0]
 8004802:	f300 82c1 	bgt.w	8004d88 <_svfprintf_r+0xcb4>
 8004806:	6066      	str	r6, [r4, #4]
 8004808:	2b07      	cmp	r3, #7
 800480a:	4416      	add	r6, r2
 800480c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8004810:	f340 82cd 	ble.w	8004dae <_svfprintf_r+0xcda>
 8004814:	4659      	mov	r1, fp
 8004816:	4648      	mov	r0, r9
 8004818:	aa26      	add	r2, sp, #152	; 0x98
 800481a:	f003 fe47 	bl	80084ac <__ssprint_r>
 800481e:	2800      	cmp	r0, #0
 8004820:	f040 85d0 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004824:	ac29      	add	r4, sp, #164	; 0xa4
 8004826:	e00b      	b.n	8004840 <_svfprintf_r+0x76c>
 8004828:	0800a118 	.word	0x0800a118
 800482c:	0800a129 	.word	0x0800a129
 8004830:	40300000 	.word	0x40300000
 8004834:	3fe00000 	.word	0x3fe00000
 8004838:	0800a13c 	.word	0x0800a13c
 800483c:	0800a14c 	.word	0x0800a14c
 8004840:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004844:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8004846:	f040 82b9 	bne.w	8004dbc <_svfprintf_r+0xce8>
 800484a:	9b07      	ldr	r3, [sp, #28]
 800484c:	4446      	add	r6, r8
 800484e:	e9c4 3800 	strd	r3, r8, [r4]
 8004852:	9628      	str	r6, [sp, #160]	; 0xa0
 8004854:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004856:	3301      	adds	r3, #1
 8004858:	2b07      	cmp	r3, #7
 800485a:	9327      	str	r3, [sp, #156]	; 0x9c
 800485c:	f300 82f4 	bgt.w	8004e48 <_svfprintf_r+0xd74>
 8004860:	3408      	adds	r4, #8
 8004862:	f01a 0f04 	tst.w	sl, #4
 8004866:	f040 858e 	bne.w	8005386 <_svfprintf_r+0x12b2>
 800486a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800486e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004870:	428a      	cmp	r2, r1
 8004872:	bfac      	ite	ge
 8004874:	189b      	addge	r3, r3, r2
 8004876:	185b      	addlt	r3, r3, r1
 8004878:	9313      	str	r3, [sp, #76]	; 0x4c
 800487a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800487c:	b13b      	cbz	r3, 800488e <_svfprintf_r+0x7ba>
 800487e:	4659      	mov	r1, fp
 8004880:	4648      	mov	r0, r9
 8004882:	aa26      	add	r2, sp, #152	; 0x98
 8004884:	f003 fe12 	bl	80084ac <__ssprint_r>
 8004888:	2800      	cmp	r0, #0
 800488a:	f040 859b 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 800488e:	2300      	movs	r3, #0
 8004890:	9327      	str	r3, [sp, #156]	; 0x9c
 8004892:	2f00      	cmp	r7, #0
 8004894:	f040 85b2 	bne.w	80053fc <_svfprintf_r+0x1328>
 8004898:	ac29      	add	r4, sp, #164	; 0xa4
 800489a:	e0e3      	b.n	8004a64 <_svfprintf_r+0x990>
 800489c:	ab39      	add	r3, sp, #228	; 0xe4
 800489e:	9307      	str	r3, [sp, #28]
 80048a0:	e631      	b.n	8004506 <_svfprintf_r+0x432>
 80048a2:	9f07      	ldr	r7, [sp, #28]
 80048a4:	e62f      	b.n	8004506 <_svfprintf_r+0x432>
 80048a6:	f04f 0806 	mov.w	r8, #6
 80048aa:	e62c      	b.n	8004506 <_svfprintf_r+0x432>
 80048ac:	f802 0c01 	strb.w	r0, [r2, #-1]
 80048b0:	e69a      	b.n	80045e8 <_svfprintf_r+0x514>
 80048b2:	f803 0b01 	strb.w	r0, [r3], #1
 80048b6:	1aca      	subs	r2, r1, r3
 80048b8:	2a00      	cmp	r2, #0
 80048ba:	dafa      	bge.n	80048b2 <_svfprintf_r+0x7de>
 80048bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80048be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048c0:	3201      	adds	r2, #1
 80048c2:	f103 0301 	add.w	r3, r3, #1
 80048c6:	bfb8      	it	lt
 80048c8:	2300      	movlt	r3, #0
 80048ca:	441d      	add	r5, r3
 80048cc:	e69c      	b.n	8004608 <_svfprintf_r+0x534>
 80048ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80048d0:	462b      	mov	r3, r5
 80048d2:	2030      	movs	r0, #48	; 0x30
 80048d4:	18a9      	adds	r1, r5, r2
 80048d6:	e7ee      	b.n	80048b6 <_svfprintf_r+0x7e2>
 80048d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80048da:	2b46      	cmp	r3, #70	; 0x46
 80048dc:	d005      	beq.n	80048ea <_svfprintf_r+0x816>
 80048de:	2b45      	cmp	r3, #69	; 0x45
 80048e0:	d11b      	bne.n	800491a <_svfprintf_r+0x846>
 80048e2:	f108 0601 	add.w	r6, r8, #1
 80048e6:	2302      	movs	r3, #2
 80048e8:	e001      	b.n	80048ee <_svfprintf_r+0x81a>
 80048ea:	4646      	mov	r6, r8
 80048ec:	2303      	movs	r3, #3
 80048ee:	aa24      	add	r2, sp, #144	; 0x90
 80048f0:	9204      	str	r2, [sp, #16]
 80048f2:	aa21      	add	r2, sp, #132	; 0x84
 80048f4:	9203      	str	r2, [sp, #12]
 80048f6:	aa20      	add	r2, sp, #128	; 0x80
 80048f8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	4648      	mov	r0, r9
 8004900:	462b      	mov	r3, r5
 8004902:	9a08      	ldr	r2, [sp, #32]
 8004904:	f002 f95c 	bl	8006bc0 <_dtoa_r>
 8004908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800490a:	9007      	str	r0, [sp, #28]
 800490c:	2b47      	cmp	r3, #71	; 0x47
 800490e:	d106      	bne.n	800491e <_svfprintf_r+0x84a>
 8004910:	f01a 0f01 	tst.w	sl, #1
 8004914:	d103      	bne.n	800491e <_svfprintf_r+0x84a>
 8004916:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8004918:	e676      	b.n	8004608 <_svfprintf_r+0x534>
 800491a:	4646      	mov	r6, r8
 800491c:	e7e3      	b.n	80048e6 <_svfprintf_r+0x812>
 800491e:	9b07      	ldr	r3, [sp, #28]
 8004920:	4433      	add	r3, r6
 8004922:	930d      	str	r3, [sp, #52]	; 0x34
 8004924:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004926:	2b46      	cmp	r3, #70	; 0x46
 8004928:	d111      	bne.n	800494e <_svfprintf_r+0x87a>
 800492a:	9b07      	ldr	r3, [sp, #28]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b30      	cmp	r3, #48	; 0x30
 8004930:	d109      	bne.n	8004946 <_svfprintf_r+0x872>
 8004932:	2200      	movs	r2, #0
 8004934:	2300      	movs	r3, #0
 8004936:	4629      	mov	r1, r5
 8004938:	9808      	ldr	r0, [sp, #32]
 800493a:	f7fc f835 	bl	80009a8 <__aeabi_dcmpeq>
 800493e:	b910      	cbnz	r0, 8004946 <_svfprintf_r+0x872>
 8004940:	f1c6 0601 	rsb	r6, r6, #1
 8004944:	9620      	str	r6, [sp, #128]	; 0x80
 8004946:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004948:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800494a:	441a      	add	r2, r3
 800494c:	920d      	str	r2, [sp, #52]	; 0x34
 800494e:	2200      	movs	r2, #0
 8004950:	2300      	movs	r3, #0
 8004952:	4629      	mov	r1, r5
 8004954:	9808      	ldr	r0, [sp, #32]
 8004956:	f7fc f827 	bl	80009a8 <__aeabi_dcmpeq>
 800495a:	b108      	cbz	r0, 8004960 <_svfprintf_r+0x88c>
 800495c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800495e:	9324      	str	r3, [sp, #144]	; 0x90
 8004960:	2230      	movs	r2, #48	; 0x30
 8004962:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004964:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004966:	4299      	cmp	r1, r3
 8004968:	d9d5      	bls.n	8004916 <_svfprintf_r+0x842>
 800496a:	1c59      	adds	r1, r3, #1
 800496c:	9124      	str	r1, [sp, #144]	; 0x90
 800496e:	701a      	strb	r2, [r3, #0]
 8004970:	e7f7      	b.n	8004962 <_svfprintf_r+0x88e>
 8004972:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004974:	2b46      	cmp	r3, #70	; 0x46
 8004976:	f47f ae57 	bne.w	8004628 <_svfprintf_r+0x554>
 800497a:	f00a 0301 	and.w	r3, sl, #1
 800497e:	2d00      	cmp	r5, #0
 8004980:	ea43 0308 	orr.w	r3, r3, r8
 8004984:	dd18      	ble.n	80049b8 <_svfprintf_r+0x8e4>
 8004986:	b383      	cbz	r3, 80049ea <_svfprintf_r+0x916>
 8004988:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800498a:	18eb      	adds	r3, r5, r3
 800498c:	4498      	add	r8, r3
 800498e:	2366      	movs	r3, #102	; 0x66
 8004990:	930b      	str	r3, [sp, #44]	; 0x2c
 8004992:	e030      	b.n	80049f6 <_svfprintf_r+0x922>
 8004994:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004998:	f802 6b01 	strb.w	r6, [r2], #1
 800499c:	e67b      	b.n	8004696 <_svfprintf_r+0x5c2>
 800499e:	b941      	cbnz	r1, 80049b2 <_svfprintf_r+0x8de>
 80049a0:	2230      	movs	r2, #48	; 0x30
 80049a2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80049a6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80049aa:	3330      	adds	r3, #48	; 0x30
 80049ac:	f802 3b01 	strb.w	r3, [r2], #1
 80049b0:	e67d      	b.n	80046ae <_svfprintf_r+0x5da>
 80049b2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80049b6:	e7f8      	b.n	80049aa <_svfprintf_r+0x8d6>
 80049b8:	b1cb      	cbz	r3, 80049ee <_svfprintf_r+0x91a>
 80049ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049bc:	3301      	adds	r3, #1
 80049be:	e7e5      	b.n	800498c <_svfprintf_r+0x8b8>
 80049c0:	9b08      	ldr	r3, [sp, #32]
 80049c2:	429d      	cmp	r5, r3
 80049c4:	db07      	blt.n	80049d6 <_svfprintf_r+0x902>
 80049c6:	f01a 0f01 	tst.w	sl, #1
 80049ca:	d029      	beq.n	8004a20 <_svfprintf_r+0x94c>
 80049cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80049ce:	eb05 0803 	add.w	r8, r5, r3
 80049d2:	2367      	movs	r3, #103	; 0x67
 80049d4:	e7dc      	b.n	8004990 <_svfprintf_r+0x8bc>
 80049d6:	9b08      	ldr	r3, [sp, #32]
 80049d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80049da:	2d00      	cmp	r5, #0
 80049dc:	eb03 0802 	add.w	r8, r3, r2
 80049e0:	dcf7      	bgt.n	80049d2 <_svfprintf_r+0x8fe>
 80049e2:	f1c5 0301 	rsb	r3, r5, #1
 80049e6:	4498      	add	r8, r3
 80049e8:	e7f3      	b.n	80049d2 <_svfprintf_r+0x8fe>
 80049ea:	46a8      	mov	r8, r5
 80049ec:	e7cf      	b.n	800498e <_svfprintf_r+0x8ba>
 80049ee:	2366      	movs	r3, #102	; 0x66
 80049f0:	f04f 0801 	mov.w	r8, #1
 80049f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80049f6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80049fa:	930d      	str	r3, [sp, #52]	; 0x34
 80049fc:	d023      	beq.n	8004a46 <_svfprintf_r+0x972>
 80049fe:	2300      	movs	r3, #0
 8004a00:	2d00      	cmp	r5, #0
 8004a02:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8004a06:	f77f ae68 	ble.w	80046da <_svfprintf_r+0x606>
 8004a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	2bff      	cmp	r3, #255	; 0xff
 8004a10:	d108      	bne.n	8004a24 <_svfprintf_r+0x950>
 8004a12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004a16:	4413      	add	r3, r2
 8004a18:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004a1a:	fb02 8803 	mla	r8, r2, r3, r8
 8004a1e:	e65c      	b.n	80046da <_svfprintf_r+0x606>
 8004a20:	46a8      	mov	r8, r5
 8004a22:	e7d6      	b.n	80049d2 <_svfprintf_r+0x8fe>
 8004a24:	42ab      	cmp	r3, r5
 8004a26:	daf4      	bge.n	8004a12 <_svfprintf_r+0x93e>
 8004a28:	1aed      	subs	r5, r5, r3
 8004a2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a2c:	785b      	ldrb	r3, [r3, #1]
 8004a2e:	b133      	cbz	r3, 8004a3e <_svfprintf_r+0x96a>
 8004a30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a32:	3301      	adds	r3, #1
 8004a34:	930d      	str	r3, [sp, #52]	; 0x34
 8004a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a38:	3301      	adds	r3, #1
 8004a3a:	930e      	str	r3, [sp, #56]	; 0x38
 8004a3c:	e7e5      	b.n	8004a0a <_svfprintf_r+0x936>
 8004a3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a40:	3301      	adds	r3, #1
 8004a42:	930c      	str	r3, [sp, #48]	; 0x30
 8004a44:	e7e1      	b.n	8004a0a <_svfprintf_r+0x936>
 8004a46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a48:	930c      	str	r3, [sp, #48]	; 0x30
 8004a4a:	e646      	b.n	80046da <_svfprintf_r+0x606>
 8004a4c:	4632      	mov	r2, r6
 8004a4e:	f852 3b04 	ldr.w	r3, [r2], #4
 8004a52:	f01a 0f20 	tst.w	sl, #32
 8004a56:	920a      	str	r2, [sp, #40]	; 0x28
 8004a58:	d009      	beq.n	8004a6e <_svfprintf_r+0x99a>
 8004a5a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004a5c:	4610      	mov	r0, r2
 8004a5e:	17d1      	asrs	r1, r2, #31
 8004a60:	e9c3 0100 	strd	r0, r1, [r3]
 8004a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a66:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004a68:	9307      	str	r3, [sp, #28]
 8004a6a:	f7ff bb6f 	b.w	800414c <_svfprintf_r+0x78>
 8004a6e:	f01a 0f10 	tst.w	sl, #16
 8004a72:	d002      	beq.n	8004a7a <_svfprintf_r+0x9a6>
 8004a74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	e7f4      	b.n	8004a64 <_svfprintf_r+0x990>
 8004a7a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004a7e:	d002      	beq.n	8004a86 <_svfprintf_r+0x9b2>
 8004a80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004a82:	801a      	strh	r2, [r3, #0]
 8004a84:	e7ee      	b.n	8004a64 <_svfprintf_r+0x990>
 8004a86:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004a8a:	d0f3      	beq.n	8004a74 <_svfprintf_r+0x9a0>
 8004a8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004a8e:	701a      	strb	r2, [r3, #0]
 8004a90:	e7e8      	b.n	8004a64 <_svfprintf_r+0x990>
 8004a92:	f04a 0a10 	orr.w	sl, sl, #16
 8004a96:	f01a 0f20 	tst.w	sl, #32
 8004a9a:	d01e      	beq.n	8004ada <_svfprintf_r+0xa06>
 8004a9c:	3607      	adds	r6, #7
 8004a9e:	f026 0307 	bic.w	r3, r6, #7
 8004aa2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8004ab4:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004ab8:	f000 84b1 	beq.w	800541e <_svfprintf_r+0x134a>
 8004abc:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8004ac0:	920c      	str	r2, [sp, #48]	; 0x30
 8004ac2:	ea56 0207 	orrs.w	r2, r6, r7
 8004ac6:	f040 84b0 	bne.w	800542a <_svfprintf_r+0x1356>
 8004aca:	f1b8 0f00 	cmp.w	r8, #0
 8004ace:	f000 8103 	beq.w	8004cd8 <_svfprintf_r+0xc04>
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	f040 84ac 	bne.w	8005430 <_svfprintf_r+0x135c>
 8004ad8:	e098      	b.n	8004c0c <_svfprintf_r+0xb38>
 8004ada:	1d33      	adds	r3, r6, #4
 8004adc:	f01a 0f10 	tst.w	sl, #16
 8004ae0:	930a      	str	r3, [sp, #40]	; 0x28
 8004ae2:	d001      	beq.n	8004ae8 <_svfprintf_r+0xa14>
 8004ae4:	6836      	ldr	r6, [r6, #0]
 8004ae6:	e003      	b.n	8004af0 <_svfprintf_r+0xa1c>
 8004ae8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004aec:	d002      	beq.n	8004af4 <_svfprintf_r+0xa20>
 8004aee:	8836      	ldrh	r6, [r6, #0]
 8004af0:	2700      	movs	r7, #0
 8004af2:	e7d9      	b.n	8004aa8 <_svfprintf_r+0x9d4>
 8004af4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004af8:	d0f4      	beq.n	8004ae4 <_svfprintf_r+0xa10>
 8004afa:	7836      	ldrb	r6, [r6, #0]
 8004afc:	e7f8      	b.n	8004af0 <_svfprintf_r+0xa1c>
 8004afe:	4633      	mov	r3, r6
 8004b00:	f853 6b04 	ldr.w	r6, [r3], #4
 8004b04:	2278      	movs	r2, #120	; 0x78
 8004b06:	930a      	str	r3, [sp, #40]	; 0x28
 8004b08:	f647 0330 	movw	r3, #30768	; 0x7830
 8004b0c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8004b10:	4ba8      	ldr	r3, [pc, #672]	; (8004db4 <_svfprintf_r+0xce0>)
 8004b12:	2700      	movs	r7, #0
 8004b14:	931b      	str	r3, [sp, #108]	; 0x6c
 8004b16:	f04a 0a02 	orr.w	sl, sl, #2
 8004b1a:	2302      	movs	r3, #2
 8004b1c:	920b      	str	r2, [sp, #44]	; 0x2c
 8004b1e:	e7c6      	b.n	8004aae <_svfprintf_r+0x9da>
 8004b20:	4632      	mov	r2, r6
 8004b22:	2500      	movs	r5, #0
 8004b24:	f852 3b04 	ldr.w	r3, [r2], #4
 8004b28:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004b2c:	9307      	str	r3, [sp, #28]
 8004b2e:	920a      	str	r2, [sp, #40]	; 0x28
 8004b30:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8004b34:	d010      	beq.n	8004b58 <_svfprintf_r+0xa84>
 8004b36:	4642      	mov	r2, r8
 8004b38:	4629      	mov	r1, r5
 8004b3a:	9807      	ldr	r0, [sp, #28]
 8004b3c:	f003 f8dc 	bl	8007cf8 <memchr>
 8004b40:	4607      	mov	r7, r0
 8004b42:	2800      	cmp	r0, #0
 8004b44:	f43f ac85 	beq.w	8004452 <_svfprintf_r+0x37e>
 8004b48:	9b07      	ldr	r3, [sp, #28]
 8004b4a:	462f      	mov	r7, r5
 8004b4c:	462e      	mov	r6, r5
 8004b4e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8004b52:	eba0 0803 	sub.w	r8, r0, r3
 8004b56:	e5c8      	b.n	80046ea <_svfprintf_r+0x616>
 8004b58:	9807      	ldr	r0, [sp, #28]
 8004b5a:	f7fb faf9 	bl	8000150 <strlen>
 8004b5e:	462f      	mov	r7, r5
 8004b60:	4680      	mov	r8, r0
 8004b62:	e476      	b.n	8004452 <_svfprintf_r+0x37e>
 8004b64:	f04a 0a10 	orr.w	sl, sl, #16
 8004b68:	f01a 0f20 	tst.w	sl, #32
 8004b6c:	d007      	beq.n	8004b7e <_svfprintf_r+0xaaa>
 8004b6e:	3607      	adds	r6, #7
 8004b70:	f026 0307 	bic.w	r3, r6, #7
 8004b74:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004b78:	930a      	str	r3, [sp, #40]	; 0x28
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e797      	b.n	8004aae <_svfprintf_r+0x9da>
 8004b7e:	1d33      	adds	r3, r6, #4
 8004b80:	f01a 0f10 	tst.w	sl, #16
 8004b84:	930a      	str	r3, [sp, #40]	; 0x28
 8004b86:	d001      	beq.n	8004b8c <_svfprintf_r+0xab8>
 8004b88:	6836      	ldr	r6, [r6, #0]
 8004b8a:	e003      	b.n	8004b94 <_svfprintf_r+0xac0>
 8004b8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004b90:	d002      	beq.n	8004b98 <_svfprintf_r+0xac4>
 8004b92:	8836      	ldrh	r6, [r6, #0]
 8004b94:	2700      	movs	r7, #0
 8004b96:	e7f0      	b.n	8004b7a <_svfprintf_r+0xaa6>
 8004b98:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004b9c:	d0f4      	beq.n	8004b88 <_svfprintf_r+0xab4>
 8004b9e:	7836      	ldrb	r6, [r6, #0]
 8004ba0:	e7f8      	b.n	8004b94 <_svfprintf_r+0xac0>
 8004ba2:	4b85      	ldr	r3, [pc, #532]	; (8004db8 <_svfprintf_r+0xce4>)
 8004ba4:	f01a 0f20 	tst.w	sl, #32
 8004ba8:	931b      	str	r3, [sp, #108]	; 0x6c
 8004baa:	d019      	beq.n	8004be0 <_svfprintf_r+0xb0c>
 8004bac:	3607      	adds	r6, #7
 8004bae:	f026 0307 	bic.w	r3, r6, #7
 8004bb2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004bb6:	930a      	str	r3, [sp, #40]	; 0x28
 8004bb8:	f01a 0f01 	tst.w	sl, #1
 8004bbc:	d00a      	beq.n	8004bd4 <_svfprintf_r+0xb00>
 8004bbe:	ea56 0307 	orrs.w	r3, r6, r7
 8004bc2:	d007      	beq.n	8004bd4 <_svfprintf_r+0xb00>
 8004bc4:	2330      	movs	r3, #48	; 0x30
 8004bc6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bcc:	f04a 0a02 	orr.w	sl, sl, #2
 8004bd0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004bda:	e768      	b.n	8004aae <_svfprintf_r+0x9da>
 8004bdc:	4b75      	ldr	r3, [pc, #468]	; (8004db4 <_svfprintf_r+0xce0>)
 8004bde:	e7e1      	b.n	8004ba4 <_svfprintf_r+0xad0>
 8004be0:	1d33      	adds	r3, r6, #4
 8004be2:	f01a 0f10 	tst.w	sl, #16
 8004be6:	930a      	str	r3, [sp, #40]	; 0x28
 8004be8:	d001      	beq.n	8004bee <_svfprintf_r+0xb1a>
 8004bea:	6836      	ldr	r6, [r6, #0]
 8004bec:	e003      	b.n	8004bf6 <_svfprintf_r+0xb22>
 8004bee:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004bf2:	d002      	beq.n	8004bfa <_svfprintf_r+0xb26>
 8004bf4:	8836      	ldrh	r6, [r6, #0]
 8004bf6:	2700      	movs	r7, #0
 8004bf8:	e7de      	b.n	8004bb8 <_svfprintf_r+0xae4>
 8004bfa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004bfe:	d0f4      	beq.n	8004bea <_svfprintf_r+0xb16>
 8004c00:	7836      	ldrb	r6, [r6, #0]
 8004c02:	e7f8      	b.n	8004bf6 <_svfprintf_r+0xb22>
 8004c04:	2f00      	cmp	r7, #0
 8004c06:	bf08      	it	eq
 8004c08:	2e0a      	cmpeq	r6, #10
 8004c0a:	d206      	bcs.n	8004c1a <_svfprintf_r+0xb46>
 8004c0c:	3630      	adds	r6, #48	; 0x30
 8004c0e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8004c12:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8004c16:	f000 bc2d 	b.w	8005474 <_svfprintf_r+0x13a0>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	9308      	str	r3, [sp, #32]
 8004c1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c20:	ad52      	add	r5, sp, #328	; 0x148
 8004c22:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8004c26:	1e6b      	subs	r3, r5, #1
 8004c28:	9307      	str	r3, [sp, #28]
 8004c2a:	220a      	movs	r2, #10
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4630      	mov	r0, r6
 8004c30:	4639      	mov	r1, r7
 8004c32:	f7fb ff29 	bl	8000a88 <__aeabi_uldivmod>
 8004c36:	9b08      	ldr	r3, [sp, #32]
 8004c38:	3230      	adds	r2, #48	; 0x30
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8004c40:	9308      	str	r3, [sp, #32]
 8004c42:	f1ba 0f00 	cmp.w	sl, #0
 8004c46:	d019      	beq.n	8004c7c <_svfprintf_r+0xba8>
 8004c48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c4a:	9a08      	ldr	r2, [sp, #32]
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d114      	bne.n	8004c7c <_svfprintf_r+0xba8>
 8004c52:	2aff      	cmp	r2, #255	; 0xff
 8004c54:	d012      	beq.n	8004c7c <_svfprintf_r+0xba8>
 8004c56:	2f00      	cmp	r7, #0
 8004c58:	bf08      	it	eq
 8004c5a:	2e0a      	cmpeq	r6, #10
 8004c5c:	d30e      	bcc.n	8004c7c <_svfprintf_r+0xba8>
 8004c5e:	9b07      	ldr	r3, [sp, #28]
 8004c60:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004c62:	9919      	ldr	r1, [sp, #100]	; 0x64
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	4618      	mov	r0, r3
 8004c68:	9307      	str	r3, [sp, #28]
 8004c6a:	f003 fc0c 	bl	8008486 <strncpy>
 8004c6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c70:	785d      	ldrb	r5, [r3, #1]
 8004c72:	b1ed      	cbz	r5, 8004cb0 <_svfprintf_r+0xbdc>
 8004c74:	3301      	adds	r3, #1
 8004c76:	930e      	str	r3, [sp, #56]	; 0x38
 8004c78:	2300      	movs	r3, #0
 8004c7a:	9308      	str	r3, [sp, #32]
 8004c7c:	220a      	movs	r2, #10
 8004c7e:	2300      	movs	r3, #0
 8004c80:	4630      	mov	r0, r6
 8004c82:	4639      	mov	r1, r7
 8004c84:	f7fb ff00 	bl	8000a88 <__aeabi_uldivmod>
 8004c88:	2f00      	cmp	r7, #0
 8004c8a:	bf08      	it	eq
 8004c8c:	2e0a      	cmpeq	r6, #10
 8004c8e:	d20b      	bcs.n	8004ca8 <_svfprintf_r+0xbd4>
 8004c90:	2700      	movs	r7, #0
 8004c92:	9b07      	ldr	r3, [sp, #28]
 8004c94:	aa52      	add	r2, sp, #328	; 0x148
 8004c96:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004c9a:	4646      	mov	r6, r8
 8004c9c:	eba2 0803 	sub.w	r8, r2, r3
 8004ca0:	463d      	mov	r5, r7
 8004ca2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8004ca6:	e520      	b.n	80046ea <_svfprintf_r+0x616>
 8004ca8:	4606      	mov	r6, r0
 8004caa:	460f      	mov	r7, r1
 8004cac:	9d07      	ldr	r5, [sp, #28]
 8004cae:	e7ba      	b.n	8004c26 <_svfprintf_r+0xb52>
 8004cb0:	9508      	str	r5, [sp, #32]
 8004cb2:	e7e3      	b.n	8004c7c <_svfprintf_r+0xba8>
 8004cb4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004cb6:	f006 030f 	and.w	r3, r6, #15
 8004cba:	5cd3      	ldrb	r3, [r2, r3]
 8004cbc:	9a07      	ldr	r2, [sp, #28]
 8004cbe:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8004cc2:	0933      	lsrs	r3, r6, #4
 8004cc4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004cc8:	9207      	str	r2, [sp, #28]
 8004cca:	093a      	lsrs	r2, r7, #4
 8004ccc:	461e      	mov	r6, r3
 8004cce:	4617      	mov	r7, r2
 8004cd0:	ea56 0307 	orrs.w	r3, r6, r7
 8004cd4:	d1ee      	bne.n	8004cb4 <_svfprintf_r+0xbe0>
 8004cd6:	e7db      	b.n	8004c90 <_svfprintf_r+0xbbc>
 8004cd8:	b933      	cbnz	r3, 8004ce8 <_svfprintf_r+0xc14>
 8004cda:	f01a 0f01 	tst.w	sl, #1
 8004cde:	d003      	beq.n	8004ce8 <_svfprintf_r+0xc14>
 8004ce0:	2330      	movs	r3, #48	; 0x30
 8004ce2:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8004ce6:	e794      	b.n	8004c12 <_svfprintf_r+0xb3e>
 8004ce8:	ab52      	add	r3, sp, #328	; 0x148
 8004cea:	e3c3      	b.n	8005474 <_svfprintf_r+0x13a0>
 8004cec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f000 838a 	beq.w	8005408 <_svfprintf_r+0x1334>
 8004cf4:	2000      	movs	r0, #0
 8004cf6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004cfa:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004cfe:	960a      	str	r6, [sp, #40]	; 0x28
 8004d00:	f7ff bb3f 	b.w	8004382 <_svfprintf_r+0x2ae>
 8004d04:	2010      	movs	r0, #16
 8004d06:	2b07      	cmp	r3, #7
 8004d08:	4402      	add	r2, r0
 8004d0a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004d0e:	6060      	str	r0, [r4, #4]
 8004d10:	dd08      	ble.n	8004d24 <_svfprintf_r+0xc50>
 8004d12:	4659      	mov	r1, fp
 8004d14:	4648      	mov	r0, r9
 8004d16:	aa26      	add	r2, sp, #152	; 0x98
 8004d18:	f003 fbc8 	bl	80084ac <__ssprint_r>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	f040 8351 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004d22:	a929      	add	r1, sp, #164	; 0xa4
 8004d24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d26:	460c      	mov	r4, r1
 8004d28:	3b10      	subs	r3, #16
 8004d2a:	9317      	str	r3, [sp, #92]	; 0x5c
 8004d2c:	e4f9      	b.n	8004722 <_svfprintf_r+0x64e>
 8004d2e:	460c      	mov	r4, r1
 8004d30:	e513      	b.n	800475a <_svfprintf_r+0x686>
 8004d32:	4659      	mov	r1, fp
 8004d34:	4648      	mov	r0, r9
 8004d36:	aa26      	add	r2, sp, #152	; 0x98
 8004d38:	f003 fbb8 	bl	80084ac <__ssprint_r>
 8004d3c:	2800      	cmp	r0, #0
 8004d3e:	f040 8341 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004d42:	ac29      	add	r4, sp, #164	; 0xa4
 8004d44:	e51b      	b.n	800477e <_svfprintf_r+0x6aa>
 8004d46:	4659      	mov	r1, fp
 8004d48:	4648      	mov	r0, r9
 8004d4a:	aa26      	add	r2, sp, #152	; 0x98
 8004d4c:	f003 fbae 	bl	80084ac <__ssprint_r>
 8004d50:	2800      	cmp	r0, #0
 8004d52:	f040 8337 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004d56:	ac29      	add	r4, sp, #164	; 0xa4
 8004d58:	e521      	b.n	800479e <_svfprintf_r+0x6ca>
 8004d5a:	2010      	movs	r0, #16
 8004d5c:	2b07      	cmp	r3, #7
 8004d5e:	4402      	add	r2, r0
 8004d60:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004d64:	6060      	str	r0, [r4, #4]
 8004d66:	dd08      	ble.n	8004d7a <_svfprintf_r+0xca6>
 8004d68:	4659      	mov	r1, fp
 8004d6a:	4648      	mov	r0, r9
 8004d6c:	aa26      	add	r2, sp, #152	; 0x98
 8004d6e:	f003 fb9d 	bl	80084ac <__ssprint_r>
 8004d72:	2800      	cmp	r0, #0
 8004d74:	f040 8326 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004d78:	a929      	add	r1, sp, #164	; 0xa4
 8004d7a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d7c:	460c      	mov	r4, r1
 8004d7e:	3b10      	subs	r3, #16
 8004d80:	9317      	str	r3, [sp, #92]	; 0x5c
 8004d82:	e515      	b.n	80047b0 <_svfprintf_r+0x6dc>
 8004d84:	460c      	mov	r4, r1
 8004d86:	e52f      	b.n	80047e8 <_svfprintf_r+0x714>
 8004d88:	2010      	movs	r0, #16
 8004d8a:	2b07      	cmp	r3, #7
 8004d8c:	4402      	add	r2, r0
 8004d8e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004d92:	6060      	str	r0, [r4, #4]
 8004d94:	dd08      	ble.n	8004da8 <_svfprintf_r+0xcd4>
 8004d96:	4659      	mov	r1, fp
 8004d98:	4648      	mov	r0, r9
 8004d9a:	aa26      	add	r2, sp, #152	; 0x98
 8004d9c:	f003 fb86 	bl	80084ac <__ssprint_r>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	f040 830f 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004da6:	a929      	add	r1, sp, #164	; 0xa4
 8004da8:	460c      	mov	r4, r1
 8004daa:	3e10      	subs	r6, #16
 8004dac:	e520      	b.n	80047f0 <_svfprintf_r+0x71c>
 8004dae:	460c      	mov	r4, r1
 8004db0:	e546      	b.n	8004840 <_svfprintf_r+0x76c>
 8004db2:	bf00      	nop
 8004db4:	0800a118 	.word	0x0800a118
 8004db8:	0800a129 	.word	0x0800a129
 8004dbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dbe:	2b65      	cmp	r3, #101	; 0x65
 8004dc0:	f340 824a 	ble.w	8005258 <_svfprintf_r+0x1184>
 8004dc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2300      	movs	r3, #0
 8004dcc:	f7fb fdec 	bl	80009a8 <__aeabi_dcmpeq>
 8004dd0:	2800      	cmp	r0, #0
 8004dd2:	d06a      	beq.n	8004eaa <_svfprintf_r+0xdd6>
 8004dd4:	4b6f      	ldr	r3, [pc, #444]	; (8004f94 <_svfprintf_r+0xec0>)
 8004dd6:	6023      	str	r3, [r4, #0]
 8004dd8:	2301      	movs	r3, #1
 8004dda:	441e      	add	r6, r3
 8004ddc:	6063      	str	r3, [r4, #4]
 8004dde:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004de0:	9628      	str	r6, [sp, #160]	; 0xa0
 8004de2:	3301      	adds	r3, #1
 8004de4:	2b07      	cmp	r3, #7
 8004de6:	9327      	str	r3, [sp, #156]	; 0x9c
 8004de8:	dc38      	bgt.n	8004e5c <_svfprintf_r+0xd88>
 8004dea:	3408      	adds	r4, #8
 8004dec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004dee:	9a08      	ldr	r2, [sp, #32]
 8004df0:	4293      	cmp	r3, r2
 8004df2:	db03      	blt.n	8004dfc <_svfprintf_r+0xd28>
 8004df4:	f01a 0f01 	tst.w	sl, #1
 8004df8:	f43f ad33 	beq.w	8004862 <_svfprintf_r+0x78e>
 8004dfc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004dfe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004e00:	6023      	str	r3, [r4, #0]
 8004e02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e04:	6063      	str	r3, [r4, #4]
 8004e06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004e08:	4413      	add	r3, r2
 8004e0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8004e0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004e0e:	3301      	adds	r3, #1
 8004e10:	2b07      	cmp	r3, #7
 8004e12:	9327      	str	r3, [sp, #156]	; 0x9c
 8004e14:	dc2c      	bgt.n	8004e70 <_svfprintf_r+0xd9c>
 8004e16:	3408      	adds	r4, #8
 8004e18:	9b08      	ldr	r3, [sp, #32]
 8004e1a:	1e5d      	subs	r5, r3, #1
 8004e1c:	2d00      	cmp	r5, #0
 8004e1e:	f77f ad20 	ble.w	8004862 <_svfprintf_r+0x78e>
 8004e22:	f04f 0810 	mov.w	r8, #16
 8004e26:	4e5c      	ldr	r6, [pc, #368]	; (8004f98 <_svfprintf_r+0xec4>)
 8004e28:	2d10      	cmp	r5, #16
 8004e2a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004e2e:	f104 0108 	add.w	r1, r4, #8
 8004e32:	f103 0301 	add.w	r3, r3, #1
 8004e36:	6026      	str	r6, [r4, #0]
 8004e38:	dc24      	bgt.n	8004e84 <_svfprintf_r+0xdb0>
 8004e3a:	6065      	str	r5, [r4, #4]
 8004e3c:	2b07      	cmp	r3, #7
 8004e3e:	4415      	add	r5, r2
 8004e40:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8004e44:	f340 829c 	ble.w	8005380 <_svfprintf_r+0x12ac>
 8004e48:	4659      	mov	r1, fp
 8004e4a:	4648      	mov	r0, r9
 8004e4c:	aa26      	add	r2, sp, #152	; 0x98
 8004e4e:	f003 fb2d 	bl	80084ac <__ssprint_r>
 8004e52:	2800      	cmp	r0, #0
 8004e54:	f040 82b6 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004e58:	ac29      	add	r4, sp, #164	; 0xa4
 8004e5a:	e502      	b.n	8004862 <_svfprintf_r+0x78e>
 8004e5c:	4659      	mov	r1, fp
 8004e5e:	4648      	mov	r0, r9
 8004e60:	aa26      	add	r2, sp, #152	; 0x98
 8004e62:	f003 fb23 	bl	80084ac <__ssprint_r>
 8004e66:	2800      	cmp	r0, #0
 8004e68:	f040 82ac 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004e6c:	ac29      	add	r4, sp, #164	; 0xa4
 8004e6e:	e7bd      	b.n	8004dec <_svfprintf_r+0xd18>
 8004e70:	4659      	mov	r1, fp
 8004e72:	4648      	mov	r0, r9
 8004e74:	aa26      	add	r2, sp, #152	; 0x98
 8004e76:	f003 fb19 	bl	80084ac <__ssprint_r>
 8004e7a:	2800      	cmp	r0, #0
 8004e7c:	f040 82a2 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004e80:	ac29      	add	r4, sp, #164	; 0xa4
 8004e82:	e7c9      	b.n	8004e18 <_svfprintf_r+0xd44>
 8004e84:	3210      	adds	r2, #16
 8004e86:	2b07      	cmp	r3, #7
 8004e88:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004e8c:	f8c4 8004 	str.w	r8, [r4, #4]
 8004e90:	dd08      	ble.n	8004ea4 <_svfprintf_r+0xdd0>
 8004e92:	4659      	mov	r1, fp
 8004e94:	4648      	mov	r0, r9
 8004e96:	aa26      	add	r2, sp, #152	; 0x98
 8004e98:	f003 fb08 	bl	80084ac <__ssprint_r>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	f040 8291 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004ea2:	a929      	add	r1, sp, #164	; 0xa4
 8004ea4:	460c      	mov	r4, r1
 8004ea6:	3d10      	subs	r5, #16
 8004ea8:	e7be      	b.n	8004e28 <_svfprintf_r+0xd54>
 8004eaa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	dc75      	bgt.n	8004f9c <_svfprintf_r+0xec8>
 8004eb0:	4b38      	ldr	r3, [pc, #224]	; (8004f94 <_svfprintf_r+0xec0>)
 8004eb2:	6023      	str	r3, [r4, #0]
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	441e      	add	r6, r3
 8004eb8:	6063      	str	r3, [r4, #4]
 8004eba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004ebc:	9628      	str	r6, [sp, #160]	; 0xa0
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	2b07      	cmp	r3, #7
 8004ec2:	9327      	str	r3, [sp, #156]	; 0x9c
 8004ec4:	dc3e      	bgt.n	8004f44 <_svfprintf_r+0xe70>
 8004ec6:	3408      	adds	r4, #8
 8004ec8:	9908      	ldr	r1, [sp, #32]
 8004eca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004ecc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	f00a 0101 	and.w	r1, sl, #1
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	f43f acc4 	beq.w	8004862 <_svfprintf_r+0x78e>
 8004eda:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004edc:	6022      	str	r2, [r4, #0]
 8004ede:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ee0:	4413      	add	r3, r2
 8004ee2:	9328      	str	r3, [sp, #160]	; 0xa0
 8004ee4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004ee6:	6062      	str	r2, [r4, #4]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	2b07      	cmp	r3, #7
 8004eec:	9327      	str	r3, [sp, #156]	; 0x9c
 8004eee:	dc33      	bgt.n	8004f58 <_svfprintf_r+0xe84>
 8004ef0:	3408      	adds	r4, #8
 8004ef2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004ef4:	2d00      	cmp	r5, #0
 8004ef6:	da1c      	bge.n	8004f32 <_svfprintf_r+0xe5e>
 8004ef8:	4623      	mov	r3, r4
 8004efa:	f04f 0810 	mov.w	r8, #16
 8004efe:	4e26      	ldr	r6, [pc, #152]	; (8004f98 <_svfprintf_r+0xec4>)
 8004f00:	426d      	negs	r5, r5
 8004f02:	2d10      	cmp	r5, #16
 8004f04:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8004f08:	f104 0408 	add.w	r4, r4, #8
 8004f0c:	f102 0201 	add.w	r2, r2, #1
 8004f10:	601e      	str	r6, [r3, #0]
 8004f12:	dc2b      	bgt.n	8004f6c <_svfprintf_r+0xe98>
 8004f14:	605d      	str	r5, [r3, #4]
 8004f16:	2a07      	cmp	r2, #7
 8004f18:	440d      	add	r5, r1
 8004f1a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8004f1e:	dd08      	ble.n	8004f32 <_svfprintf_r+0xe5e>
 8004f20:	4659      	mov	r1, fp
 8004f22:	4648      	mov	r0, r9
 8004f24:	aa26      	add	r2, sp, #152	; 0x98
 8004f26:	f003 fac1 	bl	80084ac <__ssprint_r>
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	f040 824a 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004f30:	ac29      	add	r4, sp, #164	; 0xa4
 8004f32:	9b07      	ldr	r3, [sp, #28]
 8004f34:	9a08      	ldr	r2, [sp, #32]
 8004f36:	6023      	str	r3, [r4, #0]
 8004f38:	9b08      	ldr	r3, [sp, #32]
 8004f3a:	6063      	str	r3, [r4, #4]
 8004f3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004f3e:	4413      	add	r3, r2
 8004f40:	9328      	str	r3, [sp, #160]	; 0xa0
 8004f42:	e487      	b.n	8004854 <_svfprintf_r+0x780>
 8004f44:	4659      	mov	r1, fp
 8004f46:	4648      	mov	r0, r9
 8004f48:	aa26      	add	r2, sp, #152	; 0x98
 8004f4a:	f003 faaf 	bl	80084ac <__ssprint_r>
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	f040 8238 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004f54:	ac29      	add	r4, sp, #164	; 0xa4
 8004f56:	e7b7      	b.n	8004ec8 <_svfprintf_r+0xdf4>
 8004f58:	4659      	mov	r1, fp
 8004f5a:	4648      	mov	r0, r9
 8004f5c:	aa26      	add	r2, sp, #152	; 0x98
 8004f5e:	f003 faa5 	bl	80084ac <__ssprint_r>
 8004f62:	2800      	cmp	r0, #0
 8004f64:	f040 822e 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004f68:	ac29      	add	r4, sp, #164	; 0xa4
 8004f6a:	e7c2      	b.n	8004ef2 <_svfprintf_r+0xe1e>
 8004f6c:	3110      	adds	r1, #16
 8004f6e:	2a07      	cmp	r2, #7
 8004f70:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8004f74:	f8c3 8004 	str.w	r8, [r3, #4]
 8004f78:	dd08      	ble.n	8004f8c <_svfprintf_r+0xeb8>
 8004f7a:	4659      	mov	r1, fp
 8004f7c:	4648      	mov	r0, r9
 8004f7e:	aa26      	add	r2, sp, #152	; 0x98
 8004f80:	f003 fa94 	bl	80084ac <__ssprint_r>
 8004f84:	2800      	cmp	r0, #0
 8004f86:	f040 821d 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8004f8a:	ac29      	add	r4, sp, #164	; 0xa4
 8004f8c:	4623      	mov	r3, r4
 8004f8e:	3d10      	subs	r5, #16
 8004f90:	e7b7      	b.n	8004f02 <_svfprintf_r+0xe2e>
 8004f92:	bf00      	nop
 8004f94:	0800a13a 	.word	0x0800a13a
 8004f98:	0800a14c 	.word	0x0800a14c
 8004f9c:	9b08      	ldr	r3, [sp, #32]
 8004f9e:	42ab      	cmp	r3, r5
 8004fa0:	bfa8      	it	ge
 8004fa2:	462b      	movge	r3, r5
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	4698      	mov	r8, r3
 8004fa8:	dd0b      	ble.n	8004fc2 <_svfprintf_r+0xeee>
 8004faa:	9b07      	ldr	r3, [sp, #28]
 8004fac:	4446      	add	r6, r8
 8004fae:	e9c4 3800 	strd	r3, r8, [r4]
 8004fb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004fb4:	9628      	str	r6, [sp, #160]	; 0xa0
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	2b07      	cmp	r3, #7
 8004fba:	9327      	str	r3, [sp, #156]	; 0x9c
 8004fbc:	f300 808f 	bgt.w	80050de <_svfprintf_r+0x100a>
 8004fc0:	3408      	adds	r4, #8
 8004fc2:	f1b8 0f00 	cmp.w	r8, #0
 8004fc6:	bfb4      	ite	lt
 8004fc8:	462e      	movlt	r6, r5
 8004fca:	eba5 0608 	subge.w	r6, r5, r8
 8004fce:	2e00      	cmp	r6, #0
 8004fd0:	dd1c      	ble.n	800500c <_svfprintf_r+0xf38>
 8004fd2:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8005254 <_svfprintf_r+0x1180>
 8004fd6:	2e10      	cmp	r6, #16
 8004fd8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004fdc:	f104 0108 	add.w	r1, r4, #8
 8004fe0:	f103 0301 	add.w	r3, r3, #1
 8004fe4:	f8c4 8000 	str.w	r8, [r4]
 8004fe8:	f300 8083 	bgt.w	80050f2 <_svfprintf_r+0x101e>
 8004fec:	6066      	str	r6, [r4, #4]
 8004fee:	2b07      	cmp	r3, #7
 8004ff0:	4416      	add	r6, r2
 8004ff2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8004ff6:	f340 808f 	ble.w	8005118 <_svfprintf_r+0x1044>
 8004ffa:	4659      	mov	r1, fp
 8004ffc:	4648      	mov	r0, r9
 8004ffe:	aa26      	add	r2, sp, #152	; 0x98
 8005000:	f003 fa54 	bl	80084ac <__ssprint_r>
 8005004:	2800      	cmp	r0, #0
 8005006:	f040 81dd 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 800500a:	ac29      	add	r4, sp, #164	; 0xa4
 800500c:	9b07      	ldr	r3, [sp, #28]
 800500e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8005012:	441d      	add	r5, r3
 8005014:	d00c      	beq.n	8005030 <_svfprintf_r+0xf5c>
 8005016:	4e8f      	ldr	r6, [pc, #572]	; (8005254 <_svfprintf_r+0x1180>)
 8005018:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800501a:	2b00      	cmp	r3, #0
 800501c:	d17e      	bne.n	800511c <_svfprintf_r+0x1048>
 800501e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005020:	2b00      	cmp	r3, #0
 8005022:	d17e      	bne.n	8005122 <_svfprintf_r+0x104e>
 8005024:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005028:	4413      	add	r3, r2
 800502a:	429d      	cmp	r5, r3
 800502c:	bf28      	it	cs
 800502e:	461d      	movcs	r5, r3
 8005030:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005032:	9a08      	ldr	r2, [sp, #32]
 8005034:	4293      	cmp	r3, r2
 8005036:	db02      	blt.n	800503e <_svfprintf_r+0xf6a>
 8005038:	f01a 0f01 	tst.w	sl, #1
 800503c:	d00e      	beq.n	800505c <_svfprintf_r+0xf88>
 800503e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005040:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005042:	6023      	str	r3, [r4, #0]
 8005044:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005046:	6063      	str	r3, [r4, #4]
 8005048:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800504a:	4413      	add	r3, r2
 800504c:	9328      	str	r3, [sp, #160]	; 0xa0
 800504e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005050:	3301      	adds	r3, #1
 8005052:	2b07      	cmp	r3, #7
 8005054:	9327      	str	r3, [sp, #156]	; 0x9c
 8005056:	f300 80e8 	bgt.w	800522a <_svfprintf_r+0x1156>
 800505a:	3408      	adds	r4, #8
 800505c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800505e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8005062:	440b      	add	r3, r1
 8005064:	1b8e      	subs	r6, r1, r6
 8005066:	1b5a      	subs	r2, r3, r5
 8005068:	4296      	cmp	r6, r2
 800506a:	bfa8      	it	ge
 800506c:	4616      	movge	r6, r2
 800506e:	2e00      	cmp	r6, #0
 8005070:	dd0b      	ble.n	800508a <_svfprintf_r+0xfb6>
 8005072:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005074:	e9c4 5600 	strd	r5, r6, [r4]
 8005078:	4433      	add	r3, r6
 800507a:	9328      	str	r3, [sp, #160]	; 0xa0
 800507c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800507e:	3301      	adds	r3, #1
 8005080:	2b07      	cmp	r3, #7
 8005082:	9327      	str	r3, [sp, #156]	; 0x9c
 8005084:	f300 80db 	bgt.w	800523e <_svfprintf_r+0x116a>
 8005088:	3408      	adds	r4, #8
 800508a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800508c:	9b08      	ldr	r3, [sp, #32]
 800508e:	2e00      	cmp	r6, #0
 8005090:	eba3 0505 	sub.w	r5, r3, r5
 8005094:	bfa8      	it	ge
 8005096:	1bad      	subge	r5, r5, r6
 8005098:	2d00      	cmp	r5, #0
 800509a:	f77f abe2 	ble.w	8004862 <_svfprintf_r+0x78e>
 800509e:	f04f 0810 	mov.w	r8, #16
 80050a2:	4e6c      	ldr	r6, [pc, #432]	; (8005254 <_svfprintf_r+0x1180>)
 80050a4:	2d10      	cmp	r5, #16
 80050a6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80050aa:	f104 0108 	add.w	r1, r4, #8
 80050ae:	f103 0301 	add.w	r3, r3, #1
 80050b2:	6026      	str	r6, [r4, #0]
 80050b4:	f77f aec1 	ble.w	8004e3a <_svfprintf_r+0xd66>
 80050b8:	3210      	adds	r2, #16
 80050ba:	2b07      	cmp	r3, #7
 80050bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80050c0:	f8c4 8004 	str.w	r8, [r4, #4]
 80050c4:	dd08      	ble.n	80050d8 <_svfprintf_r+0x1004>
 80050c6:	4659      	mov	r1, fp
 80050c8:	4648      	mov	r0, r9
 80050ca:	aa26      	add	r2, sp, #152	; 0x98
 80050cc:	f003 f9ee 	bl	80084ac <__ssprint_r>
 80050d0:	2800      	cmp	r0, #0
 80050d2:	f040 8177 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 80050d6:	a929      	add	r1, sp, #164	; 0xa4
 80050d8:	460c      	mov	r4, r1
 80050da:	3d10      	subs	r5, #16
 80050dc:	e7e2      	b.n	80050a4 <_svfprintf_r+0xfd0>
 80050de:	4659      	mov	r1, fp
 80050e0:	4648      	mov	r0, r9
 80050e2:	aa26      	add	r2, sp, #152	; 0x98
 80050e4:	f003 f9e2 	bl	80084ac <__ssprint_r>
 80050e8:	2800      	cmp	r0, #0
 80050ea:	f040 816b 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 80050ee:	ac29      	add	r4, sp, #164	; 0xa4
 80050f0:	e767      	b.n	8004fc2 <_svfprintf_r+0xeee>
 80050f2:	2010      	movs	r0, #16
 80050f4:	2b07      	cmp	r3, #7
 80050f6:	4402      	add	r2, r0
 80050f8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80050fc:	6060      	str	r0, [r4, #4]
 80050fe:	dd08      	ble.n	8005112 <_svfprintf_r+0x103e>
 8005100:	4659      	mov	r1, fp
 8005102:	4648      	mov	r0, r9
 8005104:	aa26      	add	r2, sp, #152	; 0x98
 8005106:	f003 f9d1 	bl	80084ac <__ssprint_r>
 800510a:	2800      	cmp	r0, #0
 800510c:	f040 815a 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8005110:	a929      	add	r1, sp, #164	; 0xa4
 8005112:	460c      	mov	r4, r1
 8005114:	3e10      	subs	r6, #16
 8005116:	e75e      	b.n	8004fd6 <_svfprintf_r+0xf02>
 8005118:	460c      	mov	r4, r1
 800511a:	e777      	b.n	800500c <_svfprintf_r+0xf38>
 800511c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800511e:	2b00      	cmp	r3, #0
 8005120:	d052      	beq.n	80051c8 <_svfprintf_r+0x10f4>
 8005122:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005124:	3b01      	subs	r3, #1
 8005126:	930c      	str	r3, [sp, #48]	; 0x30
 8005128:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800512a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800512c:	6023      	str	r3, [r4, #0]
 800512e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005130:	6063      	str	r3, [r4, #4]
 8005132:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005134:	4413      	add	r3, r2
 8005136:	9328      	str	r3, [sp, #160]	; 0xa0
 8005138:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800513a:	3301      	adds	r3, #1
 800513c:	2b07      	cmp	r3, #7
 800513e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005140:	dc49      	bgt.n	80051d6 <_svfprintf_r+0x1102>
 8005142:	3408      	adds	r4, #8
 8005144:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005148:	eb03 0802 	add.w	r8, r3, r2
 800514c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800514e:	eba8 0805 	sub.w	r8, r8, r5
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	4598      	cmp	r8, r3
 8005156:	bfa8      	it	ge
 8005158:	4698      	movge	r8, r3
 800515a:	f1b8 0f00 	cmp.w	r8, #0
 800515e:	dd0a      	ble.n	8005176 <_svfprintf_r+0x10a2>
 8005160:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005162:	e9c4 5800 	strd	r5, r8, [r4]
 8005166:	4443      	add	r3, r8
 8005168:	9328      	str	r3, [sp, #160]	; 0xa0
 800516a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800516c:	3301      	adds	r3, #1
 800516e:	2b07      	cmp	r3, #7
 8005170:	9327      	str	r3, [sp, #156]	; 0x9c
 8005172:	dc3a      	bgt.n	80051ea <_svfprintf_r+0x1116>
 8005174:	3408      	adds	r4, #8
 8005176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005178:	f1b8 0f00 	cmp.w	r8, #0
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	bfb4      	ite	lt
 8005180:	4698      	movlt	r8, r3
 8005182:	eba3 0808 	subge.w	r8, r3, r8
 8005186:	f1b8 0f00 	cmp.w	r8, #0
 800518a:	dd19      	ble.n	80051c0 <_svfprintf_r+0x10ec>
 800518c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005190:	f1b8 0f10 	cmp.w	r8, #16
 8005194:	f102 0201 	add.w	r2, r2, #1
 8005198:	f104 0108 	add.w	r1, r4, #8
 800519c:	6026      	str	r6, [r4, #0]
 800519e:	dc2e      	bgt.n	80051fe <_svfprintf_r+0x112a>
 80051a0:	4443      	add	r3, r8
 80051a2:	2a07      	cmp	r2, #7
 80051a4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80051a8:	f8c4 8004 	str.w	r8, [r4, #4]
 80051ac:	dd3b      	ble.n	8005226 <_svfprintf_r+0x1152>
 80051ae:	4659      	mov	r1, fp
 80051b0:	4648      	mov	r0, r9
 80051b2:	aa26      	add	r2, sp, #152	; 0x98
 80051b4:	f003 f97a 	bl	80084ac <__ssprint_r>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	f040 8103 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 80051be:	ac29      	add	r4, sp, #164	; 0xa4
 80051c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	441d      	add	r5, r3
 80051c6:	e727      	b.n	8005018 <_svfprintf_r+0xf44>
 80051c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051ca:	3b01      	subs	r3, #1
 80051cc:	930e      	str	r3, [sp, #56]	; 0x38
 80051ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051d0:	3b01      	subs	r3, #1
 80051d2:	930d      	str	r3, [sp, #52]	; 0x34
 80051d4:	e7a8      	b.n	8005128 <_svfprintf_r+0x1054>
 80051d6:	4659      	mov	r1, fp
 80051d8:	4648      	mov	r0, r9
 80051da:	aa26      	add	r2, sp, #152	; 0x98
 80051dc:	f003 f966 	bl	80084ac <__ssprint_r>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	f040 80ef 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 80051e6:	ac29      	add	r4, sp, #164	; 0xa4
 80051e8:	e7ac      	b.n	8005144 <_svfprintf_r+0x1070>
 80051ea:	4659      	mov	r1, fp
 80051ec:	4648      	mov	r0, r9
 80051ee:	aa26      	add	r2, sp, #152	; 0x98
 80051f0:	f003 f95c 	bl	80084ac <__ssprint_r>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	f040 80e5 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 80051fa:	ac29      	add	r4, sp, #164	; 0xa4
 80051fc:	e7bb      	b.n	8005176 <_svfprintf_r+0x10a2>
 80051fe:	2010      	movs	r0, #16
 8005200:	2a07      	cmp	r2, #7
 8005202:	4403      	add	r3, r0
 8005204:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005208:	6060      	str	r0, [r4, #4]
 800520a:	dd08      	ble.n	800521e <_svfprintf_r+0x114a>
 800520c:	4659      	mov	r1, fp
 800520e:	4648      	mov	r0, r9
 8005210:	aa26      	add	r2, sp, #152	; 0x98
 8005212:	f003 f94b 	bl	80084ac <__ssprint_r>
 8005216:	2800      	cmp	r0, #0
 8005218:	f040 80d4 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 800521c:	a929      	add	r1, sp, #164	; 0xa4
 800521e:	460c      	mov	r4, r1
 8005220:	f1a8 0810 	sub.w	r8, r8, #16
 8005224:	e7b2      	b.n	800518c <_svfprintf_r+0x10b8>
 8005226:	460c      	mov	r4, r1
 8005228:	e7ca      	b.n	80051c0 <_svfprintf_r+0x10ec>
 800522a:	4659      	mov	r1, fp
 800522c:	4648      	mov	r0, r9
 800522e:	aa26      	add	r2, sp, #152	; 0x98
 8005230:	f003 f93c 	bl	80084ac <__ssprint_r>
 8005234:	2800      	cmp	r0, #0
 8005236:	f040 80c5 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 800523a:	ac29      	add	r4, sp, #164	; 0xa4
 800523c:	e70e      	b.n	800505c <_svfprintf_r+0xf88>
 800523e:	4659      	mov	r1, fp
 8005240:	4648      	mov	r0, r9
 8005242:	aa26      	add	r2, sp, #152	; 0x98
 8005244:	f003 f932 	bl	80084ac <__ssprint_r>
 8005248:	2800      	cmp	r0, #0
 800524a:	f040 80bb 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 800524e:	ac29      	add	r4, sp, #164	; 0xa4
 8005250:	e71b      	b.n	800508a <_svfprintf_r+0xfb6>
 8005252:	bf00      	nop
 8005254:	0800a14c 	.word	0x0800a14c
 8005258:	9a08      	ldr	r2, [sp, #32]
 800525a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800525c:	2a01      	cmp	r2, #1
 800525e:	9a07      	ldr	r2, [sp, #28]
 8005260:	f106 0601 	add.w	r6, r6, #1
 8005264:	6022      	str	r2, [r4, #0]
 8005266:	f04f 0201 	mov.w	r2, #1
 800526a:	f103 0301 	add.w	r3, r3, #1
 800526e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005272:	f104 0508 	add.w	r5, r4, #8
 8005276:	6062      	str	r2, [r4, #4]
 8005278:	dc02      	bgt.n	8005280 <_svfprintf_r+0x11ac>
 800527a:	f01a 0f01 	tst.w	sl, #1
 800527e:	d07a      	beq.n	8005376 <_svfprintf_r+0x12a2>
 8005280:	2b07      	cmp	r3, #7
 8005282:	dd08      	ble.n	8005296 <_svfprintf_r+0x11c2>
 8005284:	4659      	mov	r1, fp
 8005286:	4648      	mov	r0, r9
 8005288:	aa26      	add	r2, sp, #152	; 0x98
 800528a:	f003 f90f 	bl	80084ac <__ssprint_r>
 800528e:	2800      	cmp	r0, #0
 8005290:	f040 8098 	bne.w	80053c4 <_svfprintf_r+0x12f0>
 8005294:	ad29      	add	r5, sp, #164	; 0xa4
 8005296:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005298:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800529a:	602b      	str	r3, [r5, #0]
 800529c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800529e:	606b      	str	r3, [r5, #4]
 80052a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80052a2:	4413      	add	r3, r2
 80052a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80052a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80052a8:	3301      	adds	r3, #1
 80052aa:	2b07      	cmp	r3, #7
 80052ac:	9327      	str	r3, [sp, #156]	; 0x9c
 80052ae:	dc32      	bgt.n	8005316 <_svfprintf_r+0x1242>
 80052b0:	3508      	adds	r5, #8
 80052b2:	9b08      	ldr	r3, [sp, #32]
 80052b4:	2200      	movs	r2, #0
 80052b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80052ba:	1e5c      	subs	r4, r3, #1
 80052bc:	2300      	movs	r3, #0
 80052be:	f7fb fb73 	bl	80009a8 <__aeabi_dcmpeq>
 80052c2:	2800      	cmp	r0, #0
 80052c4:	d130      	bne.n	8005328 <_svfprintf_r+0x1254>
 80052c6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80052c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80052ca:	9807      	ldr	r0, [sp, #28]
 80052cc:	9a08      	ldr	r2, [sp, #32]
 80052ce:	3101      	adds	r1, #1
 80052d0:	3b01      	subs	r3, #1
 80052d2:	3001      	adds	r0, #1
 80052d4:	4413      	add	r3, r2
 80052d6:	2907      	cmp	r1, #7
 80052d8:	e9c5 0400 	strd	r0, r4, [r5]
 80052dc:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80052e0:	dd4c      	ble.n	800537c <_svfprintf_r+0x12a8>
 80052e2:	4659      	mov	r1, fp
 80052e4:	4648      	mov	r0, r9
 80052e6:	aa26      	add	r2, sp, #152	; 0x98
 80052e8:	f003 f8e0 	bl	80084ac <__ssprint_r>
 80052ec:	2800      	cmp	r0, #0
 80052ee:	d169      	bne.n	80053c4 <_svfprintf_r+0x12f0>
 80052f0:	ad29      	add	r5, sp, #164	; 0xa4
 80052f2:	ab22      	add	r3, sp, #136	; 0x88
 80052f4:	602b      	str	r3, [r5, #0]
 80052f6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80052f8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80052fa:	606b      	str	r3, [r5, #4]
 80052fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80052fe:	4413      	add	r3, r2
 8005300:	9328      	str	r3, [sp, #160]	; 0xa0
 8005302:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005304:	3301      	adds	r3, #1
 8005306:	2b07      	cmp	r3, #7
 8005308:	9327      	str	r3, [sp, #156]	; 0x9c
 800530a:	f73f ad9d 	bgt.w	8004e48 <_svfprintf_r+0xd74>
 800530e:	f105 0408 	add.w	r4, r5, #8
 8005312:	f7ff baa6 	b.w	8004862 <_svfprintf_r+0x78e>
 8005316:	4659      	mov	r1, fp
 8005318:	4648      	mov	r0, r9
 800531a:	aa26      	add	r2, sp, #152	; 0x98
 800531c:	f003 f8c6 	bl	80084ac <__ssprint_r>
 8005320:	2800      	cmp	r0, #0
 8005322:	d14f      	bne.n	80053c4 <_svfprintf_r+0x12f0>
 8005324:	ad29      	add	r5, sp, #164	; 0xa4
 8005326:	e7c4      	b.n	80052b2 <_svfprintf_r+0x11de>
 8005328:	2c00      	cmp	r4, #0
 800532a:	dde2      	ble.n	80052f2 <_svfprintf_r+0x121e>
 800532c:	f04f 0810 	mov.w	r8, #16
 8005330:	4e51      	ldr	r6, [pc, #324]	; (8005478 <_svfprintf_r+0x13a4>)
 8005332:	2c10      	cmp	r4, #16
 8005334:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005338:	f105 0108 	add.w	r1, r5, #8
 800533c:	f103 0301 	add.w	r3, r3, #1
 8005340:	602e      	str	r6, [r5, #0]
 8005342:	dc07      	bgt.n	8005354 <_svfprintf_r+0x1280>
 8005344:	606c      	str	r4, [r5, #4]
 8005346:	2b07      	cmp	r3, #7
 8005348:	4414      	add	r4, r2
 800534a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800534e:	dcc8      	bgt.n	80052e2 <_svfprintf_r+0x120e>
 8005350:	460d      	mov	r5, r1
 8005352:	e7ce      	b.n	80052f2 <_svfprintf_r+0x121e>
 8005354:	3210      	adds	r2, #16
 8005356:	2b07      	cmp	r3, #7
 8005358:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800535c:	f8c5 8004 	str.w	r8, [r5, #4]
 8005360:	dd06      	ble.n	8005370 <_svfprintf_r+0x129c>
 8005362:	4659      	mov	r1, fp
 8005364:	4648      	mov	r0, r9
 8005366:	aa26      	add	r2, sp, #152	; 0x98
 8005368:	f003 f8a0 	bl	80084ac <__ssprint_r>
 800536c:	bb50      	cbnz	r0, 80053c4 <_svfprintf_r+0x12f0>
 800536e:	a929      	add	r1, sp, #164	; 0xa4
 8005370:	460d      	mov	r5, r1
 8005372:	3c10      	subs	r4, #16
 8005374:	e7dd      	b.n	8005332 <_svfprintf_r+0x125e>
 8005376:	2b07      	cmp	r3, #7
 8005378:	ddbb      	ble.n	80052f2 <_svfprintf_r+0x121e>
 800537a:	e7b2      	b.n	80052e2 <_svfprintf_r+0x120e>
 800537c:	3508      	adds	r5, #8
 800537e:	e7b8      	b.n	80052f2 <_svfprintf_r+0x121e>
 8005380:	460c      	mov	r4, r1
 8005382:	f7ff ba6e 	b.w	8004862 <_svfprintf_r+0x78e>
 8005386:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800538a:	1a9d      	subs	r5, r3, r2
 800538c:	2d00      	cmp	r5, #0
 800538e:	f77f aa6c 	ble.w	800486a <_svfprintf_r+0x796>
 8005392:	f04f 0810 	mov.w	r8, #16
 8005396:	4e39      	ldr	r6, [pc, #228]	; (800547c <_svfprintf_r+0x13a8>)
 8005398:	2d10      	cmp	r5, #16
 800539a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800539e:	6026      	str	r6, [r4, #0]
 80053a0:	f103 0301 	add.w	r3, r3, #1
 80053a4:	dc17      	bgt.n	80053d6 <_svfprintf_r+0x1302>
 80053a6:	6065      	str	r5, [r4, #4]
 80053a8:	2b07      	cmp	r3, #7
 80053aa:	4415      	add	r5, r2
 80053ac:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80053b0:	f77f aa5b 	ble.w	800486a <_svfprintf_r+0x796>
 80053b4:	4659      	mov	r1, fp
 80053b6:	4648      	mov	r0, r9
 80053b8:	aa26      	add	r2, sp, #152	; 0x98
 80053ba:	f003 f877 	bl	80084ac <__ssprint_r>
 80053be:	2800      	cmp	r0, #0
 80053c0:	f43f aa53 	beq.w	800486a <_svfprintf_r+0x796>
 80053c4:	2f00      	cmp	r7, #0
 80053c6:	f43f a87e 	beq.w	80044c6 <_svfprintf_r+0x3f2>
 80053ca:	4639      	mov	r1, r7
 80053cc:	4648      	mov	r0, r9
 80053ce:	f002 fb3f 	bl	8007a50 <_free_r>
 80053d2:	f7ff b878 	b.w	80044c6 <_svfprintf_r+0x3f2>
 80053d6:	3210      	adds	r2, #16
 80053d8:	2b07      	cmp	r3, #7
 80053da:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80053de:	f8c4 8004 	str.w	r8, [r4, #4]
 80053e2:	dc02      	bgt.n	80053ea <_svfprintf_r+0x1316>
 80053e4:	3408      	adds	r4, #8
 80053e6:	3d10      	subs	r5, #16
 80053e8:	e7d6      	b.n	8005398 <_svfprintf_r+0x12c4>
 80053ea:	4659      	mov	r1, fp
 80053ec:	4648      	mov	r0, r9
 80053ee:	aa26      	add	r2, sp, #152	; 0x98
 80053f0:	f003 f85c 	bl	80084ac <__ssprint_r>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	d1e5      	bne.n	80053c4 <_svfprintf_r+0x12f0>
 80053f8:	ac29      	add	r4, sp, #164	; 0xa4
 80053fa:	e7f4      	b.n	80053e6 <_svfprintf_r+0x1312>
 80053fc:	4639      	mov	r1, r7
 80053fe:	4648      	mov	r0, r9
 8005400:	f002 fb26 	bl	8007a50 <_free_r>
 8005404:	f7ff ba48 	b.w	8004898 <_svfprintf_r+0x7c4>
 8005408:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800540a:	2b00      	cmp	r3, #0
 800540c:	f43f a85b 	beq.w	80044c6 <_svfprintf_r+0x3f2>
 8005410:	4659      	mov	r1, fp
 8005412:	4648      	mov	r0, r9
 8005414:	aa26      	add	r2, sp, #152	; 0x98
 8005416:	f003 f849 	bl	80084ac <__ssprint_r>
 800541a:	f7ff b854 	b.w	80044c6 <_svfprintf_r+0x3f2>
 800541e:	ea56 0207 	orrs.w	r2, r6, r7
 8005422:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005426:	f43f ab54 	beq.w	8004ad2 <_svfprintf_r+0x9fe>
 800542a:	2b01      	cmp	r3, #1
 800542c:	f43f abea 	beq.w	8004c04 <_svfprintf_r+0xb30>
 8005430:	2b02      	cmp	r3, #2
 8005432:	ab52      	add	r3, sp, #328	; 0x148
 8005434:	9307      	str	r3, [sp, #28]
 8005436:	f43f ac3d 	beq.w	8004cb4 <_svfprintf_r+0xbe0>
 800543a:	9907      	ldr	r1, [sp, #28]
 800543c:	f006 0307 	and.w	r3, r6, #7
 8005440:	460a      	mov	r2, r1
 8005442:	3330      	adds	r3, #48	; 0x30
 8005444:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005448:	9207      	str	r2, [sp, #28]
 800544a:	08f2      	lsrs	r2, r6, #3
 800544c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005450:	08f8      	lsrs	r0, r7, #3
 8005452:	4616      	mov	r6, r2
 8005454:	4607      	mov	r7, r0
 8005456:	ea56 0207 	orrs.w	r2, r6, r7
 800545a:	d1ee      	bne.n	800543a <_svfprintf_r+0x1366>
 800545c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800545e:	07d2      	lsls	r2, r2, #31
 8005460:	f57f ac16 	bpl.w	8004c90 <_svfprintf_r+0xbbc>
 8005464:	2b30      	cmp	r3, #48	; 0x30
 8005466:	f43f ac13 	beq.w	8004c90 <_svfprintf_r+0xbbc>
 800546a:	2330      	movs	r3, #48	; 0x30
 800546c:	9a07      	ldr	r2, [sp, #28]
 800546e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005472:	1e8b      	subs	r3, r1, #2
 8005474:	9307      	str	r3, [sp, #28]
 8005476:	e40b      	b.n	8004c90 <_svfprintf_r+0xbbc>
 8005478:	0800a14c 	.word	0x0800a14c
 800547c:	0800a13c 	.word	0x0800a13c

08005480 <sysconf>:
 8005480:	2808      	cmp	r0, #8
 8005482:	b508      	push	{r3, lr}
 8005484:	d006      	beq.n	8005494 <sysconf+0x14>
 8005486:	f7fe fad3 	bl	8003a30 <__errno>
 800548a:	2316      	movs	r3, #22
 800548c:	6003      	str	r3, [r0, #0]
 800548e:	f04f 30ff 	mov.w	r0, #4294967295
 8005492:	bd08      	pop	{r3, pc}
 8005494:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005498:	e7fb      	b.n	8005492 <sysconf+0x12>
	...

0800549c <_vfprintf_r>:
 800549c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a0:	b0d3      	sub	sp, #332	; 0x14c
 80054a2:	468a      	mov	sl, r1
 80054a4:	4691      	mov	r9, r2
 80054a6:	461c      	mov	r4, r3
 80054a8:	461e      	mov	r6, r3
 80054aa:	4683      	mov	fp, r0
 80054ac:	f002 fbb0 	bl	8007c10 <_localeconv_r>
 80054b0:	6803      	ldr	r3, [r0, #0]
 80054b2:	4618      	mov	r0, r3
 80054b4:	9318      	str	r3, [sp, #96]	; 0x60
 80054b6:	f7fa fe4b 	bl	8000150 <strlen>
 80054ba:	9012      	str	r0, [sp, #72]	; 0x48
 80054bc:	f1bb 0f00 	cmp.w	fp, #0
 80054c0:	d005      	beq.n	80054ce <_vfprintf_r+0x32>
 80054c2:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80054c6:	b913      	cbnz	r3, 80054ce <_vfprintf_r+0x32>
 80054c8:	4658      	mov	r0, fp
 80054ca:	f002 fa31 	bl	8007930 <__sinit>
 80054ce:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80054d2:	07da      	lsls	r2, r3, #31
 80054d4:	d407      	bmi.n	80054e6 <_vfprintf_r+0x4a>
 80054d6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80054da:	059b      	lsls	r3, r3, #22
 80054dc:	d403      	bmi.n	80054e6 <_vfprintf_r+0x4a>
 80054de:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80054e2:	f002 fb9b 	bl	8007c1c <__retarget_lock_acquire_recursive>
 80054e6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80054ea:	049f      	lsls	r7, r3, #18
 80054ec:	d409      	bmi.n	8005502 <_vfprintf_r+0x66>
 80054ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80054f2:	f8aa 300c 	strh.w	r3, [sl, #12]
 80054f6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80054fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054fe:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8005502:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005506:	071d      	lsls	r5, r3, #28
 8005508:	d502      	bpl.n	8005510 <_vfprintf_r+0x74>
 800550a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800550e:	b9c3      	cbnz	r3, 8005542 <_vfprintf_r+0xa6>
 8005510:	4651      	mov	r1, sl
 8005512:	4658      	mov	r0, fp
 8005514:	f001 fa5c 	bl	80069d0 <__swsetup_r>
 8005518:	b198      	cbz	r0, 8005542 <_vfprintf_r+0xa6>
 800551a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800551e:	07dc      	lsls	r4, r3, #31
 8005520:	d506      	bpl.n	8005530 <_vfprintf_r+0x94>
 8005522:	f04f 33ff 	mov.w	r3, #4294967295
 8005526:	9313      	str	r3, [sp, #76]	; 0x4c
 8005528:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800552a:	b053      	add	sp, #332	; 0x14c
 800552c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005530:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005534:	0598      	lsls	r0, r3, #22
 8005536:	d4f4      	bmi.n	8005522 <_vfprintf_r+0x86>
 8005538:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800553c:	f002 fb6f 	bl	8007c1e <__retarget_lock_release_recursive>
 8005540:	e7ef      	b.n	8005522 <_vfprintf_r+0x86>
 8005542:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005546:	f003 021a 	and.w	r2, r3, #26
 800554a:	2a0a      	cmp	r2, #10
 800554c:	d115      	bne.n	800557a <_vfprintf_r+0xde>
 800554e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8005552:	2a00      	cmp	r2, #0
 8005554:	db11      	blt.n	800557a <_vfprintf_r+0xde>
 8005556:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800555a:	07d1      	lsls	r1, r2, #31
 800555c:	d405      	bmi.n	800556a <_vfprintf_r+0xce>
 800555e:	059a      	lsls	r2, r3, #22
 8005560:	d403      	bmi.n	800556a <_vfprintf_r+0xce>
 8005562:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005566:	f002 fb5a 	bl	8007c1e <__retarget_lock_release_recursive>
 800556a:	4623      	mov	r3, r4
 800556c:	464a      	mov	r2, r9
 800556e:	4651      	mov	r1, sl
 8005570:	4658      	mov	r0, fp
 8005572:	f001 f9b3 	bl	80068dc <__sbprintf>
 8005576:	9013      	str	r0, [sp, #76]	; 0x4c
 8005578:	e7d6      	b.n	8005528 <_vfprintf_r+0x8c>
 800557a:	2500      	movs	r5, #0
 800557c:	2200      	movs	r2, #0
 800557e:	2300      	movs	r3, #0
 8005580:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005584:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005588:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800558c:	ac29      	add	r4, sp, #164	; 0xa4
 800558e:	9426      	str	r4, [sp, #152]	; 0x98
 8005590:	9508      	str	r5, [sp, #32]
 8005592:	950e      	str	r5, [sp, #56]	; 0x38
 8005594:	9516      	str	r5, [sp, #88]	; 0x58
 8005596:	9519      	str	r5, [sp, #100]	; 0x64
 8005598:	9513      	str	r5, [sp, #76]	; 0x4c
 800559a:	464b      	mov	r3, r9
 800559c:	461d      	mov	r5, r3
 800559e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055a2:	b10a      	cbz	r2, 80055a8 <_vfprintf_r+0x10c>
 80055a4:	2a25      	cmp	r2, #37	; 0x25
 80055a6:	d1f9      	bne.n	800559c <_vfprintf_r+0x100>
 80055a8:	ebb5 0709 	subs.w	r7, r5, r9
 80055ac:	d00d      	beq.n	80055ca <_vfprintf_r+0x12e>
 80055ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80055b0:	e9c4 9700 	strd	r9, r7, [r4]
 80055b4:	443b      	add	r3, r7
 80055b6:	9328      	str	r3, [sp, #160]	; 0xa0
 80055b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80055ba:	3301      	adds	r3, #1
 80055bc:	2b07      	cmp	r3, #7
 80055be:	9327      	str	r3, [sp, #156]	; 0x9c
 80055c0:	dc7a      	bgt.n	80056b8 <_vfprintf_r+0x21c>
 80055c2:	3408      	adds	r4, #8
 80055c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80055c6:	443b      	add	r3, r7
 80055c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80055ca:	782b      	ldrb	r3, [r5, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	f001 813d 	beq.w	800684c <_vfprintf_r+0x13b0>
 80055d2:	2300      	movs	r3, #0
 80055d4:	f04f 32ff 	mov.w	r2, #4294967295
 80055d8:	4698      	mov	r8, r3
 80055da:	270a      	movs	r7, #10
 80055dc:	212b      	movs	r1, #43	; 0x2b
 80055de:	3501      	adds	r5, #1
 80055e0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80055e4:	9207      	str	r2, [sp, #28]
 80055e6:	9314      	str	r3, [sp, #80]	; 0x50
 80055e8:	462a      	mov	r2, r5
 80055ea:	f812 3b01 	ldrb.w	r3, [r2], #1
 80055ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80055f0:	4613      	mov	r3, r2
 80055f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80055f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055f6:	3b20      	subs	r3, #32
 80055f8:	2b5a      	cmp	r3, #90	; 0x5a
 80055fa:	f200 85a6 	bhi.w	800614a <_vfprintf_r+0xcae>
 80055fe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005602:	007e      	.short	0x007e
 8005604:	05a405a4 	.word	0x05a405a4
 8005608:	05a40086 	.word	0x05a40086
 800560c:	05a405a4 	.word	0x05a405a4
 8005610:	05a40065 	.word	0x05a40065
 8005614:	008905a4 	.word	0x008905a4
 8005618:	05a40093 	.word	0x05a40093
 800561c:	00960090 	.word	0x00960090
 8005620:	00b205a4 	.word	0x00b205a4
 8005624:	00b500b5 	.word	0x00b500b5
 8005628:	00b500b5 	.word	0x00b500b5
 800562c:	00b500b5 	.word	0x00b500b5
 8005630:	00b500b5 	.word	0x00b500b5
 8005634:	05a400b5 	.word	0x05a400b5
 8005638:	05a405a4 	.word	0x05a405a4
 800563c:	05a405a4 	.word	0x05a405a4
 8005640:	05a405a4 	.word	0x05a405a4
 8005644:	05a4011f 	.word	0x05a4011f
 8005648:	00f500e2 	.word	0x00f500e2
 800564c:	011f011f 	.word	0x011f011f
 8005650:	05a4011f 	.word	0x05a4011f
 8005654:	05a405a4 	.word	0x05a405a4
 8005658:	00c505a4 	.word	0x00c505a4
 800565c:	05a405a4 	.word	0x05a405a4
 8005660:	05a40484 	.word	0x05a40484
 8005664:	05a405a4 	.word	0x05a405a4
 8005668:	05a404cb 	.word	0x05a404cb
 800566c:	05a404ec 	.word	0x05a404ec
 8005670:	050b05a4 	.word	0x050b05a4
 8005674:	05a405a4 	.word	0x05a405a4
 8005678:	05a405a4 	.word	0x05a405a4
 800567c:	05a405a4 	.word	0x05a405a4
 8005680:	05a405a4 	.word	0x05a405a4
 8005684:	05a4011f 	.word	0x05a4011f
 8005688:	00f700e2 	.word	0x00f700e2
 800568c:	011f011f 	.word	0x011f011f
 8005690:	00c8011f 	.word	0x00c8011f
 8005694:	00dc00f7 	.word	0x00dc00f7
 8005698:	00d505a4 	.word	0x00d505a4
 800569c:	046105a4 	.word	0x046105a4
 80056a0:	04ba0486 	.word	0x04ba0486
 80056a4:	05a400dc 	.word	0x05a400dc
 80056a8:	007c04cb 	.word	0x007c04cb
 80056ac:	05a404ee 	.word	0x05a404ee
 80056b0:	052805a4 	.word	0x052805a4
 80056b4:	007c05a4 	.word	0x007c05a4
 80056b8:	4651      	mov	r1, sl
 80056ba:	4658      	mov	r0, fp
 80056bc:	aa26      	add	r2, sp, #152	; 0x98
 80056be:	f002 ff70 	bl	80085a2 <__sprint_r>
 80056c2:	2800      	cmp	r0, #0
 80056c4:	f040 8127 	bne.w	8005916 <_vfprintf_r+0x47a>
 80056c8:	ac29      	add	r4, sp, #164	; 0xa4
 80056ca:	e77b      	b.n	80055c4 <_vfprintf_r+0x128>
 80056cc:	4658      	mov	r0, fp
 80056ce:	f002 fa9f 	bl	8007c10 <_localeconv_r>
 80056d2:	6843      	ldr	r3, [r0, #4]
 80056d4:	4618      	mov	r0, r3
 80056d6:	9319      	str	r3, [sp, #100]	; 0x64
 80056d8:	f7fa fd3a 	bl	8000150 <strlen>
 80056dc:	9016      	str	r0, [sp, #88]	; 0x58
 80056de:	4658      	mov	r0, fp
 80056e0:	f002 fa96 	bl	8007c10 <_localeconv_r>
 80056e4:	6883      	ldr	r3, [r0, #8]
 80056e6:	212b      	movs	r1, #43	; 0x2b
 80056e8:	930e      	str	r3, [sp, #56]	; 0x38
 80056ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80056ec:	b12b      	cbz	r3, 80056fa <_vfprintf_r+0x25e>
 80056ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056f0:	b11b      	cbz	r3, 80056fa <_vfprintf_r+0x25e>
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	b10b      	cbz	r3, 80056fa <_vfprintf_r+0x25e>
 80056f6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80056fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80056fc:	e774      	b.n	80055e8 <_vfprintf_r+0x14c>
 80056fe:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f9      	bne.n	80056fa <_vfprintf_r+0x25e>
 8005706:	2320      	movs	r3, #32
 8005708:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800570c:	e7f5      	b.n	80056fa <_vfprintf_r+0x25e>
 800570e:	f048 0801 	orr.w	r8, r8, #1
 8005712:	e7f2      	b.n	80056fa <_vfprintf_r+0x25e>
 8005714:	f856 3b04 	ldr.w	r3, [r6], #4
 8005718:	2b00      	cmp	r3, #0
 800571a:	9314      	str	r3, [sp, #80]	; 0x50
 800571c:	daed      	bge.n	80056fa <_vfprintf_r+0x25e>
 800571e:	425b      	negs	r3, r3
 8005720:	9314      	str	r3, [sp, #80]	; 0x50
 8005722:	f048 0804 	orr.w	r8, r8, #4
 8005726:	e7e8      	b.n	80056fa <_vfprintf_r+0x25e>
 8005728:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800572c:	e7e5      	b.n	80056fa <_vfprintf_r+0x25e>
 800572e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005730:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005734:	2a2a      	cmp	r2, #42	; 0x2a
 8005736:	920b      	str	r2, [sp, #44]	; 0x2c
 8005738:	d112      	bne.n	8005760 <_vfprintf_r+0x2c4>
 800573a:	f856 0b04 	ldr.w	r0, [r6], #4
 800573e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005740:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8005744:	9207      	str	r2, [sp, #28]
 8005746:	e7d8      	b.n	80056fa <_vfprintf_r+0x25e>
 8005748:	9807      	ldr	r0, [sp, #28]
 800574a:	fb07 2200 	mla	r2, r7, r0, r2
 800574e:	9207      	str	r2, [sp, #28]
 8005750:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005754:	920b      	str	r2, [sp, #44]	; 0x2c
 8005756:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005758:	3a30      	subs	r2, #48	; 0x30
 800575a:	2a09      	cmp	r2, #9
 800575c:	d9f4      	bls.n	8005748 <_vfprintf_r+0x2ac>
 800575e:	e748      	b.n	80055f2 <_vfprintf_r+0x156>
 8005760:	2200      	movs	r2, #0
 8005762:	9207      	str	r2, [sp, #28]
 8005764:	e7f7      	b.n	8005756 <_vfprintf_r+0x2ba>
 8005766:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800576a:	e7c6      	b.n	80056fa <_vfprintf_r+0x25e>
 800576c:	2200      	movs	r2, #0
 800576e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005770:	9214      	str	r2, [sp, #80]	; 0x50
 8005772:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005774:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005776:	3a30      	subs	r2, #48	; 0x30
 8005778:	fb07 2200 	mla	r2, r7, r0, r2
 800577c:	9214      	str	r2, [sp, #80]	; 0x50
 800577e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005782:	920b      	str	r2, [sp, #44]	; 0x2c
 8005784:	3a30      	subs	r2, #48	; 0x30
 8005786:	2a09      	cmp	r2, #9
 8005788:	d9f3      	bls.n	8005772 <_vfprintf_r+0x2d6>
 800578a:	e732      	b.n	80055f2 <_vfprintf_r+0x156>
 800578c:	f048 0808 	orr.w	r8, r8, #8
 8005790:	e7b3      	b.n	80056fa <_vfprintf_r+0x25e>
 8005792:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	2b68      	cmp	r3, #104	; 0x68
 8005798:	bf01      	itttt	eq
 800579a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800579c:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80057a0:	3301      	addeq	r3, #1
 80057a2:	930f      	streq	r3, [sp, #60]	; 0x3c
 80057a4:	bf18      	it	ne
 80057a6:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80057aa:	e7a6      	b.n	80056fa <_vfprintf_r+0x25e>
 80057ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057ae:	781b      	ldrb	r3, [r3, #0]
 80057b0:	2b6c      	cmp	r3, #108	; 0x6c
 80057b2:	d105      	bne.n	80057c0 <_vfprintf_r+0x324>
 80057b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057b6:	3301      	adds	r3, #1
 80057b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80057ba:	f048 0820 	orr.w	r8, r8, #32
 80057be:	e79c      	b.n	80056fa <_vfprintf_r+0x25e>
 80057c0:	f048 0810 	orr.w	r8, r8, #16
 80057c4:	e799      	b.n	80056fa <_vfprintf_r+0x25e>
 80057c6:	4632      	mov	r2, r6
 80057c8:	2000      	movs	r0, #0
 80057ca:	f852 3b04 	ldr.w	r3, [r2], #4
 80057ce:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80057d2:	920a      	str	r2, [sp, #40]	; 0x28
 80057d4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80057d8:	2301      	movs	r3, #1
 80057da:	4607      	mov	r7, r0
 80057dc:	4606      	mov	r6, r0
 80057de:	4605      	mov	r5, r0
 80057e0:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80057e4:	9307      	str	r3, [sp, #28]
 80057e6:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80057ea:	e1b4      	b.n	8005b56 <_vfprintf_r+0x6ba>
 80057ec:	f048 0810 	orr.w	r8, r8, #16
 80057f0:	f018 0f20 	tst.w	r8, #32
 80057f4:	d011      	beq.n	800581a <_vfprintf_r+0x37e>
 80057f6:	3607      	adds	r6, #7
 80057f8:	f026 0307 	bic.w	r3, r6, #7
 80057fc:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005800:	930a      	str	r3, [sp, #40]	; 0x28
 8005802:	2e00      	cmp	r6, #0
 8005804:	f177 0300 	sbcs.w	r3, r7, #0
 8005808:	da05      	bge.n	8005816 <_vfprintf_r+0x37a>
 800580a:	232d      	movs	r3, #45	; 0x2d
 800580c:	4276      	negs	r6, r6
 800580e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005812:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005816:	2301      	movs	r3, #1
 8005818:	e388      	b.n	8005f2c <_vfprintf_r+0xa90>
 800581a:	1d33      	adds	r3, r6, #4
 800581c:	f018 0f10 	tst.w	r8, #16
 8005820:	930a      	str	r3, [sp, #40]	; 0x28
 8005822:	d002      	beq.n	800582a <_vfprintf_r+0x38e>
 8005824:	6836      	ldr	r6, [r6, #0]
 8005826:	17f7      	asrs	r7, r6, #31
 8005828:	e7eb      	b.n	8005802 <_vfprintf_r+0x366>
 800582a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800582e:	6836      	ldr	r6, [r6, #0]
 8005830:	d001      	beq.n	8005836 <_vfprintf_r+0x39a>
 8005832:	b236      	sxth	r6, r6
 8005834:	e7f7      	b.n	8005826 <_vfprintf_r+0x38a>
 8005836:	f418 7f00 	tst.w	r8, #512	; 0x200
 800583a:	bf18      	it	ne
 800583c:	b276      	sxtbne	r6, r6
 800583e:	e7f2      	b.n	8005826 <_vfprintf_r+0x38a>
 8005840:	3607      	adds	r6, #7
 8005842:	f026 0307 	bic.w	r3, r6, #7
 8005846:	4619      	mov	r1, r3
 8005848:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800584c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005850:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005854:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005858:	910a      	str	r1, [sp, #40]	; 0x28
 800585a:	f04f 32ff 	mov.w	r2, #4294967295
 800585e:	4630      	mov	r0, r6
 8005860:	4629      	mov	r1, r5
 8005862:	4b3c      	ldr	r3, [pc, #240]	; (8005954 <_vfprintf_r+0x4b8>)
 8005864:	f7fb f8d2 	bl	8000a0c <__aeabi_dcmpun>
 8005868:	bb00      	cbnz	r0, 80058ac <_vfprintf_r+0x410>
 800586a:	f04f 32ff 	mov.w	r2, #4294967295
 800586e:	4630      	mov	r0, r6
 8005870:	4629      	mov	r1, r5
 8005872:	4b38      	ldr	r3, [pc, #224]	; (8005954 <_vfprintf_r+0x4b8>)
 8005874:	f7fb f8ac 	bl	80009d0 <__aeabi_dcmple>
 8005878:	b9c0      	cbnz	r0, 80058ac <_vfprintf_r+0x410>
 800587a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800587e:	2200      	movs	r2, #0
 8005880:	2300      	movs	r3, #0
 8005882:	f7fb f89b 	bl	80009bc <__aeabi_dcmplt>
 8005886:	b110      	cbz	r0, 800588e <_vfprintf_r+0x3f2>
 8005888:	232d      	movs	r3, #45	; 0x2d
 800588a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800588e:	4a32      	ldr	r2, [pc, #200]	; (8005958 <_vfprintf_r+0x4bc>)
 8005890:	4832      	ldr	r0, [pc, #200]	; (800595c <_vfprintf_r+0x4c0>)
 8005892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005894:	2700      	movs	r7, #0
 8005896:	2b47      	cmp	r3, #71	; 0x47
 8005898:	bfd4      	ite	le
 800589a:	4691      	movle	r9, r2
 800589c:	4681      	movgt	r9, r0
 800589e:	2303      	movs	r3, #3
 80058a0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80058a4:	9307      	str	r3, [sp, #28]
 80058a6:	463e      	mov	r6, r7
 80058a8:	f001 b80e 	b.w	80068c8 <_vfprintf_r+0x142c>
 80058ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80058b0:	4610      	mov	r0, r2
 80058b2:	4619      	mov	r1, r3
 80058b4:	f7fb f8aa 	bl	8000a0c <__aeabi_dcmpun>
 80058b8:	4607      	mov	r7, r0
 80058ba:	b148      	cbz	r0, 80058d0 <_vfprintf_r+0x434>
 80058bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80058be:	4a28      	ldr	r2, [pc, #160]	; (8005960 <_vfprintf_r+0x4c4>)
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	bfb8      	it	lt
 80058c4:	232d      	movlt	r3, #45	; 0x2d
 80058c6:	4827      	ldr	r0, [pc, #156]	; (8005964 <_vfprintf_r+0x4c8>)
 80058c8:	bfb8      	it	lt
 80058ca:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80058ce:	e7e0      	b.n	8005892 <_vfprintf_r+0x3f6>
 80058d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058d2:	f023 0320 	bic.w	r3, r3, #32
 80058d6:	2b41      	cmp	r3, #65	; 0x41
 80058d8:	930c      	str	r3, [sp, #48]	; 0x30
 80058da:	d12e      	bne.n	800593a <_vfprintf_r+0x49e>
 80058dc:	2330      	movs	r3, #48	; 0x30
 80058de:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80058e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058e4:	f048 0802 	orr.w	r8, r8, #2
 80058e8:	2b61      	cmp	r3, #97	; 0x61
 80058ea:	bf0c      	ite	eq
 80058ec:	2378      	moveq	r3, #120	; 0x78
 80058ee:	2358      	movne	r3, #88	; 0x58
 80058f0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80058f4:	9b07      	ldr	r3, [sp, #28]
 80058f6:	2b63      	cmp	r3, #99	; 0x63
 80058f8:	dd36      	ble.n	8005968 <_vfprintf_r+0x4cc>
 80058fa:	4658      	mov	r0, fp
 80058fc:	1c59      	adds	r1, r3, #1
 80058fe:	f7fe f8c9 	bl	8003a94 <_malloc_r>
 8005902:	4681      	mov	r9, r0
 8005904:	2800      	cmp	r0, #0
 8005906:	f040 8201 	bne.w	8005d0c <_vfprintf_r+0x870>
 800590a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800590e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005912:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005916:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800591a:	07d9      	lsls	r1, r3, #31
 800591c:	d407      	bmi.n	800592e <_vfprintf_r+0x492>
 800591e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005922:	059a      	lsls	r2, r3, #22
 8005924:	d403      	bmi.n	800592e <_vfprintf_r+0x492>
 8005926:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800592a:	f002 f978 	bl	8007c1e <__retarget_lock_release_recursive>
 800592e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005932:	065b      	lsls	r3, r3, #25
 8005934:	f57f adf8 	bpl.w	8005528 <_vfprintf_r+0x8c>
 8005938:	e5f3      	b.n	8005522 <_vfprintf_r+0x86>
 800593a:	9b07      	ldr	r3, [sp, #28]
 800593c:	3301      	adds	r3, #1
 800593e:	f000 81e7 	beq.w	8005d10 <_vfprintf_r+0x874>
 8005942:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005944:	2b47      	cmp	r3, #71	; 0x47
 8005946:	d111      	bne.n	800596c <_vfprintf_r+0x4d0>
 8005948:	9b07      	ldr	r3, [sp, #28]
 800594a:	b97b      	cbnz	r3, 800596c <_vfprintf_r+0x4d0>
 800594c:	461f      	mov	r7, r3
 800594e:	2301      	movs	r3, #1
 8005950:	9307      	str	r3, [sp, #28]
 8005952:	e00b      	b.n	800596c <_vfprintf_r+0x4d0>
 8005954:	7fefffff 	.word	0x7fefffff
 8005958:	0800a108 	.word	0x0800a108
 800595c:	0800a10c 	.word	0x0800a10c
 8005960:	0800a110 	.word	0x0800a110
 8005964:	0800a114 	.word	0x0800a114
 8005968:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800596c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8005970:	9315      	str	r3, [sp, #84]	; 0x54
 8005972:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005974:	1e1d      	subs	r5, r3, #0
 8005976:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005978:	9308      	str	r3, [sp, #32]
 800597a:	bfb7      	itett	lt
 800597c:	462b      	movlt	r3, r5
 800597e:	2300      	movge	r3, #0
 8005980:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005984:	232d      	movlt	r3, #45	; 0x2d
 8005986:	931c      	str	r3, [sp, #112]	; 0x70
 8005988:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800598a:	2b41      	cmp	r3, #65	; 0x41
 800598c:	f040 81d8 	bne.w	8005d40 <_vfprintf_r+0x8a4>
 8005990:	aa20      	add	r2, sp, #128	; 0x80
 8005992:	4629      	mov	r1, r5
 8005994:	9808      	ldr	r0, [sp, #32]
 8005996:	f002 fcff 	bl	8008398 <frexp>
 800599a:	2200      	movs	r2, #0
 800599c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80059a0:	f7fa fd9a 	bl	80004d8 <__aeabi_dmul>
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80059ac:	2200      	movs	r2, #0
 80059ae:	2300      	movs	r3, #0
 80059b0:	f7fa fffa 	bl	80009a8 <__aeabi_dcmpeq>
 80059b4:	b108      	cbz	r0, 80059ba <_vfprintf_r+0x51e>
 80059b6:	2301      	movs	r3, #1
 80059b8:	9320      	str	r3, [sp, #128]	; 0x80
 80059ba:	4bb2      	ldr	r3, [pc, #712]	; (8005c84 <_vfprintf_r+0x7e8>)
 80059bc:	4eb2      	ldr	r6, [pc, #712]	; (8005c88 <_vfprintf_r+0x7ec>)
 80059be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80059c0:	464d      	mov	r5, r9
 80059c2:	2a61      	cmp	r2, #97	; 0x61
 80059c4:	bf18      	it	ne
 80059c6:	461e      	movne	r6, r3
 80059c8:	9b07      	ldr	r3, [sp, #28]
 80059ca:	9617      	str	r6, [sp, #92]	; 0x5c
 80059cc:	1e5e      	subs	r6, r3, #1
 80059ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80059d2:	2200      	movs	r2, #0
 80059d4:	4bad      	ldr	r3, [pc, #692]	; (8005c8c <_vfprintf_r+0x7f0>)
 80059d6:	f7fa fd7f 	bl	80004d8 <__aeabi_dmul>
 80059da:	4602      	mov	r2, r0
 80059dc:	460b      	mov	r3, r1
 80059de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80059e2:	f7fb f829 	bl	8000a38 <__aeabi_d2iz>
 80059e6:	901d      	str	r0, [sp, #116]	; 0x74
 80059e8:	f7fa fd0c 	bl	8000404 <__aeabi_i2d>
 80059ec:	4602      	mov	r2, r0
 80059ee:	460b      	mov	r3, r1
 80059f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80059f4:	f7fa fbb8 	bl	8000168 <__aeabi_dsub>
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005a00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a02:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005a04:	960d      	str	r6, [sp, #52]	; 0x34
 8005a06:	5c9b      	ldrb	r3, [r3, r2]
 8005a08:	f805 3b01 	strb.w	r3, [r5], #1
 8005a0c:	1c73      	adds	r3, r6, #1
 8005a0e:	d006      	beq.n	8005a1e <_vfprintf_r+0x582>
 8005a10:	2200      	movs	r2, #0
 8005a12:	2300      	movs	r3, #0
 8005a14:	3e01      	subs	r6, #1
 8005a16:	f7fa ffc7 	bl	80009a8 <__aeabi_dcmpeq>
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	d0d7      	beq.n	80059ce <_vfprintf_r+0x532>
 8005a1e:	2200      	movs	r2, #0
 8005a20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a24:	4b9a      	ldr	r3, [pc, #616]	; (8005c90 <_vfprintf_r+0x7f4>)
 8005a26:	f7fa ffe7 	bl	80009f8 <__aeabi_dcmpgt>
 8005a2a:	b960      	cbnz	r0, 8005a46 <_vfprintf_r+0x5aa>
 8005a2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a30:	2200      	movs	r2, #0
 8005a32:	4b97      	ldr	r3, [pc, #604]	; (8005c90 <_vfprintf_r+0x7f4>)
 8005a34:	f7fa ffb8 	bl	80009a8 <__aeabi_dcmpeq>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	f000 817c 	beq.w	8005d36 <_vfprintf_r+0x89a>
 8005a3e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a40:	07da      	lsls	r2, r3, #31
 8005a42:	f140 8178 	bpl.w	8005d36 <_vfprintf_r+0x89a>
 8005a46:	2030      	movs	r0, #48	; 0x30
 8005a48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a4a:	9524      	str	r5, [sp, #144]	; 0x90
 8005a4c:	7bd9      	ldrb	r1, [r3, #15]
 8005a4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005a50:	1e53      	subs	r3, r2, #1
 8005a52:	9324      	str	r3, [sp, #144]	; 0x90
 8005a54:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005a58:	428b      	cmp	r3, r1
 8005a5a:	f000 815b 	beq.w	8005d14 <_vfprintf_r+0x878>
 8005a5e:	2b39      	cmp	r3, #57	; 0x39
 8005a60:	bf0b      	itete	eq
 8005a62:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005a64:	3301      	addne	r3, #1
 8005a66:	7a9b      	ldrbeq	r3, [r3, #10]
 8005a68:	b2db      	uxtbne	r3, r3
 8005a6a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005a6e:	eba5 0309 	sub.w	r3, r5, r9
 8005a72:	9308      	str	r3, [sp, #32]
 8005a74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a76:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005a78:	2b47      	cmp	r3, #71	; 0x47
 8005a7a:	f040 81ae 	bne.w	8005dda <_vfprintf_r+0x93e>
 8005a7e:	1ceb      	adds	r3, r5, #3
 8005a80:	db03      	blt.n	8005a8a <_vfprintf_r+0x5ee>
 8005a82:	9b07      	ldr	r3, [sp, #28]
 8005a84:	429d      	cmp	r5, r3
 8005a86:	f340 81d3 	ble.w	8005e30 <_vfprintf_r+0x994>
 8005a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a8c:	3b02      	subs	r3, #2
 8005a8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a92:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8005a96:	f021 0120 	bic.w	r1, r1, #32
 8005a9a:	2941      	cmp	r1, #65	; 0x41
 8005a9c:	bf08      	it	eq
 8005a9e:	320f      	addeq	r2, #15
 8005aa0:	f105 33ff 	add.w	r3, r5, #4294967295
 8005aa4:	bf06      	itte	eq
 8005aa6:	b2d2      	uxtbeq	r2, r2
 8005aa8:	2101      	moveq	r1, #1
 8005aaa:	2100      	movne	r1, #0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8005ab2:	bfb4      	ite	lt
 8005ab4:	222d      	movlt	r2, #45	; 0x2d
 8005ab6:	222b      	movge	r2, #43	; 0x2b
 8005ab8:	9320      	str	r3, [sp, #128]	; 0x80
 8005aba:	bfb8      	it	lt
 8005abc:	f1c5 0301 	rsblt	r3, r5, #1
 8005ac0:	2b09      	cmp	r3, #9
 8005ac2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8005ac6:	f340 81a1 	ble.w	8005e0c <_vfprintf_r+0x970>
 8005aca:	260a      	movs	r6, #10
 8005acc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005ad0:	fb93 f5f6 	sdiv	r5, r3, r6
 8005ad4:	4611      	mov	r1, r2
 8005ad6:	fb06 3015 	mls	r0, r6, r5, r3
 8005ada:	3030      	adds	r0, #48	; 0x30
 8005adc:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	2863      	cmp	r0, #99	; 0x63
 8005ae4:	462b      	mov	r3, r5
 8005ae6:	f102 32ff 	add.w	r2, r2, #4294967295
 8005aea:	dcf1      	bgt.n	8005ad0 <_vfprintf_r+0x634>
 8005aec:	3330      	adds	r3, #48	; 0x30
 8005aee:	1e88      	subs	r0, r1, #2
 8005af0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005af4:	4603      	mov	r3, r0
 8005af6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005afa:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005afe:	42ab      	cmp	r3, r5
 8005b00:	f0c0 817f 	bcc.w	8005e02 <_vfprintf_r+0x966>
 8005b04:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005b08:	1a52      	subs	r2, r2, r1
 8005b0a:	42a8      	cmp	r0, r5
 8005b0c:	bf88      	it	hi
 8005b0e:	2200      	movhi	r2, #0
 8005b10:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005b14:	441a      	add	r2, r3
 8005b16:	ab22      	add	r3, sp, #136	; 0x88
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	9a08      	ldr	r2, [sp, #32]
 8005b1c:	931a      	str	r3, [sp, #104]	; 0x68
 8005b1e:	2a01      	cmp	r2, #1
 8005b20:	4413      	add	r3, r2
 8005b22:	9307      	str	r3, [sp, #28]
 8005b24:	dc02      	bgt.n	8005b2c <_vfprintf_r+0x690>
 8005b26:	f018 0f01 	tst.w	r8, #1
 8005b2a:	d003      	beq.n	8005b34 <_vfprintf_r+0x698>
 8005b2c:	9b07      	ldr	r3, [sp, #28]
 8005b2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b30:	4413      	add	r3, r2
 8005b32:	9307      	str	r3, [sp, #28]
 8005b34:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b3c:	9315      	str	r3, [sp, #84]	; 0x54
 8005b3e:	2300      	movs	r3, #0
 8005b40:	461d      	mov	r5, r3
 8005b42:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005b46:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005b48:	b113      	cbz	r3, 8005b50 <_vfprintf_r+0x6b4>
 8005b4a:	232d      	movs	r3, #45	; 0x2d
 8005b4c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005b50:	2600      	movs	r6, #0
 8005b52:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8005b56:	9b07      	ldr	r3, [sp, #28]
 8005b58:	42b3      	cmp	r3, r6
 8005b5a:	bfb8      	it	lt
 8005b5c:	4633      	movlt	r3, r6
 8005b5e:	9315      	str	r3, [sp, #84]	; 0x54
 8005b60:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005b64:	b113      	cbz	r3, 8005b6c <_vfprintf_r+0x6d0>
 8005b66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b68:	3301      	adds	r3, #1
 8005b6a:	9315      	str	r3, [sp, #84]	; 0x54
 8005b6c:	f018 0302 	ands.w	r3, r8, #2
 8005b70:	931c      	str	r3, [sp, #112]	; 0x70
 8005b72:	bf1e      	ittt	ne
 8005b74:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005b76:	3302      	addne	r3, #2
 8005b78:	9315      	strne	r3, [sp, #84]	; 0x54
 8005b7a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8005b7e:	931d      	str	r3, [sp, #116]	; 0x74
 8005b80:	d121      	bne.n	8005bc6 <_vfprintf_r+0x72a>
 8005b82:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005b86:	1a9b      	subs	r3, r3, r2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	9317      	str	r3, [sp, #92]	; 0x5c
 8005b8c:	dd1b      	ble.n	8005bc6 <_vfprintf_r+0x72a>
 8005b8e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005b92:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005b94:	3301      	adds	r3, #1
 8005b96:	2810      	cmp	r0, #16
 8005b98:	483e      	ldr	r0, [pc, #248]	; (8005c94 <_vfprintf_r+0x7f8>)
 8005b9a:	f104 0108 	add.w	r1, r4, #8
 8005b9e:	6020      	str	r0, [r4, #0]
 8005ba0:	f300 82df 	bgt.w	8006162 <_vfprintf_r+0xcc6>
 8005ba4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005ba6:	2b07      	cmp	r3, #7
 8005ba8:	4402      	add	r2, r0
 8005baa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005bae:	6060      	str	r0, [r4, #4]
 8005bb0:	f340 82ec 	ble.w	800618c <_vfprintf_r+0xcf0>
 8005bb4:	4651      	mov	r1, sl
 8005bb6:	4658      	mov	r0, fp
 8005bb8:	aa26      	add	r2, sp, #152	; 0x98
 8005bba:	f002 fcf2 	bl	80085a2 <__sprint_r>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	f040 8622 	bne.w	8006808 <_vfprintf_r+0x136c>
 8005bc4:	ac29      	add	r4, sp, #164	; 0xa4
 8005bc6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005bca:	b173      	cbz	r3, 8005bea <_vfprintf_r+0x74e>
 8005bcc:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005bd0:	6023      	str	r3, [r4, #0]
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	6063      	str	r3, [r4, #4]
 8005bd6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005bd8:	3301      	adds	r3, #1
 8005bda:	9328      	str	r3, [sp, #160]	; 0xa0
 8005bdc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005bde:	3301      	adds	r3, #1
 8005be0:	2b07      	cmp	r3, #7
 8005be2:	9327      	str	r3, [sp, #156]	; 0x9c
 8005be4:	f300 82d4 	bgt.w	8006190 <_vfprintf_r+0xcf4>
 8005be8:	3408      	adds	r4, #8
 8005bea:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005bec:	b16b      	cbz	r3, 8005c0a <_vfprintf_r+0x76e>
 8005bee:	ab1f      	add	r3, sp, #124	; 0x7c
 8005bf0:	6023      	str	r3, [r4, #0]
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	6063      	str	r3, [r4, #4]
 8005bf6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005bf8:	3302      	adds	r3, #2
 8005bfa:	9328      	str	r3, [sp, #160]	; 0xa0
 8005bfc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005bfe:	3301      	adds	r3, #1
 8005c00:	2b07      	cmp	r3, #7
 8005c02:	9327      	str	r3, [sp, #156]	; 0x9c
 8005c04:	f300 82ce 	bgt.w	80061a4 <_vfprintf_r+0xd08>
 8005c08:	3408      	adds	r4, #8
 8005c0a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005c0c:	2b80      	cmp	r3, #128	; 0x80
 8005c0e:	d121      	bne.n	8005c54 <_vfprintf_r+0x7b8>
 8005c10:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	9317      	str	r3, [sp, #92]	; 0x5c
 8005c1a:	dd1b      	ble.n	8005c54 <_vfprintf_r+0x7b8>
 8005c1c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005c20:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005c22:	3301      	adds	r3, #1
 8005c24:	2810      	cmp	r0, #16
 8005c26:	481c      	ldr	r0, [pc, #112]	; (8005c98 <_vfprintf_r+0x7fc>)
 8005c28:	f104 0108 	add.w	r1, r4, #8
 8005c2c:	6020      	str	r0, [r4, #0]
 8005c2e:	f300 82c3 	bgt.w	80061b8 <_vfprintf_r+0xd1c>
 8005c32:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005c34:	2b07      	cmp	r3, #7
 8005c36:	4402      	add	r2, r0
 8005c38:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005c3c:	6060      	str	r0, [r4, #4]
 8005c3e:	f340 82d0 	ble.w	80061e2 <_vfprintf_r+0xd46>
 8005c42:	4651      	mov	r1, sl
 8005c44:	4658      	mov	r0, fp
 8005c46:	aa26      	add	r2, sp, #152	; 0x98
 8005c48:	f002 fcab 	bl	80085a2 <__sprint_r>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	f040 85db 	bne.w	8006808 <_vfprintf_r+0x136c>
 8005c52:	ac29      	add	r4, sp, #164	; 0xa4
 8005c54:	9b07      	ldr	r3, [sp, #28]
 8005c56:	1af6      	subs	r6, r6, r3
 8005c58:	2e00      	cmp	r6, #0
 8005c5a:	dd28      	ble.n	8005cae <_vfprintf_r+0x812>
 8005c5c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005c60:	480d      	ldr	r0, [pc, #52]	; (8005c98 <_vfprintf_r+0x7fc>)
 8005c62:	2e10      	cmp	r6, #16
 8005c64:	f103 0301 	add.w	r3, r3, #1
 8005c68:	f104 0108 	add.w	r1, r4, #8
 8005c6c:	6020      	str	r0, [r4, #0]
 8005c6e:	f300 82ba 	bgt.w	80061e6 <_vfprintf_r+0xd4a>
 8005c72:	6066      	str	r6, [r4, #4]
 8005c74:	2b07      	cmp	r3, #7
 8005c76:	4416      	add	r6, r2
 8005c78:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005c7c:	f340 82c6 	ble.w	800620c <_vfprintf_r+0xd70>
 8005c80:	e00c      	b.n	8005c9c <_vfprintf_r+0x800>
 8005c82:	bf00      	nop
 8005c84:	0800a129 	.word	0x0800a129
 8005c88:	0800a118 	.word	0x0800a118
 8005c8c:	40300000 	.word	0x40300000
 8005c90:	3fe00000 	.word	0x3fe00000
 8005c94:	0800a15c 	.word	0x0800a15c
 8005c98:	0800a16c 	.word	0x0800a16c
 8005c9c:	4651      	mov	r1, sl
 8005c9e:	4658      	mov	r0, fp
 8005ca0:	aa26      	add	r2, sp, #152	; 0x98
 8005ca2:	f002 fc7e 	bl	80085a2 <__sprint_r>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	f040 85ae 	bne.w	8006808 <_vfprintf_r+0x136c>
 8005cac:	ac29      	add	r4, sp, #164	; 0xa4
 8005cae:	f418 7f80 	tst.w	r8, #256	; 0x100
 8005cb2:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005cb4:	f040 82b0 	bne.w	8006218 <_vfprintf_r+0xd7c>
 8005cb8:	9b07      	ldr	r3, [sp, #28]
 8005cba:	f8c4 9000 	str.w	r9, [r4]
 8005cbe:	441e      	add	r6, r3
 8005cc0:	6063      	str	r3, [r4, #4]
 8005cc2:	9628      	str	r6, [sp, #160]	; 0xa0
 8005cc4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	2b07      	cmp	r3, #7
 8005cca:	9327      	str	r3, [sp, #156]	; 0x9c
 8005ccc:	f300 82ea 	bgt.w	80062a4 <_vfprintf_r+0xe08>
 8005cd0:	3408      	adds	r4, #8
 8005cd2:	f018 0f04 	tst.w	r8, #4
 8005cd6:	f040 8578 	bne.w	80067ca <_vfprintf_r+0x132e>
 8005cda:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005cde:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005ce0:	428a      	cmp	r2, r1
 8005ce2:	bfac      	ite	ge
 8005ce4:	189b      	addge	r3, r3, r2
 8005ce6:	185b      	addlt	r3, r3, r1
 8005ce8:	9313      	str	r3, [sp, #76]	; 0x4c
 8005cea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005cec:	b13b      	cbz	r3, 8005cfe <_vfprintf_r+0x862>
 8005cee:	4651      	mov	r1, sl
 8005cf0:	4658      	mov	r0, fp
 8005cf2:	aa26      	add	r2, sp, #152	; 0x98
 8005cf4:	f002 fc55 	bl	80085a2 <__sprint_r>
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	f040 8585 	bne.w	8006808 <_vfprintf_r+0x136c>
 8005cfe:	2300      	movs	r3, #0
 8005d00:	9327      	str	r3, [sp, #156]	; 0x9c
 8005d02:	2f00      	cmp	r7, #0
 8005d04:	f040 859c 	bne.w	8006840 <_vfprintf_r+0x13a4>
 8005d08:	ac29      	add	r4, sp, #164	; 0xa4
 8005d0a:	e0e7      	b.n	8005edc <_vfprintf_r+0xa40>
 8005d0c:	4607      	mov	r7, r0
 8005d0e:	e62d      	b.n	800596c <_vfprintf_r+0x4d0>
 8005d10:	2306      	movs	r3, #6
 8005d12:	e61d      	b.n	8005950 <_vfprintf_r+0x4b4>
 8005d14:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005d18:	e699      	b.n	8005a4e <_vfprintf_r+0x5b2>
 8005d1a:	f803 0b01 	strb.w	r0, [r3], #1
 8005d1e:	1aca      	subs	r2, r1, r3
 8005d20:	2a00      	cmp	r2, #0
 8005d22:	dafa      	bge.n	8005d1a <_vfprintf_r+0x87e>
 8005d24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d28:	3201      	adds	r2, #1
 8005d2a:	f103 0301 	add.w	r3, r3, #1
 8005d2e:	bfb8      	it	lt
 8005d30:	2300      	movlt	r3, #0
 8005d32:	441d      	add	r5, r3
 8005d34:	e69b      	b.n	8005a6e <_vfprintf_r+0x5d2>
 8005d36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d38:	462b      	mov	r3, r5
 8005d3a:	2030      	movs	r0, #48	; 0x30
 8005d3c:	18a9      	adds	r1, r5, r2
 8005d3e:	e7ee      	b.n	8005d1e <_vfprintf_r+0x882>
 8005d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d42:	2b46      	cmp	r3, #70	; 0x46
 8005d44:	d005      	beq.n	8005d52 <_vfprintf_r+0x8b6>
 8005d46:	2b45      	cmp	r3, #69	; 0x45
 8005d48:	d11b      	bne.n	8005d82 <_vfprintf_r+0x8e6>
 8005d4a:	9b07      	ldr	r3, [sp, #28]
 8005d4c:	1c5e      	adds	r6, r3, #1
 8005d4e:	2302      	movs	r3, #2
 8005d50:	e001      	b.n	8005d56 <_vfprintf_r+0x8ba>
 8005d52:	2303      	movs	r3, #3
 8005d54:	9e07      	ldr	r6, [sp, #28]
 8005d56:	aa24      	add	r2, sp, #144	; 0x90
 8005d58:	9204      	str	r2, [sp, #16]
 8005d5a:	aa21      	add	r2, sp, #132	; 0x84
 8005d5c:	9203      	str	r2, [sp, #12]
 8005d5e:	aa20      	add	r2, sp, #128	; 0x80
 8005d60:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005d64:	9300      	str	r3, [sp, #0]
 8005d66:	4658      	mov	r0, fp
 8005d68:	462b      	mov	r3, r5
 8005d6a:	9a08      	ldr	r2, [sp, #32]
 8005d6c:	f000 ff28 	bl	8006bc0 <_dtoa_r>
 8005d70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d72:	4681      	mov	r9, r0
 8005d74:	2b47      	cmp	r3, #71	; 0x47
 8005d76:	d106      	bne.n	8005d86 <_vfprintf_r+0x8ea>
 8005d78:	f018 0f01 	tst.w	r8, #1
 8005d7c:	d103      	bne.n	8005d86 <_vfprintf_r+0x8ea>
 8005d7e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8005d80:	e675      	b.n	8005a6e <_vfprintf_r+0x5d2>
 8005d82:	9e07      	ldr	r6, [sp, #28]
 8005d84:	e7e3      	b.n	8005d4e <_vfprintf_r+0x8b2>
 8005d86:	eb09 0306 	add.w	r3, r9, r6
 8005d8a:	930d      	str	r3, [sp, #52]	; 0x34
 8005d8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d8e:	2b46      	cmp	r3, #70	; 0x46
 8005d90:	d111      	bne.n	8005db6 <_vfprintf_r+0x91a>
 8005d92:	f899 3000 	ldrb.w	r3, [r9]
 8005d96:	2b30      	cmp	r3, #48	; 0x30
 8005d98:	d109      	bne.n	8005dae <_vfprintf_r+0x912>
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	4629      	mov	r1, r5
 8005da0:	9808      	ldr	r0, [sp, #32]
 8005da2:	f7fa fe01 	bl	80009a8 <__aeabi_dcmpeq>
 8005da6:	b910      	cbnz	r0, 8005dae <_vfprintf_r+0x912>
 8005da8:	f1c6 0601 	rsb	r6, r6, #1
 8005dac:	9620      	str	r6, [sp, #128]	; 0x80
 8005dae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005db0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005db2:	441a      	add	r2, r3
 8005db4:	920d      	str	r2, [sp, #52]	; 0x34
 8005db6:	2200      	movs	r2, #0
 8005db8:	2300      	movs	r3, #0
 8005dba:	4629      	mov	r1, r5
 8005dbc:	9808      	ldr	r0, [sp, #32]
 8005dbe:	f7fa fdf3 	bl	80009a8 <__aeabi_dcmpeq>
 8005dc2:	b108      	cbz	r0, 8005dc8 <_vfprintf_r+0x92c>
 8005dc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dc6:	9324      	str	r3, [sp, #144]	; 0x90
 8005dc8:	2230      	movs	r2, #48	; 0x30
 8005dca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005dcc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005dce:	4299      	cmp	r1, r3
 8005dd0:	d9d5      	bls.n	8005d7e <_vfprintf_r+0x8e2>
 8005dd2:	1c59      	adds	r1, r3, #1
 8005dd4:	9124      	str	r1, [sp, #144]	; 0x90
 8005dd6:	701a      	strb	r2, [r3, #0]
 8005dd8:	e7f7      	b.n	8005dca <_vfprintf_r+0x92e>
 8005dda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ddc:	2b46      	cmp	r3, #70	; 0x46
 8005dde:	f47f ae57 	bne.w	8005a90 <_vfprintf_r+0x5f4>
 8005de2:	9a07      	ldr	r2, [sp, #28]
 8005de4:	f008 0301 	and.w	r3, r8, #1
 8005de8:	2d00      	cmp	r5, #0
 8005dea:	ea43 0302 	orr.w	r3, r3, r2
 8005dee:	dd1a      	ble.n	8005e26 <_vfprintf_r+0x98a>
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d034      	beq.n	8005e5e <_vfprintf_r+0x9c2>
 8005df4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005df6:	18eb      	adds	r3, r5, r3
 8005df8:	441a      	add	r2, r3
 8005dfa:	9207      	str	r2, [sp, #28]
 8005dfc:	2366      	movs	r3, #102	; 0x66
 8005dfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e00:	e033      	b.n	8005e6a <_vfprintf_r+0x9ce>
 8005e02:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e06:	f802 6b01 	strb.w	r6, [r2], #1
 8005e0a:	e678      	b.n	8005afe <_vfprintf_r+0x662>
 8005e0c:	b941      	cbnz	r1, 8005e20 <_vfprintf_r+0x984>
 8005e0e:	2230      	movs	r2, #48	; 0x30
 8005e10:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005e14:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005e18:	3330      	adds	r3, #48	; 0x30
 8005e1a:	f802 3b01 	strb.w	r3, [r2], #1
 8005e1e:	e67a      	b.n	8005b16 <_vfprintf_r+0x67a>
 8005e20:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005e24:	e7f8      	b.n	8005e18 <_vfprintf_r+0x97c>
 8005e26:	b1e3      	cbz	r3, 8005e62 <_vfprintf_r+0x9c6>
 8005e28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e2a:	9a07      	ldr	r2, [sp, #28]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	e7e3      	b.n	8005df8 <_vfprintf_r+0x95c>
 8005e30:	9b08      	ldr	r3, [sp, #32]
 8005e32:	429d      	cmp	r5, r3
 8005e34:	db07      	blt.n	8005e46 <_vfprintf_r+0x9aa>
 8005e36:	f018 0f01 	tst.w	r8, #1
 8005e3a:	d02d      	beq.n	8005e98 <_vfprintf_r+0x9fc>
 8005e3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e3e:	18eb      	adds	r3, r5, r3
 8005e40:	9307      	str	r3, [sp, #28]
 8005e42:	2367      	movs	r3, #103	; 0x67
 8005e44:	e7db      	b.n	8005dfe <_vfprintf_r+0x962>
 8005e46:	9b08      	ldr	r3, [sp, #32]
 8005e48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e4a:	2d00      	cmp	r5, #0
 8005e4c:	4413      	add	r3, r2
 8005e4e:	9307      	str	r3, [sp, #28]
 8005e50:	dcf7      	bgt.n	8005e42 <_vfprintf_r+0x9a6>
 8005e52:	9a07      	ldr	r2, [sp, #28]
 8005e54:	f1c5 0301 	rsb	r3, r5, #1
 8005e58:	441a      	add	r2, r3
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	e7f0      	b.n	8005e40 <_vfprintf_r+0x9a4>
 8005e5e:	9507      	str	r5, [sp, #28]
 8005e60:	e7cc      	b.n	8005dfc <_vfprintf_r+0x960>
 8005e62:	2366      	movs	r3, #102	; 0x66
 8005e64:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e66:	2301      	movs	r3, #1
 8005e68:	9307      	str	r3, [sp, #28]
 8005e6a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8005e6e:	930d      	str	r3, [sp, #52]	; 0x34
 8005e70:	d025      	beq.n	8005ebe <_vfprintf_r+0xa22>
 8005e72:	2300      	movs	r3, #0
 8005e74:	2d00      	cmp	r5, #0
 8005e76:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005e7a:	f77f ae64 	ble.w	8005b46 <_vfprintf_r+0x6aa>
 8005e7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	2bff      	cmp	r3, #255	; 0xff
 8005e84:	d10a      	bne.n	8005e9c <_vfprintf_r+0xa00>
 8005e86:	9907      	ldr	r1, [sp, #28]
 8005e88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005e8c:	4413      	add	r3, r2
 8005e8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005e90:	fb02 1303 	mla	r3, r2, r3, r1
 8005e94:	9307      	str	r3, [sp, #28]
 8005e96:	e656      	b.n	8005b46 <_vfprintf_r+0x6aa>
 8005e98:	9507      	str	r5, [sp, #28]
 8005e9a:	e7d2      	b.n	8005e42 <_vfprintf_r+0x9a6>
 8005e9c:	42ab      	cmp	r3, r5
 8005e9e:	daf2      	bge.n	8005e86 <_vfprintf_r+0x9ea>
 8005ea0:	1aed      	subs	r5, r5, r3
 8005ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ea4:	785b      	ldrb	r3, [r3, #1]
 8005ea6:	b133      	cbz	r3, 8005eb6 <_vfprintf_r+0xa1a>
 8005ea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005eaa:	3301      	adds	r3, #1
 8005eac:	930d      	str	r3, [sp, #52]	; 0x34
 8005eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	930e      	str	r3, [sp, #56]	; 0x38
 8005eb4:	e7e3      	b.n	8005e7e <_vfprintf_r+0x9e2>
 8005eb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005eb8:	3301      	adds	r3, #1
 8005eba:	930c      	str	r3, [sp, #48]	; 0x30
 8005ebc:	e7df      	b.n	8005e7e <_vfprintf_r+0x9e2>
 8005ebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ec0:	930c      	str	r3, [sp, #48]	; 0x30
 8005ec2:	e640      	b.n	8005b46 <_vfprintf_r+0x6aa>
 8005ec4:	4632      	mov	r2, r6
 8005ec6:	f852 3b04 	ldr.w	r3, [r2], #4
 8005eca:	f018 0f20 	tst.w	r8, #32
 8005ece:	920a      	str	r2, [sp, #40]	; 0x28
 8005ed0:	d009      	beq.n	8005ee6 <_vfprintf_r+0xa4a>
 8005ed2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ed4:	4610      	mov	r0, r2
 8005ed6:	17d1      	asrs	r1, r2, #31
 8005ed8:	e9c3 0100 	strd	r0, r1, [r3]
 8005edc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005ede:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8005ee2:	f7ff bb5a 	b.w	800559a <_vfprintf_r+0xfe>
 8005ee6:	f018 0f10 	tst.w	r8, #16
 8005eea:	d002      	beq.n	8005ef2 <_vfprintf_r+0xa56>
 8005eec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005eee:	601a      	str	r2, [r3, #0]
 8005ef0:	e7f4      	b.n	8005edc <_vfprintf_r+0xa40>
 8005ef2:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005ef6:	d002      	beq.n	8005efe <_vfprintf_r+0xa62>
 8005ef8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005efa:	801a      	strh	r2, [r3, #0]
 8005efc:	e7ee      	b.n	8005edc <_vfprintf_r+0xa40>
 8005efe:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005f02:	d0f3      	beq.n	8005eec <_vfprintf_r+0xa50>
 8005f04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f06:	701a      	strb	r2, [r3, #0]
 8005f08:	e7e8      	b.n	8005edc <_vfprintf_r+0xa40>
 8005f0a:	f048 0810 	orr.w	r8, r8, #16
 8005f0e:	f018 0f20 	tst.w	r8, #32
 8005f12:	d01e      	beq.n	8005f52 <_vfprintf_r+0xab6>
 8005f14:	3607      	adds	r6, #7
 8005f16:	f026 0307 	bic.w	r3, r6, #7
 8005f1a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005f1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f20:	2300      	movs	r3, #0
 8005f22:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005f26:	2200      	movs	r2, #0
 8005f28:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005f2c:	9a07      	ldr	r2, [sp, #28]
 8005f2e:	3201      	adds	r2, #1
 8005f30:	f000 849b 	beq.w	800686a <_vfprintf_r+0x13ce>
 8005f34:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8005f38:	920c      	str	r2, [sp, #48]	; 0x30
 8005f3a:	ea56 0207 	orrs.w	r2, r6, r7
 8005f3e:	f040 849a 	bne.w	8006876 <_vfprintf_r+0x13da>
 8005f42:	9a07      	ldr	r2, [sp, #28]
 8005f44:	2a00      	cmp	r2, #0
 8005f46:	f000 80f5 	beq.w	8006134 <_vfprintf_r+0xc98>
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	f040 8496 	bne.w	800687c <_vfprintf_r+0x13e0>
 8005f50:	e097      	b.n	8006082 <_vfprintf_r+0xbe6>
 8005f52:	1d33      	adds	r3, r6, #4
 8005f54:	f018 0f10 	tst.w	r8, #16
 8005f58:	930a      	str	r3, [sp, #40]	; 0x28
 8005f5a:	d001      	beq.n	8005f60 <_vfprintf_r+0xac4>
 8005f5c:	6836      	ldr	r6, [r6, #0]
 8005f5e:	e003      	b.n	8005f68 <_vfprintf_r+0xacc>
 8005f60:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005f64:	d002      	beq.n	8005f6c <_vfprintf_r+0xad0>
 8005f66:	8836      	ldrh	r6, [r6, #0]
 8005f68:	2700      	movs	r7, #0
 8005f6a:	e7d9      	b.n	8005f20 <_vfprintf_r+0xa84>
 8005f6c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005f70:	d0f4      	beq.n	8005f5c <_vfprintf_r+0xac0>
 8005f72:	7836      	ldrb	r6, [r6, #0]
 8005f74:	e7f8      	b.n	8005f68 <_vfprintf_r+0xacc>
 8005f76:	4633      	mov	r3, r6
 8005f78:	f853 6b04 	ldr.w	r6, [r3], #4
 8005f7c:	2278      	movs	r2, #120	; 0x78
 8005f7e:	930a      	str	r3, [sp, #40]	; 0x28
 8005f80:	f647 0330 	movw	r3, #30768	; 0x7830
 8005f84:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005f88:	4ba1      	ldr	r3, [pc, #644]	; (8006210 <_vfprintf_r+0xd74>)
 8005f8a:	2700      	movs	r7, #0
 8005f8c:	931b      	str	r3, [sp, #108]	; 0x6c
 8005f8e:	f048 0802 	orr.w	r8, r8, #2
 8005f92:	2302      	movs	r3, #2
 8005f94:	920b      	str	r2, [sp, #44]	; 0x2c
 8005f96:	e7c6      	b.n	8005f26 <_vfprintf_r+0xa8a>
 8005f98:	4633      	mov	r3, r6
 8005f9a:	2500      	movs	r5, #0
 8005f9c:	f853 9b04 	ldr.w	r9, [r3], #4
 8005fa0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8005fa4:	930a      	str	r3, [sp, #40]	; 0x28
 8005fa6:	9b07      	ldr	r3, [sp, #28]
 8005fa8:	1c5e      	adds	r6, r3, #1
 8005faa:	d010      	beq.n	8005fce <_vfprintf_r+0xb32>
 8005fac:	461a      	mov	r2, r3
 8005fae:	4629      	mov	r1, r5
 8005fb0:	4648      	mov	r0, r9
 8005fb2:	f001 fea1 	bl	8007cf8 <memchr>
 8005fb6:	4607      	mov	r7, r0
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	f43f ac74 	beq.w	80058a6 <_vfprintf_r+0x40a>
 8005fbe:	eba0 0309 	sub.w	r3, r0, r9
 8005fc2:	462f      	mov	r7, r5
 8005fc4:	462e      	mov	r6, r5
 8005fc6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8005fca:	9307      	str	r3, [sp, #28]
 8005fcc:	e5c3      	b.n	8005b56 <_vfprintf_r+0x6ba>
 8005fce:	4648      	mov	r0, r9
 8005fd0:	f7fa f8be 	bl	8000150 <strlen>
 8005fd4:	462f      	mov	r7, r5
 8005fd6:	9007      	str	r0, [sp, #28]
 8005fd8:	e465      	b.n	80058a6 <_vfprintf_r+0x40a>
 8005fda:	f048 0810 	orr.w	r8, r8, #16
 8005fde:	f018 0f20 	tst.w	r8, #32
 8005fe2:	d007      	beq.n	8005ff4 <_vfprintf_r+0xb58>
 8005fe4:	3607      	adds	r6, #7
 8005fe6:	f026 0307 	bic.w	r3, r6, #7
 8005fea:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005fee:	930a      	str	r3, [sp, #40]	; 0x28
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e798      	b.n	8005f26 <_vfprintf_r+0xa8a>
 8005ff4:	1d33      	adds	r3, r6, #4
 8005ff6:	f018 0f10 	tst.w	r8, #16
 8005ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8005ffc:	d001      	beq.n	8006002 <_vfprintf_r+0xb66>
 8005ffe:	6836      	ldr	r6, [r6, #0]
 8006000:	e003      	b.n	800600a <_vfprintf_r+0xb6e>
 8006002:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006006:	d002      	beq.n	800600e <_vfprintf_r+0xb72>
 8006008:	8836      	ldrh	r6, [r6, #0]
 800600a:	2700      	movs	r7, #0
 800600c:	e7f0      	b.n	8005ff0 <_vfprintf_r+0xb54>
 800600e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006012:	d0f4      	beq.n	8005ffe <_vfprintf_r+0xb62>
 8006014:	7836      	ldrb	r6, [r6, #0]
 8006016:	e7f8      	b.n	800600a <_vfprintf_r+0xb6e>
 8006018:	4b7e      	ldr	r3, [pc, #504]	; (8006214 <_vfprintf_r+0xd78>)
 800601a:	f018 0f20 	tst.w	r8, #32
 800601e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006020:	d019      	beq.n	8006056 <_vfprintf_r+0xbba>
 8006022:	3607      	adds	r6, #7
 8006024:	f026 0307 	bic.w	r3, r6, #7
 8006028:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800602c:	930a      	str	r3, [sp, #40]	; 0x28
 800602e:	f018 0f01 	tst.w	r8, #1
 8006032:	d00a      	beq.n	800604a <_vfprintf_r+0xbae>
 8006034:	ea56 0307 	orrs.w	r3, r6, r7
 8006038:	d007      	beq.n	800604a <_vfprintf_r+0xbae>
 800603a:	2330      	movs	r3, #48	; 0x30
 800603c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006040:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006042:	f048 0802 	orr.w	r8, r8, #2
 8006046:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800604a:	2302      	movs	r3, #2
 800604c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8006050:	e769      	b.n	8005f26 <_vfprintf_r+0xa8a>
 8006052:	4b6f      	ldr	r3, [pc, #444]	; (8006210 <_vfprintf_r+0xd74>)
 8006054:	e7e1      	b.n	800601a <_vfprintf_r+0xb7e>
 8006056:	1d33      	adds	r3, r6, #4
 8006058:	f018 0f10 	tst.w	r8, #16
 800605c:	930a      	str	r3, [sp, #40]	; 0x28
 800605e:	d001      	beq.n	8006064 <_vfprintf_r+0xbc8>
 8006060:	6836      	ldr	r6, [r6, #0]
 8006062:	e003      	b.n	800606c <_vfprintf_r+0xbd0>
 8006064:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006068:	d002      	beq.n	8006070 <_vfprintf_r+0xbd4>
 800606a:	8836      	ldrh	r6, [r6, #0]
 800606c:	2700      	movs	r7, #0
 800606e:	e7de      	b.n	800602e <_vfprintf_r+0xb92>
 8006070:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006074:	d0f4      	beq.n	8006060 <_vfprintf_r+0xbc4>
 8006076:	7836      	ldrb	r6, [r6, #0]
 8006078:	e7f8      	b.n	800606c <_vfprintf_r+0xbd0>
 800607a:	2f00      	cmp	r7, #0
 800607c:	bf08      	it	eq
 800607e:	2e0a      	cmpeq	r6, #10
 8006080:	d206      	bcs.n	8006090 <_vfprintf_r+0xbf4>
 8006082:	3630      	adds	r6, #48	; 0x30
 8006084:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8006088:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800608c:	f000 bc14 	b.w	80068b8 <_vfprintf_r+0x141c>
 8006090:	2300      	movs	r3, #0
 8006092:	9308      	str	r3, [sp, #32]
 8006094:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006096:	ad52      	add	r5, sp, #328	; 0x148
 8006098:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800609c:	220a      	movs	r2, #10
 800609e:	2300      	movs	r3, #0
 80060a0:	4630      	mov	r0, r6
 80060a2:	4639      	mov	r1, r7
 80060a4:	f7fa fcf0 	bl	8000a88 <__aeabi_uldivmod>
 80060a8:	9b08      	ldr	r3, [sp, #32]
 80060aa:	3230      	adds	r2, #48	; 0x30
 80060ac:	3301      	adds	r3, #1
 80060ae:	f105 39ff 	add.w	r9, r5, #4294967295
 80060b2:	f805 2c01 	strb.w	r2, [r5, #-1]
 80060b6:	9308      	str	r3, [sp, #32]
 80060b8:	f1b8 0f00 	cmp.w	r8, #0
 80060bc:	d019      	beq.n	80060f2 <_vfprintf_r+0xc56>
 80060be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060c0:	9a08      	ldr	r2, [sp, #32]
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d114      	bne.n	80060f2 <_vfprintf_r+0xc56>
 80060c8:	2aff      	cmp	r2, #255	; 0xff
 80060ca:	d012      	beq.n	80060f2 <_vfprintf_r+0xc56>
 80060cc:	2f00      	cmp	r7, #0
 80060ce:	bf08      	it	eq
 80060d0:	2e0a      	cmpeq	r6, #10
 80060d2:	d30e      	bcc.n	80060f2 <_vfprintf_r+0xc56>
 80060d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80060d6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80060d8:	eba9 0903 	sub.w	r9, r9, r3
 80060dc:	461a      	mov	r2, r3
 80060de:	4648      	mov	r0, r9
 80060e0:	f002 f9d1 	bl	8008486 <strncpy>
 80060e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060e6:	785d      	ldrb	r5, [r3, #1]
 80060e8:	b195      	cbz	r5, 8006110 <_vfprintf_r+0xc74>
 80060ea:	3301      	adds	r3, #1
 80060ec:	930e      	str	r3, [sp, #56]	; 0x38
 80060ee:	2300      	movs	r3, #0
 80060f0:	9308      	str	r3, [sp, #32]
 80060f2:	220a      	movs	r2, #10
 80060f4:	2300      	movs	r3, #0
 80060f6:	4630      	mov	r0, r6
 80060f8:	4639      	mov	r1, r7
 80060fa:	f7fa fcc5 	bl	8000a88 <__aeabi_uldivmod>
 80060fe:	2f00      	cmp	r7, #0
 8006100:	bf08      	it	eq
 8006102:	2e0a      	cmpeq	r6, #10
 8006104:	f0c0 83d8 	bcc.w	80068b8 <_vfprintf_r+0x141c>
 8006108:	4606      	mov	r6, r0
 800610a:	460f      	mov	r7, r1
 800610c:	464d      	mov	r5, r9
 800610e:	e7c5      	b.n	800609c <_vfprintf_r+0xc00>
 8006110:	9508      	str	r5, [sp, #32]
 8006112:	e7ee      	b.n	80060f2 <_vfprintf_r+0xc56>
 8006114:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006116:	f006 030f 	and.w	r3, r6, #15
 800611a:	5cd3      	ldrb	r3, [r2, r3]
 800611c:	093a      	lsrs	r2, r7, #4
 800611e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006122:	0933      	lsrs	r3, r6, #4
 8006124:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006128:	461e      	mov	r6, r3
 800612a:	4617      	mov	r7, r2
 800612c:	ea56 0307 	orrs.w	r3, r6, r7
 8006130:	d1f0      	bne.n	8006114 <_vfprintf_r+0xc78>
 8006132:	e3c1      	b.n	80068b8 <_vfprintf_r+0x141c>
 8006134:	b933      	cbnz	r3, 8006144 <_vfprintf_r+0xca8>
 8006136:	f018 0f01 	tst.w	r8, #1
 800613a:	d003      	beq.n	8006144 <_vfprintf_r+0xca8>
 800613c:	2330      	movs	r3, #48	; 0x30
 800613e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006142:	e7a1      	b.n	8006088 <_vfprintf_r+0xbec>
 8006144:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006148:	e3b6      	b.n	80068b8 <_vfprintf_r+0x141c>
 800614a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 837d 	beq.w	800684c <_vfprintf_r+0x13b0>
 8006152:	2000      	movs	r0, #0
 8006154:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006158:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800615c:	960a      	str	r6, [sp, #40]	; 0x28
 800615e:	f7ff bb3b 	b.w	80057d8 <_vfprintf_r+0x33c>
 8006162:	2010      	movs	r0, #16
 8006164:	2b07      	cmp	r3, #7
 8006166:	4402      	add	r2, r0
 8006168:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800616c:	6060      	str	r0, [r4, #4]
 800616e:	dd08      	ble.n	8006182 <_vfprintf_r+0xce6>
 8006170:	4651      	mov	r1, sl
 8006172:	4658      	mov	r0, fp
 8006174:	aa26      	add	r2, sp, #152	; 0x98
 8006176:	f002 fa14 	bl	80085a2 <__sprint_r>
 800617a:	2800      	cmp	r0, #0
 800617c:	f040 8344 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006180:	a929      	add	r1, sp, #164	; 0xa4
 8006182:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006184:	460c      	mov	r4, r1
 8006186:	3b10      	subs	r3, #16
 8006188:	9317      	str	r3, [sp, #92]	; 0x5c
 800618a:	e500      	b.n	8005b8e <_vfprintf_r+0x6f2>
 800618c:	460c      	mov	r4, r1
 800618e:	e51a      	b.n	8005bc6 <_vfprintf_r+0x72a>
 8006190:	4651      	mov	r1, sl
 8006192:	4658      	mov	r0, fp
 8006194:	aa26      	add	r2, sp, #152	; 0x98
 8006196:	f002 fa04 	bl	80085a2 <__sprint_r>
 800619a:	2800      	cmp	r0, #0
 800619c:	f040 8334 	bne.w	8006808 <_vfprintf_r+0x136c>
 80061a0:	ac29      	add	r4, sp, #164	; 0xa4
 80061a2:	e522      	b.n	8005bea <_vfprintf_r+0x74e>
 80061a4:	4651      	mov	r1, sl
 80061a6:	4658      	mov	r0, fp
 80061a8:	aa26      	add	r2, sp, #152	; 0x98
 80061aa:	f002 f9fa 	bl	80085a2 <__sprint_r>
 80061ae:	2800      	cmp	r0, #0
 80061b0:	f040 832a 	bne.w	8006808 <_vfprintf_r+0x136c>
 80061b4:	ac29      	add	r4, sp, #164	; 0xa4
 80061b6:	e528      	b.n	8005c0a <_vfprintf_r+0x76e>
 80061b8:	2010      	movs	r0, #16
 80061ba:	2b07      	cmp	r3, #7
 80061bc:	4402      	add	r2, r0
 80061be:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80061c2:	6060      	str	r0, [r4, #4]
 80061c4:	dd08      	ble.n	80061d8 <_vfprintf_r+0xd3c>
 80061c6:	4651      	mov	r1, sl
 80061c8:	4658      	mov	r0, fp
 80061ca:	aa26      	add	r2, sp, #152	; 0x98
 80061cc:	f002 f9e9 	bl	80085a2 <__sprint_r>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	f040 8319 	bne.w	8006808 <_vfprintf_r+0x136c>
 80061d6:	a929      	add	r1, sp, #164	; 0xa4
 80061d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061da:	460c      	mov	r4, r1
 80061dc:	3b10      	subs	r3, #16
 80061de:	9317      	str	r3, [sp, #92]	; 0x5c
 80061e0:	e51c      	b.n	8005c1c <_vfprintf_r+0x780>
 80061e2:	460c      	mov	r4, r1
 80061e4:	e536      	b.n	8005c54 <_vfprintf_r+0x7b8>
 80061e6:	2010      	movs	r0, #16
 80061e8:	2b07      	cmp	r3, #7
 80061ea:	4402      	add	r2, r0
 80061ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80061f0:	6060      	str	r0, [r4, #4]
 80061f2:	dd08      	ble.n	8006206 <_vfprintf_r+0xd6a>
 80061f4:	4651      	mov	r1, sl
 80061f6:	4658      	mov	r0, fp
 80061f8:	aa26      	add	r2, sp, #152	; 0x98
 80061fa:	f002 f9d2 	bl	80085a2 <__sprint_r>
 80061fe:	2800      	cmp	r0, #0
 8006200:	f040 8302 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006204:	a929      	add	r1, sp, #164	; 0xa4
 8006206:	460c      	mov	r4, r1
 8006208:	3e10      	subs	r6, #16
 800620a:	e527      	b.n	8005c5c <_vfprintf_r+0x7c0>
 800620c:	460c      	mov	r4, r1
 800620e:	e54e      	b.n	8005cae <_vfprintf_r+0x812>
 8006210:	0800a118 	.word	0x0800a118
 8006214:	0800a129 	.word	0x0800a129
 8006218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800621a:	2b65      	cmp	r3, #101	; 0x65
 800621c:	f340 8238 	ble.w	8006690 <_vfprintf_r+0x11f4>
 8006220:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006224:	2200      	movs	r2, #0
 8006226:	2300      	movs	r3, #0
 8006228:	f7fa fbbe 	bl	80009a8 <__aeabi_dcmpeq>
 800622c:	2800      	cmp	r0, #0
 800622e:	d06a      	beq.n	8006306 <_vfprintf_r+0xe6a>
 8006230:	4b6e      	ldr	r3, [pc, #440]	; (80063ec <_vfprintf_r+0xf50>)
 8006232:	6023      	str	r3, [r4, #0]
 8006234:	2301      	movs	r3, #1
 8006236:	441e      	add	r6, r3
 8006238:	6063      	str	r3, [r4, #4]
 800623a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800623c:	9628      	str	r6, [sp, #160]	; 0xa0
 800623e:	3301      	adds	r3, #1
 8006240:	2b07      	cmp	r3, #7
 8006242:	9327      	str	r3, [sp, #156]	; 0x9c
 8006244:	dc38      	bgt.n	80062b8 <_vfprintf_r+0xe1c>
 8006246:	3408      	adds	r4, #8
 8006248:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800624a:	9a08      	ldr	r2, [sp, #32]
 800624c:	4293      	cmp	r3, r2
 800624e:	db03      	blt.n	8006258 <_vfprintf_r+0xdbc>
 8006250:	f018 0f01 	tst.w	r8, #1
 8006254:	f43f ad3d 	beq.w	8005cd2 <_vfprintf_r+0x836>
 8006258:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800625a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800625c:	6023      	str	r3, [r4, #0]
 800625e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006260:	6063      	str	r3, [r4, #4]
 8006262:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006264:	4413      	add	r3, r2
 8006266:	9328      	str	r3, [sp, #160]	; 0xa0
 8006268:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800626a:	3301      	adds	r3, #1
 800626c:	2b07      	cmp	r3, #7
 800626e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006270:	dc2c      	bgt.n	80062cc <_vfprintf_r+0xe30>
 8006272:	3408      	adds	r4, #8
 8006274:	9b08      	ldr	r3, [sp, #32]
 8006276:	1e5d      	subs	r5, r3, #1
 8006278:	2d00      	cmp	r5, #0
 800627a:	f77f ad2a 	ble.w	8005cd2 <_vfprintf_r+0x836>
 800627e:	f04f 0910 	mov.w	r9, #16
 8006282:	4e5b      	ldr	r6, [pc, #364]	; (80063f0 <_vfprintf_r+0xf54>)
 8006284:	2d10      	cmp	r5, #16
 8006286:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800628a:	f104 0108 	add.w	r1, r4, #8
 800628e:	f103 0301 	add.w	r3, r3, #1
 8006292:	6026      	str	r6, [r4, #0]
 8006294:	dc24      	bgt.n	80062e0 <_vfprintf_r+0xe44>
 8006296:	6065      	str	r5, [r4, #4]
 8006298:	2b07      	cmp	r3, #7
 800629a:	4415      	add	r5, r2
 800629c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80062a0:	f340 8290 	ble.w	80067c4 <_vfprintf_r+0x1328>
 80062a4:	4651      	mov	r1, sl
 80062a6:	4658      	mov	r0, fp
 80062a8:	aa26      	add	r2, sp, #152	; 0x98
 80062aa:	f002 f97a 	bl	80085a2 <__sprint_r>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	f040 82aa 	bne.w	8006808 <_vfprintf_r+0x136c>
 80062b4:	ac29      	add	r4, sp, #164	; 0xa4
 80062b6:	e50c      	b.n	8005cd2 <_vfprintf_r+0x836>
 80062b8:	4651      	mov	r1, sl
 80062ba:	4658      	mov	r0, fp
 80062bc:	aa26      	add	r2, sp, #152	; 0x98
 80062be:	f002 f970 	bl	80085a2 <__sprint_r>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	f040 82a0 	bne.w	8006808 <_vfprintf_r+0x136c>
 80062c8:	ac29      	add	r4, sp, #164	; 0xa4
 80062ca:	e7bd      	b.n	8006248 <_vfprintf_r+0xdac>
 80062cc:	4651      	mov	r1, sl
 80062ce:	4658      	mov	r0, fp
 80062d0:	aa26      	add	r2, sp, #152	; 0x98
 80062d2:	f002 f966 	bl	80085a2 <__sprint_r>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	f040 8296 	bne.w	8006808 <_vfprintf_r+0x136c>
 80062dc:	ac29      	add	r4, sp, #164	; 0xa4
 80062de:	e7c9      	b.n	8006274 <_vfprintf_r+0xdd8>
 80062e0:	3210      	adds	r2, #16
 80062e2:	2b07      	cmp	r3, #7
 80062e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80062e8:	f8c4 9004 	str.w	r9, [r4, #4]
 80062ec:	dd08      	ble.n	8006300 <_vfprintf_r+0xe64>
 80062ee:	4651      	mov	r1, sl
 80062f0:	4658      	mov	r0, fp
 80062f2:	aa26      	add	r2, sp, #152	; 0x98
 80062f4:	f002 f955 	bl	80085a2 <__sprint_r>
 80062f8:	2800      	cmp	r0, #0
 80062fa:	f040 8285 	bne.w	8006808 <_vfprintf_r+0x136c>
 80062fe:	a929      	add	r1, sp, #164	; 0xa4
 8006300:	460c      	mov	r4, r1
 8006302:	3d10      	subs	r5, #16
 8006304:	e7be      	b.n	8006284 <_vfprintf_r+0xde8>
 8006306:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006308:	2b00      	cmp	r3, #0
 800630a:	dc73      	bgt.n	80063f4 <_vfprintf_r+0xf58>
 800630c:	4b37      	ldr	r3, [pc, #220]	; (80063ec <_vfprintf_r+0xf50>)
 800630e:	6023      	str	r3, [r4, #0]
 8006310:	2301      	movs	r3, #1
 8006312:	441e      	add	r6, r3
 8006314:	6063      	str	r3, [r4, #4]
 8006316:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006318:	9628      	str	r6, [sp, #160]	; 0xa0
 800631a:	3301      	adds	r3, #1
 800631c:	2b07      	cmp	r3, #7
 800631e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006320:	dc3c      	bgt.n	800639c <_vfprintf_r+0xf00>
 8006322:	3408      	adds	r4, #8
 8006324:	9908      	ldr	r1, [sp, #32]
 8006326:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006328:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800632a:	430a      	orrs	r2, r1
 800632c:	f008 0101 	and.w	r1, r8, #1
 8006330:	430a      	orrs	r2, r1
 8006332:	f43f acce 	beq.w	8005cd2 <_vfprintf_r+0x836>
 8006336:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006338:	6022      	str	r2, [r4, #0]
 800633a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800633c:	4413      	add	r3, r2
 800633e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006340:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006342:	6062      	str	r2, [r4, #4]
 8006344:	3301      	adds	r3, #1
 8006346:	2b07      	cmp	r3, #7
 8006348:	9327      	str	r3, [sp, #156]	; 0x9c
 800634a:	dc31      	bgt.n	80063b0 <_vfprintf_r+0xf14>
 800634c:	3408      	adds	r4, #8
 800634e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006350:	2d00      	cmp	r5, #0
 8006352:	da1a      	bge.n	800638a <_vfprintf_r+0xeee>
 8006354:	4623      	mov	r3, r4
 8006356:	4e26      	ldr	r6, [pc, #152]	; (80063f0 <_vfprintf_r+0xf54>)
 8006358:	426d      	negs	r5, r5
 800635a:	2d10      	cmp	r5, #16
 800635c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006360:	f104 0408 	add.w	r4, r4, #8
 8006364:	f102 0201 	add.w	r2, r2, #1
 8006368:	601e      	str	r6, [r3, #0]
 800636a:	dc2b      	bgt.n	80063c4 <_vfprintf_r+0xf28>
 800636c:	605d      	str	r5, [r3, #4]
 800636e:	2a07      	cmp	r2, #7
 8006370:	440d      	add	r5, r1
 8006372:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006376:	dd08      	ble.n	800638a <_vfprintf_r+0xeee>
 8006378:	4651      	mov	r1, sl
 800637a:	4658      	mov	r0, fp
 800637c:	aa26      	add	r2, sp, #152	; 0x98
 800637e:	f002 f910 	bl	80085a2 <__sprint_r>
 8006382:	2800      	cmp	r0, #0
 8006384:	f040 8240 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006388:	ac29      	add	r4, sp, #164	; 0xa4
 800638a:	9b08      	ldr	r3, [sp, #32]
 800638c:	9a08      	ldr	r2, [sp, #32]
 800638e:	6063      	str	r3, [r4, #4]
 8006390:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006392:	f8c4 9000 	str.w	r9, [r4]
 8006396:	4413      	add	r3, r2
 8006398:	9328      	str	r3, [sp, #160]	; 0xa0
 800639a:	e493      	b.n	8005cc4 <_vfprintf_r+0x828>
 800639c:	4651      	mov	r1, sl
 800639e:	4658      	mov	r0, fp
 80063a0:	aa26      	add	r2, sp, #152	; 0x98
 80063a2:	f002 f8fe 	bl	80085a2 <__sprint_r>
 80063a6:	2800      	cmp	r0, #0
 80063a8:	f040 822e 	bne.w	8006808 <_vfprintf_r+0x136c>
 80063ac:	ac29      	add	r4, sp, #164	; 0xa4
 80063ae:	e7b9      	b.n	8006324 <_vfprintf_r+0xe88>
 80063b0:	4651      	mov	r1, sl
 80063b2:	4658      	mov	r0, fp
 80063b4:	aa26      	add	r2, sp, #152	; 0x98
 80063b6:	f002 f8f4 	bl	80085a2 <__sprint_r>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	f040 8224 	bne.w	8006808 <_vfprintf_r+0x136c>
 80063c0:	ac29      	add	r4, sp, #164	; 0xa4
 80063c2:	e7c4      	b.n	800634e <_vfprintf_r+0xeb2>
 80063c4:	2010      	movs	r0, #16
 80063c6:	2a07      	cmp	r2, #7
 80063c8:	4401      	add	r1, r0
 80063ca:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80063ce:	6058      	str	r0, [r3, #4]
 80063d0:	dd08      	ble.n	80063e4 <_vfprintf_r+0xf48>
 80063d2:	4651      	mov	r1, sl
 80063d4:	4658      	mov	r0, fp
 80063d6:	aa26      	add	r2, sp, #152	; 0x98
 80063d8:	f002 f8e3 	bl	80085a2 <__sprint_r>
 80063dc:	2800      	cmp	r0, #0
 80063de:	f040 8213 	bne.w	8006808 <_vfprintf_r+0x136c>
 80063e2:	ac29      	add	r4, sp, #164	; 0xa4
 80063e4:	4623      	mov	r3, r4
 80063e6:	3d10      	subs	r5, #16
 80063e8:	e7b7      	b.n	800635a <_vfprintf_r+0xebe>
 80063ea:	bf00      	nop
 80063ec:	0800a13a 	.word	0x0800a13a
 80063f0:	0800a16c 	.word	0x0800a16c
 80063f4:	9b08      	ldr	r3, [sp, #32]
 80063f6:	42ab      	cmp	r3, r5
 80063f8:	bfa8      	it	ge
 80063fa:	462b      	movge	r3, r5
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	9307      	str	r3, [sp, #28]
 8006400:	dd0a      	ble.n	8006418 <_vfprintf_r+0xf7c>
 8006402:	441e      	add	r6, r3
 8006404:	e9c4 9300 	strd	r9, r3, [r4]
 8006408:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800640a:	9628      	str	r6, [sp, #160]	; 0xa0
 800640c:	3301      	adds	r3, #1
 800640e:	2b07      	cmp	r3, #7
 8006410:	9327      	str	r3, [sp, #156]	; 0x9c
 8006412:	f300 8088 	bgt.w	8006526 <_vfprintf_r+0x108a>
 8006416:	3408      	adds	r4, #8
 8006418:	9b07      	ldr	r3, [sp, #28]
 800641a:	2b00      	cmp	r3, #0
 800641c:	bfb4      	ite	lt
 800641e:	462e      	movlt	r6, r5
 8006420:	1aee      	subge	r6, r5, r3
 8006422:	2e00      	cmp	r6, #0
 8006424:	dd19      	ble.n	800645a <_vfprintf_r+0xfbe>
 8006426:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800642a:	4898      	ldr	r0, [pc, #608]	; (800668c <_vfprintf_r+0x11f0>)
 800642c:	2e10      	cmp	r6, #16
 800642e:	f103 0301 	add.w	r3, r3, #1
 8006432:	f104 0108 	add.w	r1, r4, #8
 8006436:	6020      	str	r0, [r4, #0]
 8006438:	dc7f      	bgt.n	800653a <_vfprintf_r+0x109e>
 800643a:	6066      	str	r6, [r4, #4]
 800643c:	2b07      	cmp	r3, #7
 800643e:	4416      	add	r6, r2
 8006440:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006444:	f340 808c 	ble.w	8006560 <_vfprintf_r+0x10c4>
 8006448:	4651      	mov	r1, sl
 800644a:	4658      	mov	r0, fp
 800644c:	aa26      	add	r2, sp, #152	; 0x98
 800644e:	f002 f8a8 	bl	80085a2 <__sprint_r>
 8006452:	2800      	cmp	r0, #0
 8006454:	f040 81d8 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006458:	ac29      	add	r4, sp, #164	; 0xa4
 800645a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800645e:	444d      	add	r5, r9
 8006460:	d00a      	beq.n	8006478 <_vfprintf_r+0xfdc>
 8006462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006464:	2b00      	cmp	r3, #0
 8006466:	d17d      	bne.n	8006564 <_vfprintf_r+0x10c8>
 8006468:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800646a:	2b00      	cmp	r3, #0
 800646c:	d17d      	bne.n	800656a <_vfprintf_r+0x10ce>
 800646e:	9b08      	ldr	r3, [sp, #32]
 8006470:	444b      	add	r3, r9
 8006472:	429d      	cmp	r5, r3
 8006474:	bf28      	it	cs
 8006476:	461d      	movcs	r5, r3
 8006478:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800647a:	9a08      	ldr	r2, [sp, #32]
 800647c:	4293      	cmp	r3, r2
 800647e:	db02      	blt.n	8006486 <_vfprintf_r+0xfea>
 8006480:	f018 0f01 	tst.w	r8, #1
 8006484:	d00e      	beq.n	80064a4 <_vfprintf_r+0x1008>
 8006486:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006488:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800648a:	6023      	str	r3, [r4, #0]
 800648c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800648e:	6063      	str	r3, [r4, #4]
 8006490:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006492:	4413      	add	r3, r2
 8006494:	9328      	str	r3, [sp, #160]	; 0xa0
 8006496:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006498:	3301      	adds	r3, #1
 800649a:	2b07      	cmp	r3, #7
 800649c:	9327      	str	r3, [sp, #156]	; 0x9c
 800649e:	f300 80e0 	bgt.w	8006662 <_vfprintf_r+0x11c6>
 80064a2:	3408      	adds	r4, #8
 80064a4:	9b08      	ldr	r3, [sp, #32]
 80064a6:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80064a8:	eb09 0203 	add.w	r2, r9, r3
 80064ac:	1b9e      	subs	r6, r3, r6
 80064ae:	1b52      	subs	r2, r2, r5
 80064b0:	4296      	cmp	r6, r2
 80064b2:	bfa8      	it	ge
 80064b4:	4616      	movge	r6, r2
 80064b6:	2e00      	cmp	r6, #0
 80064b8:	dd0b      	ble.n	80064d2 <_vfprintf_r+0x1036>
 80064ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80064bc:	e9c4 5600 	strd	r5, r6, [r4]
 80064c0:	4433      	add	r3, r6
 80064c2:	9328      	str	r3, [sp, #160]	; 0xa0
 80064c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80064c6:	3301      	adds	r3, #1
 80064c8:	2b07      	cmp	r3, #7
 80064ca:	9327      	str	r3, [sp, #156]	; 0x9c
 80064cc:	f300 80d3 	bgt.w	8006676 <_vfprintf_r+0x11da>
 80064d0:	3408      	adds	r4, #8
 80064d2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80064d4:	9b08      	ldr	r3, [sp, #32]
 80064d6:	2e00      	cmp	r6, #0
 80064d8:	eba3 0505 	sub.w	r5, r3, r5
 80064dc:	bfa8      	it	ge
 80064de:	1bad      	subge	r5, r5, r6
 80064e0:	2d00      	cmp	r5, #0
 80064e2:	f77f abf6 	ble.w	8005cd2 <_vfprintf_r+0x836>
 80064e6:	f04f 0910 	mov.w	r9, #16
 80064ea:	4e68      	ldr	r6, [pc, #416]	; (800668c <_vfprintf_r+0x11f0>)
 80064ec:	2d10      	cmp	r5, #16
 80064ee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80064f2:	f104 0108 	add.w	r1, r4, #8
 80064f6:	f103 0301 	add.w	r3, r3, #1
 80064fa:	6026      	str	r6, [r4, #0]
 80064fc:	f77f aecb 	ble.w	8006296 <_vfprintf_r+0xdfa>
 8006500:	3210      	adds	r2, #16
 8006502:	2b07      	cmp	r3, #7
 8006504:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006508:	f8c4 9004 	str.w	r9, [r4, #4]
 800650c:	dd08      	ble.n	8006520 <_vfprintf_r+0x1084>
 800650e:	4651      	mov	r1, sl
 8006510:	4658      	mov	r0, fp
 8006512:	aa26      	add	r2, sp, #152	; 0x98
 8006514:	f002 f845 	bl	80085a2 <__sprint_r>
 8006518:	2800      	cmp	r0, #0
 800651a:	f040 8175 	bne.w	8006808 <_vfprintf_r+0x136c>
 800651e:	a929      	add	r1, sp, #164	; 0xa4
 8006520:	460c      	mov	r4, r1
 8006522:	3d10      	subs	r5, #16
 8006524:	e7e2      	b.n	80064ec <_vfprintf_r+0x1050>
 8006526:	4651      	mov	r1, sl
 8006528:	4658      	mov	r0, fp
 800652a:	aa26      	add	r2, sp, #152	; 0x98
 800652c:	f002 f839 	bl	80085a2 <__sprint_r>
 8006530:	2800      	cmp	r0, #0
 8006532:	f040 8169 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006536:	ac29      	add	r4, sp, #164	; 0xa4
 8006538:	e76e      	b.n	8006418 <_vfprintf_r+0xf7c>
 800653a:	2010      	movs	r0, #16
 800653c:	2b07      	cmp	r3, #7
 800653e:	4402      	add	r2, r0
 8006540:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006544:	6060      	str	r0, [r4, #4]
 8006546:	dd08      	ble.n	800655a <_vfprintf_r+0x10be>
 8006548:	4651      	mov	r1, sl
 800654a:	4658      	mov	r0, fp
 800654c:	aa26      	add	r2, sp, #152	; 0x98
 800654e:	f002 f828 	bl	80085a2 <__sprint_r>
 8006552:	2800      	cmp	r0, #0
 8006554:	f040 8158 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006558:	a929      	add	r1, sp, #164	; 0xa4
 800655a:	460c      	mov	r4, r1
 800655c:	3e10      	subs	r6, #16
 800655e:	e762      	b.n	8006426 <_vfprintf_r+0xf8a>
 8006560:	460c      	mov	r4, r1
 8006562:	e77a      	b.n	800645a <_vfprintf_r+0xfbe>
 8006564:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006566:	2b00      	cmp	r3, #0
 8006568:	d04b      	beq.n	8006602 <_vfprintf_r+0x1166>
 800656a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800656c:	3b01      	subs	r3, #1
 800656e:	930c      	str	r3, [sp, #48]	; 0x30
 8006570:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006572:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006578:	6063      	str	r3, [r4, #4]
 800657a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800657c:	4413      	add	r3, r2
 800657e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006580:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006582:	3301      	adds	r3, #1
 8006584:	2b07      	cmp	r3, #7
 8006586:	9327      	str	r3, [sp, #156]	; 0x9c
 8006588:	dc42      	bgt.n	8006610 <_vfprintf_r+0x1174>
 800658a:	3408      	adds	r4, #8
 800658c:	9b08      	ldr	r3, [sp, #32]
 800658e:	444b      	add	r3, r9
 8006590:	1b5a      	subs	r2, r3, r5
 8006592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	4293      	cmp	r3, r2
 8006598:	bfa8      	it	ge
 800659a:	4613      	movge	r3, r2
 800659c:	2b00      	cmp	r3, #0
 800659e:	461e      	mov	r6, r3
 80065a0:	dd0a      	ble.n	80065b8 <_vfprintf_r+0x111c>
 80065a2:	e9c4 5300 	strd	r5, r3, [r4]
 80065a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065a8:	4433      	add	r3, r6
 80065aa:	9328      	str	r3, [sp, #160]	; 0xa0
 80065ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065ae:	3301      	adds	r3, #1
 80065b0:	2b07      	cmp	r3, #7
 80065b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80065b4:	dc36      	bgt.n	8006624 <_vfprintf_r+0x1188>
 80065b6:	3408      	adds	r4, #8
 80065b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065ba:	2e00      	cmp	r6, #0
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	bfb4      	ite	lt
 80065c0:	461e      	movlt	r6, r3
 80065c2:	1b9e      	subge	r6, r3, r6
 80065c4:	2e00      	cmp	r6, #0
 80065c6:	dd18      	ble.n	80065fa <_vfprintf_r+0x115e>
 80065c8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80065cc:	482f      	ldr	r0, [pc, #188]	; (800668c <_vfprintf_r+0x11f0>)
 80065ce:	2e10      	cmp	r6, #16
 80065d0:	f102 0201 	add.w	r2, r2, #1
 80065d4:	f104 0108 	add.w	r1, r4, #8
 80065d8:	6020      	str	r0, [r4, #0]
 80065da:	dc2d      	bgt.n	8006638 <_vfprintf_r+0x119c>
 80065dc:	4433      	add	r3, r6
 80065de:	2a07      	cmp	r2, #7
 80065e0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80065e4:	6066      	str	r6, [r4, #4]
 80065e6:	dd3a      	ble.n	800665e <_vfprintf_r+0x11c2>
 80065e8:	4651      	mov	r1, sl
 80065ea:	4658      	mov	r0, fp
 80065ec:	aa26      	add	r2, sp, #152	; 0x98
 80065ee:	f001 ffd8 	bl	80085a2 <__sprint_r>
 80065f2:	2800      	cmp	r0, #0
 80065f4:	f040 8108 	bne.w	8006808 <_vfprintf_r+0x136c>
 80065f8:	ac29      	add	r4, sp, #164	; 0xa4
 80065fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	441d      	add	r5, r3
 8006600:	e72f      	b.n	8006462 <_vfprintf_r+0xfc6>
 8006602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006604:	3b01      	subs	r3, #1
 8006606:	930e      	str	r3, [sp, #56]	; 0x38
 8006608:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800660a:	3b01      	subs	r3, #1
 800660c:	930d      	str	r3, [sp, #52]	; 0x34
 800660e:	e7af      	b.n	8006570 <_vfprintf_r+0x10d4>
 8006610:	4651      	mov	r1, sl
 8006612:	4658      	mov	r0, fp
 8006614:	aa26      	add	r2, sp, #152	; 0x98
 8006616:	f001 ffc4 	bl	80085a2 <__sprint_r>
 800661a:	2800      	cmp	r0, #0
 800661c:	f040 80f4 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006620:	ac29      	add	r4, sp, #164	; 0xa4
 8006622:	e7b3      	b.n	800658c <_vfprintf_r+0x10f0>
 8006624:	4651      	mov	r1, sl
 8006626:	4658      	mov	r0, fp
 8006628:	aa26      	add	r2, sp, #152	; 0x98
 800662a:	f001 ffba 	bl	80085a2 <__sprint_r>
 800662e:	2800      	cmp	r0, #0
 8006630:	f040 80ea 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006634:	ac29      	add	r4, sp, #164	; 0xa4
 8006636:	e7bf      	b.n	80065b8 <_vfprintf_r+0x111c>
 8006638:	2010      	movs	r0, #16
 800663a:	2a07      	cmp	r2, #7
 800663c:	4403      	add	r3, r0
 800663e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006642:	6060      	str	r0, [r4, #4]
 8006644:	dd08      	ble.n	8006658 <_vfprintf_r+0x11bc>
 8006646:	4651      	mov	r1, sl
 8006648:	4658      	mov	r0, fp
 800664a:	aa26      	add	r2, sp, #152	; 0x98
 800664c:	f001 ffa9 	bl	80085a2 <__sprint_r>
 8006650:	2800      	cmp	r0, #0
 8006652:	f040 80d9 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006656:	a929      	add	r1, sp, #164	; 0xa4
 8006658:	460c      	mov	r4, r1
 800665a:	3e10      	subs	r6, #16
 800665c:	e7b4      	b.n	80065c8 <_vfprintf_r+0x112c>
 800665e:	460c      	mov	r4, r1
 8006660:	e7cb      	b.n	80065fa <_vfprintf_r+0x115e>
 8006662:	4651      	mov	r1, sl
 8006664:	4658      	mov	r0, fp
 8006666:	aa26      	add	r2, sp, #152	; 0x98
 8006668:	f001 ff9b 	bl	80085a2 <__sprint_r>
 800666c:	2800      	cmp	r0, #0
 800666e:	f040 80cb 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006672:	ac29      	add	r4, sp, #164	; 0xa4
 8006674:	e716      	b.n	80064a4 <_vfprintf_r+0x1008>
 8006676:	4651      	mov	r1, sl
 8006678:	4658      	mov	r0, fp
 800667a:	aa26      	add	r2, sp, #152	; 0x98
 800667c:	f001 ff91 	bl	80085a2 <__sprint_r>
 8006680:	2800      	cmp	r0, #0
 8006682:	f040 80c1 	bne.w	8006808 <_vfprintf_r+0x136c>
 8006686:	ac29      	add	r4, sp, #164	; 0xa4
 8006688:	e723      	b.n	80064d2 <_vfprintf_r+0x1036>
 800668a:	bf00      	nop
 800668c:	0800a16c 	.word	0x0800a16c
 8006690:	9a08      	ldr	r2, [sp, #32]
 8006692:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006694:	2a01      	cmp	r2, #1
 8006696:	f106 0601 	add.w	r6, r6, #1
 800669a:	f103 0301 	add.w	r3, r3, #1
 800669e:	f104 0508 	add.w	r5, r4, #8
 80066a2:	dc03      	bgt.n	80066ac <_vfprintf_r+0x1210>
 80066a4:	f018 0f01 	tst.w	r8, #1
 80066a8:	f000 8081 	beq.w	80067ae <_vfprintf_r+0x1312>
 80066ac:	2201      	movs	r2, #1
 80066ae:	2b07      	cmp	r3, #7
 80066b0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80066b4:	f8c4 9000 	str.w	r9, [r4]
 80066b8:	6062      	str	r2, [r4, #4]
 80066ba:	dd08      	ble.n	80066ce <_vfprintf_r+0x1232>
 80066bc:	4651      	mov	r1, sl
 80066be:	4658      	mov	r0, fp
 80066c0:	aa26      	add	r2, sp, #152	; 0x98
 80066c2:	f001 ff6e 	bl	80085a2 <__sprint_r>
 80066c6:	2800      	cmp	r0, #0
 80066c8:	f040 809e 	bne.w	8006808 <_vfprintf_r+0x136c>
 80066cc:	ad29      	add	r5, sp, #164	; 0xa4
 80066ce:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80066d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80066d2:	602b      	str	r3, [r5, #0]
 80066d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066d6:	606b      	str	r3, [r5, #4]
 80066d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066da:	4413      	add	r3, r2
 80066dc:	9328      	str	r3, [sp, #160]	; 0xa0
 80066de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066e0:	3301      	adds	r3, #1
 80066e2:	2b07      	cmp	r3, #7
 80066e4:	9327      	str	r3, [sp, #156]	; 0x9c
 80066e6:	dc32      	bgt.n	800674e <_vfprintf_r+0x12b2>
 80066e8:	3508      	adds	r5, #8
 80066ea:	9b08      	ldr	r3, [sp, #32]
 80066ec:	2200      	movs	r2, #0
 80066ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066f2:	1e5c      	subs	r4, r3, #1
 80066f4:	2300      	movs	r3, #0
 80066f6:	f7fa f957 	bl	80009a8 <__aeabi_dcmpeq>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	d130      	bne.n	8006760 <_vfprintf_r+0x12c4>
 80066fe:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006700:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006702:	9a08      	ldr	r2, [sp, #32]
 8006704:	3101      	adds	r1, #1
 8006706:	3b01      	subs	r3, #1
 8006708:	f109 0001 	add.w	r0, r9, #1
 800670c:	4413      	add	r3, r2
 800670e:	2907      	cmp	r1, #7
 8006710:	e9c5 0400 	strd	r0, r4, [r5]
 8006714:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8006718:	dd52      	ble.n	80067c0 <_vfprintf_r+0x1324>
 800671a:	4651      	mov	r1, sl
 800671c:	4658      	mov	r0, fp
 800671e:	aa26      	add	r2, sp, #152	; 0x98
 8006720:	f001 ff3f 	bl	80085a2 <__sprint_r>
 8006724:	2800      	cmp	r0, #0
 8006726:	d16f      	bne.n	8006808 <_vfprintf_r+0x136c>
 8006728:	ad29      	add	r5, sp, #164	; 0xa4
 800672a:	ab22      	add	r3, sp, #136	; 0x88
 800672c:	602b      	str	r3, [r5, #0]
 800672e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006730:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006732:	606b      	str	r3, [r5, #4]
 8006734:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006736:	4413      	add	r3, r2
 8006738:	9328      	str	r3, [sp, #160]	; 0xa0
 800673a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800673c:	3301      	adds	r3, #1
 800673e:	2b07      	cmp	r3, #7
 8006740:	9327      	str	r3, [sp, #156]	; 0x9c
 8006742:	f73f adaf 	bgt.w	80062a4 <_vfprintf_r+0xe08>
 8006746:	f105 0408 	add.w	r4, r5, #8
 800674a:	f7ff bac2 	b.w	8005cd2 <_vfprintf_r+0x836>
 800674e:	4651      	mov	r1, sl
 8006750:	4658      	mov	r0, fp
 8006752:	aa26      	add	r2, sp, #152	; 0x98
 8006754:	f001 ff25 	bl	80085a2 <__sprint_r>
 8006758:	2800      	cmp	r0, #0
 800675a:	d155      	bne.n	8006808 <_vfprintf_r+0x136c>
 800675c:	ad29      	add	r5, sp, #164	; 0xa4
 800675e:	e7c4      	b.n	80066ea <_vfprintf_r+0x124e>
 8006760:	2c00      	cmp	r4, #0
 8006762:	dde2      	ble.n	800672a <_vfprintf_r+0x128e>
 8006764:	f04f 0910 	mov.w	r9, #16
 8006768:	4e5a      	ldr	r6, [pc, #360]	; (80068d4 <_vfprintf_r+0x1438>)
 800676a:	2c10      	cmp	r4, #16
 800676c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006770:	f105 0108 	add.w	r1, r5, #8
 8006774:	f103 0301 	add.w	r3, r3, #1
 8006778:	602e      	str	r6, [r5, #0]
 800677a:	dc07      	bgt.n	800678c <_vfprintf_r+0x12f0>
 800677c:	606c      	str	r4, [r5, #4]
 800677e:	2b07      	cmp	r3, #7
 8006780:	4414      	add	r4, r2
 8006782:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8006786:	dcc8      	bgt.n	800671a <_vfprintf_r+0x127e>
 8006788:	460d      	mov	r5, r1
 800678a:	e7ce      	b.n	800672a <_vfprintf_r+0x128e>
 800678c:	3210      	adds	r2, #16
 800678e:	2b07      	cmp	r3, #7
 8006790:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006794:	f8c5 9004 	str.w	r9, [r5, #4]
 8006798:	dd06      	ble.n	80067a8 <_vfprintf_r+0x130c>
 800679a:	4651      	mov	r1, sl
 800679c:	4658      	mov	r0, fp
 800679e:	aa26      	add	r2, sp, #152	; 0x98
 80067a0:	f001 feff 	bl	80085a2 <__sprint_r>
 80067a4:	bb80      	cbnz	r0, 8006808 <_vfprintf_r+0x136c>
 80067a6:	a929      	add	r1, sp, #164	; 0xa4
 80067a8:	460d      	mov	r5, r1
 80067aa:	3c10      	subs	r4, #16
 80067ac:	e7dd      	b.n	800676a <_vfprintf_r+0x12ce>
 80067ae:	2201      	movs	r2, #1
 80067b0:	2b07      	cmp	r3, #7
 80067b2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80067b6:	f8c4 9000 	str.w	r9, [r4]
 80067ba:	6062      	str	r2, [r4, #4]
 80067bc:	ddb5      	ble.n	800672a <_vfprintf_r+0x128e>
 80067be:	e7ac      	b.n	800671a <_vfprintf_r+0x127e>
 80067c0:	3508      	adds	r5, #8
 80067c2:	e7b2      	b.n	800672a <_vfprintf_r+0x128e>
 80067c4:	460c      	mov	r4, r1
 80067c6:	f7ff ba84 	b.w	8005cd2 <_vfprintf_r+0x836>
 80067ca:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80067ce:	1a9d      	subs	r5, r3, r2
 80067d0:	2d00      	cmp	r5, #0
 80067d2:	f77f aa82 	ble.w	8005cda <_vfprintf_r+0x83e>
 80067d6:	f04f 0810 	mov.w	r8, #16
 80067da:	4e3f      	ldr	r6, [pc, #252]	; (80068d8 <_vfprintf_r+0x143c>)
 80067dc:	2d10      	cmp	r5, #16
 80067de:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80067e2:	6026      	str	r6, [r4, #0]
 80067e4:	f103 0301 	add.w	r3, r3, #1
 80067e8:	dc17      	bgt.n	800681a <_vfprintf_r+0x137e>
 80067ea:	6065      	str	r5, [r4, #4]
 80067ec:	2b07      	cmp	r3, #7
 80067ee:	4415      	add	r5, r2
 80067f0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80067f4:	f77f aa71 	ble.w	8005cda <_vfprintf_r+0x83e>
 80067f8:	4651      	mov	r1, sl
 80067fa:	4658      	mov	r0, fp
 80067fc:	aa26      	add	r2, sp, #152	; 0x98
 80067fe:	f001 fed0 	bl	80085a2 <__sprint_r>
 8006802:	2800      	cmp	r0, #0
 8006804:	f43f aa69 	beq.w	8005cda <_vfprintf_r+0x83e>
 8006808:	2f00      	cmp	r7, #0
 800680a:	f43f a884 	beq.w	8005916 <_vfprintf_r+0x47a>
 800680e:	4639      	mov	r1, r7
 8006810:	4658      	mov	r0, fp
 8006812:	f001 f91d 	bl	8007a50 <_free_r>
 8006816:	f7ff b87e 	b.w	8005916 <_vfprintf_r+0x47a>
 800681a:	3210      	adds	r2, #16
 800681c:	2b07      	cmp	r3, #7
 800681e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006822:	f8c4 8004 	str.w	r8, [r4, #4]
 8006826:	dc02      	bgt.n	800682e <_vfprintf_r+0x1392>
 8006828:	3408      	adds	r4, #8
 800682a:	3d10      	subs	r5, #16
 800682c:	e7d6      	b.n	80067dc <_vfprintf_r+0x1340>
 800682e:	4651      	mov	r1, sl
 8006830:	4658      	mov	r0, fp
 8006832:	aa26      	add	r2, sp, #152	; 0x98
 8006834:	f001 feb5 	bl	80085a2 <__sprint_r>
 8006838:	2800      	cmp	r0, #0
 800683a:	d1e5      	bne.n	8006808 <_vfprintf_r+0x136c>
 800683c:	ac29      	add	r4, sp, #164	; 0xa4
 800683e:	e7f4      	b.n	800682a <_vfprintf_r+0x138e>
 8006840:	4639      	mov	r1, r7
 8006842:	4658      	mov	r0, fp
 8006844:	f001 f904 	bl	8007a50 <_free_r>
 8006848:	f7ff ba5e 	b.w	8005d08 <_vfprintf_r+0x86c>
 800684c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800684e:	b91b      	cbnz	r3, 8006858 <_vfprintf_r+0x13bc>
 8006850:	2300      	movs	r3, #0
 8006852:	9327      	str	r3, [sp, #156]	; 0x9c
 8006854:	f7ff b85f 	b.w	8005916 <_vfprintf_r+0x47a>
 8006858:	4651      	mov	r1, sl
 800685a:	4658      	mov	r0, fp
 800685c:	aa26      	add	r2, sp, #152	; 0x98
 800685e:	f001 fea0 	bl	80085a2 <__sprint_r>
 8006862:	2800      	cmp	r0, #0
 8006864:	d0f4      	beq.n	8006850 <_vfprintf_r+0x13b4>
 8006866:	f7ff b856 	b.w	8005916 <_vfprintf_r+0x47a>
 800686a:	ea56 0207 	orrs.w	r2, r6, r7
 800686e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006872:	f43f ab6a 	beq.w	8005f4a <_vfprintf_r+0xaae>
 8006876:	2b01      	cmp	r3, #1
 8006878:	f43f abff 	beq.w	800607a <_vfprintf_r+0xbde>
 800687c:	2b02      	cmp	r3, #2
 800687e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006882:	f43f ac47 	beq.w	8006114 <_vfprintf_r+0xc78>
 8006886:	08f2      	lsrs	r2, r6, #3
 8006888:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800688c:	08f8      	lsrs	r0, r7, #3
 800688e:	f006 0307 	and.w	r3, r6, #7
 8006892:	4607      	mov	r7, r0
 8006894:	4616      	mov	r6, r2
 8006896:	3330      	adds	r3, #48	; 0x30
 8006898:	ea56 0207 	orrs.w	r2, r6, r7
 800689c:	4649      	mov	r1, r9
 800689e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80068a2:	d1f0      	bne.n	8006886 <_vfprintf_r+0x13ea>
 80068a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068a6:	07d0      	lsls	r0, r2, #31
 80068a8:	d506      	bpl.n	80068b8 <_vfprintf_r+0x141c>
 80068aa:	2b30      	cmp	r3, #48	; 0x30
 80068ac:	d004      	beq.n	80068b8 <_vfprintf_r+0x141c>
 80068ae:	2330      	movs	r3, #48	; 0x30
 80068b0:	f809 3c01 	strb.w	r3, [r9, #-1]
 80068b4:	f1a1 0902 	sub.w	r9, r1, #2
 80068b8:	2700      	movs	r7, #0
 80068ba:	ab52      	add	r3, sp, #328	; 0x148
 80068bc:	eba3 0309 	sub.w	r3, r3, r9
 80068c0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80068c4:	9e07      	ldr	r6, [sp, #28]
 80068c6:	9307      	str	r3, [sp, #28]
 80068c8:	463d      	mov	r5, r7
 80068ca:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80068ce:	f7ff b942 	b.w	8005b56 <_vfprintf_r+0x6ba>
 80068d2:	bf00      	nop
 80068d4:	0800a16c 	.word	0x0800a16c
 80068d8:	0800a15c 	.word	0x0800a15c

080068dc <__sbprintf>:
 80068dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068de:	461f      	mov	r7, r3
 80068e0:	898b      	ldrh	r3, [r1, #12]
 80068e2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80068e6:	f023 0302 	bic.w	r3, r3, #2
 80068ea:	f8ad 300c 	strh.w	r3, [sp, #12]
 80068ee:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80068f0:	4615      	mov	r5, r2
 80068f2:	9319      	str	r3, [sp, #100]	; 0x64
 80068f4:	89cb      	ldrh	r3, [r1, #14]
 80068f6:	4606      	mov	r6, r0
 80068f8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80068fc:	69cb      	ldr	r3, [r1, #28]
 80068fe:	a816      	add	r0, sp, #88	; 0x58
 8006900:	9307      	str	r3, [sp, #28]
 8006902:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006904:	460c      	mov	r4, r1
 8006906:	9309      	str	r3, [sp, #36]	; 0x24
 8006908:	ab1a      	add	r3, sp, #104	; 0x68
 800690a:	9300      	str	r3, [sp, #0]
 800690c:	9304      	str	r3, [sp, #16]
 800690e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006912:	9302      	str	r3, [sp, #8]
 8006914:	9305      	str	r3, [sp, #20]
 8006916:	2300      	movs	r3, #0
 8006918:	9306      	str	r3, [sp, #24]
 800691a:	f001 f97d 	bl	8007c18 <__retarget_lock_init_recursive>
 800691e:	462a      	mov	r2, r5
 8006920:	463b      	mov	r3, r7
 8006922:	4669      	mov	r1, sp
 8006924:	4630      	mov	r0, r6
 8006926:	f7fe fdb9 	bl	800549c <_vfprintf_r>
 800692a:	1e05      	subs	r5, r0, #0
 800692c:	db07      	blt.n	800693e <__sbprintf+0x62>
 800692e:	4669      	mov	r1, sp
 8006930:	4630      	mov	r0, r6
 8006932:	f000 ff91 	bl	8007858 <_fflush_r>
 8006936:	2800      	cmp	r0, #0
 8006938:	bf18      	it	ne
 800693a:	f04f 35ff 	movne.w	r5, #4294967295
 800693e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006942:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006944:	065b      	lsls	r3, r3, #25
 8006946:	bf42      	ittt	mi
 8006948:	89a3      	ldrhmi	r3, [r4, #12]
 800694a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800694e:	81a3      	strhmi	r3, [r4, #12]
 8006950:	f001 f963 	bl	8007c1a <__retarget_lock_close_recursive>
 8006954:	4628      	mov	r0, r5
 8006956:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800695a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800695c <_vsnprintf_r>:
 800695c:	b530      	push	{r4, r5, lr}
 800695e:	1e14      	subs	r4, r2, #0
 8006960:	4605      	mov	r5, r0
 8006962:	b09b      	sub	sp, #108	; 0x6c
 8006964:	4618      	mov	r0, r3
 8006966:	da05      	bge.n	8006974 <_vsnprintf_r+0x18>
 8006968:	238b      	movs	r3, #139	; 0x8b
 800696a:	f04f 30ff 	mov.w	r0, #4294967295
 800696e:	602b      	str	r3, [r5, #0]
 8006970:	b01b      	add	sp, #108	; 0x6c
 8006972:	bd30      	pop	{r4, r5, pc}
 8006974:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006978:	f8ad 300c 	strh.w	r3, [sp, #12]
 800697c:	bf0c      	ite	eq
 800697e:	4623      	moveq	r3, r4
 8006980:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006984:	9302      	str	r3, [sp, #8]
 8006986:	9305      	str	r3, [sp, #20]
 8006988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800698c:	4602      	mov	r2, r0
 800698e:	9100      	str	r1, [sp, #0]
 8006990:	9104      	str	r1, [sp, #16]
 8006992:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006996:	4669      	mov	r1, sp
 8006998:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800699a:	4628      	mov	r0, r5
 800699c:	f7fd fb9a 	bl	80040d4 <_svfprintf_r>
 80069a0:	1c43      	adds	r3, r0, #1
 80069a2:	bfbc      	itt	lt
 80069a4:	238b      	movlt	r3, #139	; 0x8b
 80069a6:	602b      	strlt	r3, [r5, #0]
 80069a8:	2c00      	cmp	r4, #0
 80069aa:	d0e1      	beq.n	8006970 <_vsnprintf_r+0x14>
 80069ac:	2200      	movs	r2, #0
 80069ae:	9b00      	ldr	r3, [sp, #0]
 80069b0:	701a      	strb	r2, [r3, #0]
 80069b2:	e7dd      	b.n	8006970 <_vsnprintf_r+0x14>

080069b4 <vsnprintf>:
 80069b4:	b507      	push	{r0, r1, r2, lr}
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	4613      	mov	r3, r2
 80069ba:	460a      	mov	r2, r1
 80069bc:	4601      	mov	r1, r0
 80069be:	4803      	ldr	r0, [pc, #12]	; (80069cc <vsnprintf+0x18>)
 80069c0:	6800      	ldr	r0, [r0, #0]
 80069c2:	f7ff ffcb 	bl	800695c <_vsnprintf_r>
 80069c6:	b003      	add	sp, #12
 80069c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80069cc:	2000001c 	.word	0x2000001c

080069d0 <__swsetup_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	4b2a      	ldr	r3, [pc, #168]	; (8006a7c <__swsetup_r+0xac>)
 80069d4:	4605      	mov	r5, r0
 80069d6:	6818      	ldr	r0, [r3, #0]
 80069d8:	460c      	mov	r4, r1
 80069da:	b118      	cbz	r0, 80069e4 <__swsetup_r+0x14>
 80069dc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80069de:	b90b      	cbnz	r3, 80069e4 <__swsetup_r+0x14>
 80069e0:	f000 ffa6 	bl	8007930 <__sinit>
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069ea:	0718      	lsls	r0, r3, #28
 80069ec:	d422      	bmi.n	8006a34 <__swsetup_r+0x64>
 80069ee:	06d9      	lsls	r1, r3, #27
 80069f0:	d407      	bmi.n	8006a02 <__swsetup_r+0x32>
 80069f2:	2309      	movs	r3, #9
 80069f4:	602b      	str	r3, [r5, #0]
 80069f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069fa:	f04f 30ff 	mov.w	r0, #4294967295
 80069fe:	81a3      	strh	r3, [r4, #12]
 8006a00:	e034      	b.n	8006a6c <__swsetup_r+0x9c>
 8006a02:	0758      	lsls	r0, r3, #29
 8006a04:	d512      	bpl.n	8006a2c <__swsetup_r+0x5c>
 8006a06:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a08:	b141      	cbz	r1, 8006a1c <__swsetup_r+0x4c>
 8006a0a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006a0e:	4299      	cmp	r1, r3
 8006a10:	d002      	beq.n	8006a18 <__swsetup_r+0x48>
 8006a12:	4628      	mov	r0, r5
 8006a14:	f001 f81c 	bl	8007a50 <_free_r>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	6323      	str	r3, [r4, #48]	; 0x30
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a22:	81a3      	strh	r3, [r4, #12]
 8006a24:	2300      	movs	r3, #0
 8006a26:	6063      	str	r3, [r4, #4]
 8006a28:	6923      	ldr	r3, [r4, #16]
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	89a3      	ldrh	r3, [r4, #12]
 8006a2e:	f043 0308 	orr.w	r3, r3, #8
 8006a32:	81a3      	strh	r3, [r4, #12]
 8006a34:	6923      	ldr	r3, [r4, #16]
 8006a36:	b94b      	cbnz	r3, 8006a4c <__swsetup_r+0x7c>
 8006a38:	89a3      	ldrh	r3, [r4, #12]
 8006a3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a42:	d003      	beq.n	8006a4c <__swsetup_r+0x7c>
 8006a44:	4621      	mov	r1, r4
 8006a46:	4628      	mov	r0, r5
 8006a48:	f001 f916 	bl	8007c78 <__smakebuf_r>
 8006a4c:	89a0      	ldrh	r0, [r4, #12]
 8006a4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a52:	f010 0301 	ands.w	r3, r0, #1
 8006a56:	d00a      	beq.n	8006a6e <__swsetup_r+0x9e>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	60a3      	str	r3, [r4, #8]
 8006a5c:	6963      	ldr	r3, [r4, #20]
 8006a5e:	425b      	negs	r3, r3
 8006a60:	61a3      	str	r3, [r4, #24]
 8006a62:	6923      	ldr	r3, [r4, #16]
 8006a64:	b943      	cbnz	r3, 8006a78 <__swsetup_r+0xa8>
 8006a66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a6a:	d1c4      	bne.n	80069f6 <__swsetup_r+0x26>
 8006a6c:	bd38      	pop	{r3, r4, r5, pc}
 8006a6e:	0781      	lsls	r1, r0, #30
 8006a70:	bf58      	it	pl
 8006a72:	6963      	ldrpl	r3, [r4, #20]
 8006a74:	60a3      	str	r3, [r4, #8]
 8006a76:	e7f4      	b.n	8006a62 <__swsetup_r+0x92>
 8006a78:	2000      	movs	r0, #0
 8006a7a:	e7f7      	b.n	8006a6c <__swsetup_r+0x9c>
 8006a7c:	2000001c 	.word	0x2000001c

08006a80 <register_fini>:
 8006a80:	4b02      	ldr	r3, [pc, #8]	; (8006a8c <register_fini+0xc>)
 8006a82:	b113      	cbz	r3, 8006a8a <register_fini+0xa>
 8006a84:	4802      	ldr	r0, [pc, #8]	; (8006a90 <register_fini+0x10>)
 8006a86:	f000 b805 	b.w	8006a94 <atexit>
 8006a8a:	4770      	bx	lr
 8006a8c:	00000000 	.word	0x00000000
 8006a90:	08007981 	.word	0x08007981

08006a94 <atexit>:
 8006a94:	2300      	movs	r3, #0
 8006a96:	4601      	mov	r1, r0
 8006a98:	461a      	mov	r2, r3
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f002 ba86 	b.w	8008fac <__register_exitproc>

08006aa0 <quorem>:
 8006aa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa4:	6903      	ldr	r3, [r0, #16]
 8006aa6:	690c      	ldr	r4, [r1, #16]
 8006aa8:	4607      	mov	r7, r0
 8006aaa:	42a3      	cmp	r3, r4
 8006aac:	f2c0 8083 	blt.w	8006bb6 <quorem+0x116>
 8006ab0:	3c01      	subs	r4, #1
 8006ab2:	f100 0514 	add.w	r5, r0, #20
 8006ab6:	f101 0814 	add.w	r8, r1, #20
 8006aba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006abe:	9301      	str	r3, [sp, #4]
 8006ac0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ac4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	429a      	cmp	r2, r3
 8006acc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ad0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ad4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ad8:	d332      	bcc.n	8006b40 <quorem+0xa0>
 8006ada:	f04f 0e00 	mov.w	lr, #0
 8006ade:	4640      	mov	r0, r8
 8006ae0:	46ac      	mov	ip, r5
 8006ae2:	46f2      	mov	sl, lr
 8006ae4:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ae8:	b293      	uxth	r3, r2
 8006aea:	fb06 e303 	mla	r3, r6, r3, lr
 8006aee:	0c12      	lsrs	r2, r2, #16
 8006af0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006af4:	fb06 e202 	mla	r2, r6, r2, lr
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	ebaa 0303 	sub.w	r3, sl, r3
 8006afe:	f8dc a000 	ldr.w	sl, [ip]
 8006b02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b06:	fa1f fa8a 	uxth.w	sl, sl
 8006b0a:	4453      	add	r3, sl
 8006b0c:	fa1f fa82 	uxth.w	sl, r2
 8006b10:	f8dc 2000 	ldr.w	r2, [ip]
 8006b14:	4581      	cmp	r9, r0
 8006b16:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006b1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b24:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b28:	f84c 3b04 	str.w	r3, [ip], #4
 8006b2c:	d2da      	bcs.n	8006ae4 <quorem+0x44>
 8006b2e:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b32:	b92b      	cbnz	r3, 8006b40 <quorem+0xa0>
 8006b34:	9b01      	ldr	r3, [sp, #4]
 8006b36:	3b04      	subs	r3, #4
 8006b38:	429d      	cmp	r5, r3
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	d32f      	bcc.n	8006b9e <quorem+0xfe>
 8006b3e:	613c      	str	r4, [r7, #16]
 8006b40:	4638      	mov	r0, r7
 8006b42:	f001 fb21 	bl	8008188 <__mcmp>
 8006b46:	2800      	cmp	r0, #0
 8006b48:	db25      	blt.n	8006b96 <quorem+0xf6>
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f04f 0c00 	mov.w	ip, #0
 8006b50:	3601      	adds	r6, #1
 8006b52:	f858 1b04 	ldr.w	r1, [r8], #4
 8006b56:	f8d0 e000 	ldr.w	lr, [r0]
 8006b5a:	b28b      	uxth	r3, r1
 8006b5c:	ebac 0303 	sub.w	r3, ip, r3
 8006b60:	fa1f f28e 	uxth.w	r2, lr
 8006b64:	4413      	add	r3, r2
 8006b66:	0c0a      	lsrs	r2, r1, #16
 8006b68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006b6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b76:	45c1      	cmp	r9, r8
 8006b78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b7c:	f840 3b04 	str.w	r3, [r0], #4
 8006b80:	d2e7      	bcs.n	8006b52 <quorem+0xb2>
 8006b82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b8a:	b922      	cbnz	r2, 8006b96 <quorem+0xf6>
 8006b8c:	3b04      	subs	r3, #4
 8006b8e:	429d      	cmp	r5, r3
 8006b90:	461a      	mov	r2, r3
 8006b92:	d30a      	bcc.n	8006baa <quorem+0x10a>
 8006b94:	613c      	str	r4, [r7, #16]
 8006b96:	4630      	mov	r0, r6
 8006b98:	b003      	add	sp, #12
 8006b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b9e:	6812      	ldr	r2, [r2, #0]
 8006ba0:	3b04      	subs	r3, #4
 8006ba2:	2a00      	cmp	r2, #0
 8006ba4:	d1cb      	bne.n	8006b3e <quorem+0x9e>
 8006ba6:	3c01      	subs	r4, #1
 8006ba8:	e7c6      	b.n	8006b38 <quorem+0x98>
 8006baa:	6812      	ldr	r2, [r2, #0]
 8006bac:	3b04      	subs	r3, #4
 8006bae:	2a00      	cmp	r2, #0
 8006bb0:	d1f0      	bne.n	8006b94 <quorem+0xf4>
 8006bb2:	3c01      	subs	r4, #1
 8006bb4:	e7eb      	b.n	8006b8e <quorem+0xee>
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	e7ee      	b.n	8006b98 <quorem+0xf8>
 8006bba:	0000      	movs	r0, r0
 8006bbc:	0000      	movs	r0, r0
	...

08006bc0 <_dtoa_r>:
 8006bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006bc6:	b097      	sub	sp, #92	; 0x5c
 8006bc8:	4681      	mov	r9, r0
 8006bca:	4614      	mov	r4, r2
 8006bcc:	461d      	mov	r5, r3
 8006bce:	4692      	mov	sl, r2
 8006bd0:	469b      	mov	fp, r3
 8006bd2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8006bd4:	b149      	cbz	r1, 8006bea <_dtoa_r+0x2a>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006bda:	4093      	lsls	r3, r2
 8006bdc:	608b      	str	r3, [r1, #8]
 8006bde:	604a      	str	r2, [r1, #4]
 8006be0:	f001 f8cb 	bl	8007d7a <_Bfree>
 8006be4:	2300      	movs	r3, #0
 8006be6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006bea:	1e2b      	subs	r3, r5, #0
 8006bec:	bfad      	iteet	ge
 8006bee:	2300      	movge	r3, #0
 8006bf0:	2201      	movlt	r2, #1
 8006bf2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006bf6:	6033      	strge	r3, [r6, #0]
 8006bf8:	4ba3      	ldr	r3, [pc, #652]	; (8006e88 <_dtoa_r+0x2c8>)
 8006bfa:	bfb8      	it	lt
 8006bfc:	6032      	strlt	r2, [r6, #0]
 8006bfe:	ea33 030b 	bics.w	r3, r3, fp
 8006c02:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c06:	d119      	bne.n	8006c3c <_dtoa_r+0x7c>
 8006c08:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c14:	4323      	orrs	r3, r4
 8006c16:	f000 857b 	beq.w	8007710 <_dtoa_r+0xb50>
 8006c1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006c1c:	b90b      	cbnz	r3, 8006c22 <_dtoa_r+0x62>
 8006c1e:	4b9b      	ldr	r3, [pc, #620]	; (8006e8c <_dtoa_r+0x2cc>)
 8006c20:	e020      	b.n	8006c64 <_dtoa_r+0xa4>
 8006c22:	4b9a      	ldr	r3, [pc, #616]	; (8006e8c <_dtoa_r+0x2cc>)
 8006c24:	9306      	str	r3, [sp, #24]
 8006c26:	3303      	adds	r3, #3
 8006c28:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c2a:	6013      	str	r3, [r2, #0]
 8006c2c:	9806      	ldr	r0, [sp, #24]
 8006c2e:	b017      	add	sp, #92	; 0x5c
 8006c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c34:	4b96      	ldr	r3, [pc, #600]	; (8006e90 <_dtoa_r+0x2d0>)
 8006c36:	9306      	str	r3, [sp, #24]
 8006c38:	3308      	adds	r3, #8
 8006c3a:	e7f5      	b.n	8006c28 <_dtoa_r+0x68>
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2300      	movs	r3, #0
 8006c40:	4650      	mov	r0, sl
 8006c42:	4659      	mov	r1, fp
 8006c44:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8006c48:	f7f9 feae 	bl	80009a8 <__aeabi_dcmpeq>
 8006c4c:	4607      	mov	r7, r0
 8006c4e:	b158      	cbz	r0, 8006c68 <_dtoa_r+0xa8>
 8006c50:	2301      	movs	r3, #1
 8006c52:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f000 8556 	beq.w	800770a <_dtoa_r+0xb4a>
 8006c5e:	488d      	ldr	r0, [pc, #564]	; (8006e94 <_dtoa_r+0x2d4>)
 8006c60:	6018      	str	r0, [r3, #0]
 8006c62:	1e43      	subs	r3, r0, #1
 8006c64:	9306      	str	r3, [sp, #24]
 8006c66:	e7e1      	b.n	8006c2c <_dtoa_r+0x6c>
 8006c68:	ab14      	add	r3, sp, #80	; 0x50
 8006c6a:	9301      	str	r3, [sp, #4]
 8006c6c:	ab15      	add	r3, sp, #84	; 0x54
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	4648      	mov	r0, r9
 8006c72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006c76:	f001 fb33 	bl	80082e0 <__d2b>
 8006c7a:	9b03      	ldr	r3, [sp, #12]
 8006c7c:	4680      	mov	r8, r0
 8006c7e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8006c82:	2e00      	cmp	r6, #0
 8006c84:	d07f      	beq.n	8006d86 <_dtoa_r+0x1c6>
 8006c86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c8c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c94:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006c98:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006c9c:	9713      	str	r7, [sp, #76]	; 0x4c
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	4b7d      	ldr	r3, [pc, #500]	; (8006e98 <_dtoa_r+0x2d8>)
 8006ca2:	f7f9 fa61 	bl	8000168 <__aeabi_dsub>
 8006ca6:	a372      	add	r3, pc, #456	; (adr r3, 8006e70 <_dtoa_r+0x2b0>)
 8006ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cac:	f7f9 fc14 	bl	80004d8 <__aeabi_dmul>
 8006cb0:	a371      	add	r3, pc, #452	; (adr r3, 8006e78 <_dtoa_r+0x2b8>)
 8006cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb6:	f7f9 fa59 	bl	800016c <__adddf3>
 8006cba:	4604      	mov	r4, r0
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	460d      	mov	r5, r1
 8006cc0:	f7f9 fba0 	bl	8000404 <__aeabi_i2d>
 8006cc4:	a36e      	add	r3, pc, #440	; (adr r3, 8006e80 <_dtoa_r+0x2c0>)
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	f7f9 fc05 	bl	80004d8 <__aeabi_dmul>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	f7f9 fa49 	bl	800016c <__adddf3>
 8006cda:	4604      	mov	r4, r0
 8006cdc:	460d      	mov	r5, r1
 8006cde:	f7f9 feab 	bl	8000a38 <__aeabi_d2iz>
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	9003      	str	r0, [sp, #12]
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	4620      	mov	r0, r4
 8006cea:	4629      	mov	r1, r5
 8006cec:	f7f9 fe66 	bl	80009bc <__aeabi_dcmplt>
 8006cf0:	b150      	cbz	r0, 8006d08 <_dtoa_r+0x148>
 8006cf2:	9803      	ldr	r0, [sp, #12]
 8006cf4:	f7f9 fb86 	bl	8000404 <__aeabi_i2d>
 8006cf8:	4622      	mov	r2, r4
 8006cfa:	462b      	mov	r3, r5
 8006cfc:	f7f9 fe54 	bl	80009a8 <__aeabi_dcmpeq>
 8006d00:	b910      	cbnz	r0, 8006d08 <_dtoa_r+0x148>
 8006d02:	9b03      	ldr	r3, [sp, #12]
 8006d04:	3b01      	subs	r3, #1
 8006d06:	9303      	str	r3, [sp, #12]
 8006d08:	9b03      	ldr	r3, [sp, #12]
 8006d0a:	2b16      	cmp	r3, #22
 8006d0c:	d858      	bhi.n	8006dc0 <_dtoa_r+0x200>
 8006d0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d12:	9a03      	ldr	r2, [sp, #12]
 8006d14:	4b61      	ldr	r3, [pc, #388]	; (8006e9c <_dtoa_r+0x2dc>)
 8006d16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1e:	f7f9 fe4d 	bl	80009bc <__aeabi_dcmplt>
 8006d22:	2800      	cmp	r0, #0
 8006d24:	d04e      	beq.n	8006dc4 <_dtoa_r+0x204>
 8006d26:	9b03      	ldr	r3, [sp, #12]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	9303      	str	r3, [sp, #12]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006d32:	1b9e      	subs	r6, r3, r6
 8006d34:	1e73      	subs	r3, r6, #1
 8006d36:	9309      	str	r3, [sp, #36]	; 0x24
 8006d38:	bf49      	itett	mi
 8006d3a:	f1c6 0301 	rsbmi	r3, r6, #1
 8006d3e:	2300      	movpl	r3, #0
 8006d40:	9308      	strmi	r3, [sp, #32]
 8006d42:	2300      	movmi	r3, #0
 8006d44:	bf54      	ite	pl
 8006d46:	9308      	strpl	r3, [sp, #32]
 8006d48:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006d4a:	9b03      	ldr	r3, [sp, #12]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	db3b      	blt.n	8006dc8 <_dtoa_r+0x208>
 8006d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d52:	9a03      	ldr	r2, [sp, #12]
 8006d54:	4413      	add	r3, r2
 8006d56:	9309      	str	r3, [sp, #36]	; 0x24
 8006d58:	2300      	movs	r3, #0
 8006d5a:	920e      	str	r2, [sp, #56]	; 0x38
 8006d5c:	930a      	str	r3, [sp, #40]	; 0x28
 8006d5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d60:	2b09      	cmp	r3, #9
 8006d62:	d86b      	bhi.n	8006e3c <_dtoa_r+0x27c>
 8006d64:	2b05      	cmp	r3, #5
 8006d66:	bfc4      	itt	gt
 8006d68:	3b04      	subgt	r3, #4
 8006d6a:	9320      	strgt	r3, [sp, #128]	; 0x80
 8006d6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d6e:	bfc8      	it	gt
 8006d70:	2400      	movgt	r4, #0
 8006d72:	f1a3 0302 	sub.w	r3, r3, #2
 8006d76:	bfd8      	it	le
 8006d78:	2401      	movle	r4, #1
 8006d7a:	2b03      	cmp	r3, #3
 8006d7c:	d869      	bhi.n	8006e52 <_dtoa_r+0x292>
 8006d7e:	e8df f003 	tbb	[pc, r3]
 8006d82:	392c      	.short	0x392c
 8006d84:	5b37      	.short	0x5b37
 8006d86:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8006d8a:	441e      	add	r6, r3
 8006d8c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006d90:	2b20      	cmp	r3, #32
 8006d92:	dd10      	ble.n	8006db6 <_dtoa_r+0x1f6>
 8006d94:	9a03      	ldr	r2, [sp, #12]
 8006d96:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006d9a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006d9e:	409a      	lsls	r2, r3
 8006da0:	fa24 f000 	lsr.w	r0, r4, r0
 8006da4:	4310      	orrs	r0, r2
 8006da6:	f7f9 fb1d 	bl	80003e4 <__aeabi_ui2d>
 8006daa:	2301      	movs	r3, #1
 8006dac:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006db0:	3e01      	subs	r6, #1
 8006db2:	9313      	str	r3, [sp, #76]	; 0x4c
 8006db4:	e773      	b.n	8006c9e <_dtoa_r+0xde>
 8006db6:	f1c3 0320 	rsb	r3, r3, #32
 8006dba:	fa04 f003 	lsl.w	r0, r4, r3
 8006dbe:	e7f2      	b.n	8006da6 <_dtoa_r+0x1e6>
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e7b4      	b.n	8006d2e <_dtoa_r+0x16e>
 8006dc4:	900f      	str	r0, [sp, #60]	; 0x3c
 8006dc6:	e7b3      	b.n	8006d30 <_dtoa_r+0x170>
 8006dc8:	9b08      	ldr	r3, [sp, #32]
 8006dca:	9a03      	ldr	r2, [sp, #12]
 8006dcc:	1a9b      	subs	r3, r3, r2
 8006dce:	9308      	str	r3, [sp, #32]
 8006dd0:	4253      	negs	r3, r2
 8006dd2:	930a      	str	r3, [sp, #40]	; 0x28
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	930e      	str	r3, [sp, #56]	; 0x38
 8006dd8:	e7c1      	b.n	8006d5e <_dtoa_r+0x19e>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	dc39      	bgt.n	8006e58 <_dtoa_r+0x298>
 8006de4:	2301      	movs	r3, #1
 8006de6:	461a      	mov	r2, r3
 8006de8:	9304      	str	r3, [sp, #16]
 8006dea:	9307      	str	r3, [sp, #28]
 8006dec:	9221      	str	r2, [sp, #132]	; 0x84
 8006dee:	e00c      	b.n	8006e0a <_dtoa_r+0x24a>
 8006df0:	2301      	movs	r3, #1
 8006df2:	e7f3      	b.n	8006ddc <_dtoa_r+0x21c>
 8006df4:	2300      	movs	r3, #0
 8006df6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006df8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dfa:	9b03      	ldr	r3, [sp, #12]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	9304      	str	r3, [sp, #16]
 8006e00:	3301      	adds	r3, #1
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	9307      	str	r3, [sp, #28]
 8006e06:	bfb8      	it	lt
 8006e08:	2301      	movlt	r3, #1
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8006e10:	2204      	movs	r2, #4
 8006e12:	f102 0014 	add.w	r0, r2, #20
 8006e16:	4298      	cmp	r0, r3
 8006e18:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8006e1c:	d920      	bls.n	8006e60 <_dtoa_r+0x2a0>
 8006e1e:	4648      	mov	r0, r9
 8006e20:	f000 ff86 	bl	8007d30 <_Balloc>
 8006e24:	9006      	str	r0, [sp, #24]
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d13e      	bne.n	8006ea8 <_dtoa_r+0x2e8>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006e30:	4b1b      	ldr	r3, [pc, #108]	; (8006ea0 <_dtoa_r+0x2e0>)
 8006e32:	481c      	ldr	r0, [pc, #112]	; (8006ea4 <_dtoa_r+0x2e4>)
 8006e34:	f002 f8fa 	bl	800902c <__assert_func>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e7dc      	b.n	8006df6 <_dtoa_r+0x236>
 8006e3c:	2401      	movs	r4, #1
 8006e3e:	2300      	movs	r3, #0
 8006e40:	940b      	str	r4, [sp, #44]	; 0x2c
 8006e42:	9320      	str	r3, [sp, #128]	; 0x80
 8006e44:	f04f 33ff 	mov.w	r3, #4294967295
 8006e48:	2200      	movs	r2, #0
 8006e4a:	9304      	str	r3, [sp, #16]
 8006e4c:	9307      	str	r3, [sp, #28]
 8006e4e:	2312      	movs	r3, #18
 8006e50:	e7cc      	b.n	8006dec <_dtoa_r+0x22c>
 8006e52:	2301      	movs	r3, #1
 8006e54:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e56:	e7f5      	b.n	8006e44 <_dtoa_r+0x284>
 8006e58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e5a:	9304      	str	r3, [sp, #16]
 8006e5c:	9307      	str	r3, [sp, #28]
 8006e5e:	e7d4      	b.n	8006e0a <_dtoa_r+0x24a>
 8006e60:	3101      	adds	r1, #1
 8006e62:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8006e66:	0052      	lsls	r2, r2, #1
 8006e68:	e7d3      	b.n	8006e12 <_dtoa_r+0x252>
 8006e6a:	bf00      	nop
 8006e6c:	f3af 8000 	nop.w
 8006e70:	636f4361 	.word	0x636f4361
 8006e74:	3fd287a7 	.word	0x3fd287a7
 8006e78:	8b60c8b3 	.word	0x8b60c8b3
 8006e7c:	3fc68a28 	.word	0x3fc68a28
 8006e80:	509f79fb 	.word	0x509f79fb
 8006e84:	3fd34413 	.word	0x3fd34413
 8006e88:	7ff00000 	.word	0x7ff00000
 8006e8c:	0800a17c 	.word	0x0800a17c
 8006e90:	0800a180 	.word	0x0800a180
 8006e94:	0800a13b 	.word	0x0800a13b
 8006e98:	3ff80000 	.word	0x3ff80000
 8006e9c:	0800a288 	.word	0x0800a288
 8006ea0:	0800a189 	.word	0x0800a189
 8006ea4:	0800a19a 	.word	0x0800a19a
 8006ea8:	9b06      	ldr	r3, [sp, #24]
 8006eaa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006eae:	9b07      	ldr	r3, [sp, #28]
 8006eb0:	2b0e      	cmp	r3, #14
 8006eb2:	f200 80a1 	bhi.w	8006ff8 <_dtoa_r+0x438>
 8006eb6:	2c00      	cmp	r4, #0
 8006eb8:	f000 809e 	beq.w	8006ff8 <_dtoa_r+0x438>
 8006ebc:	9b03      	ldr	r3, [sp, #12]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	dd34      	ble.n	8006f2c <_dtoa_r+0x36c>
 8006ec2:	4a96      	ldr	r2, [pc, #600]	; (800711c <_dtoa_r+0x55c>)
 8006ec4:	f003 030f 	and.w	r3, r3, #15
 8006ec8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ecc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006ed0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006ed4:	9b03      	ldr	r3, [sp, #12]
 8006ed6:	05d8      	lsls	r0, r3, #23
 8006ed8:	ea4f 1523 	mov.w	r5, r3, asr #4
 8006edc:	d516      	bpl.n	8006f0c <_dtoa_r+0x34c>
 8006ede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ee2:	4b8f      	ldr	r3, [pc, #572]	; (8007120 <_dtoa_r+0x560>)
 8006ee4:	2603      	movs	r6, #3
 8006ee6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006eea:	f7f9 fc1f 	bl	800072c <__aeabi_ddiv>
 8006eee:	4682      	mov	sl, r0
 8006ef0:	468b      	mov	fp, r1
 8006ef2:	f005 050f 	and.w	r5, r5, #15
 8006ef6:	4c8a      	ldr	r4, [pc, #552]	; (8007120 <_dtoa_r+0x560>)
 8006ef8:	b955      	cbnz	r5, 8006f10 <_dtoa_r+0x350>
 8006efa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006efe:	4650      	mov	r0, sl
 8006f00:	4659      	mov	r1, fp
 8006f02:	f7f9 fc13 	bl	800072c <__aeabi_ddiv>
 8006f06:	4682      	mov	sl, r0
 8006f08:	468b      	mov	fp, r1
 8006f0a:	e028      	b.n	8006f5e <_dtoa_r+0x39e>
 8006f0c:	2602      	movs	r6, #2
 8006f0e:	e7f2      	b.n	8006ef6 <_dtoa_r+0x336>
 8006f10:	07e9      	lsls	r1, r5, #31
 8006f12:	d508      	bpl.n	8006f26 <_dtoa_r+0x366>
 8006f14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f18:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006f1c:	f7f9 fadc 	bl	80004d8 <__aeabi_dmul>
 8006f20:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006f24:	3601      	adds	r6, #1
 8006f26:	106d      	asrs	r5, r5, #1
 8006f28:	3408      	adds	r4, #8
 8006f2a:	e7e5      	b.n	8006ef8 <_dtoa_r+0x338>
 8006f2c:	f000 809f 	beq.w	800706e <_dtoa_r+0x4ae>
 8006f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f34:	9b03      	ldr	r3, [sp, #12]
 8006f36:	2602      	movs	r6, #2
 8006f38:	425c      	negs	r4, r3
 8006f3a:	4b78      	ldr	r3, [pc, #480]	; (800711c <_dtoa_r+0x55c>)
 8006f3c:	f004 020f 	and.w	r2, r4, #15
 8006f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f48:	f7f9 fac6 	bl	80004d8 <__aeabi_dmul>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4682      	mov	sl, r0
 8006f50:	468b      	mov	fp, r1
 8006f52:	4d73      	ldr	r5, [pc, #460]	; (8007120 <_dtoa_r+0x560>)
 8006f54:	1124      	asrs	r4, r4, #4
 8006f56:	2c00      	cmp	r4, #0
 8006f58:	d17e      	bne.n	8007058 <_dtoa_r+0x498>
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1d3      	bne.n	8006f06 <_dtoa_r+0x346>
 8006f5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f000 8086 	beq.w	8007072 <_dtoa_r+0x4b2>
 8006f66:	2200      	movs	r2, #0
 8006f68:	4650      	mov	r0, sl
 8006f6a:	4659      	mov	r1, fp
 8006f6c:	4b6d      	ldr	r3, [pc, #436]	; (8007124 <_dtoa_r+0x564>)
 8006f6e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8006f72:	f7f9 fd23 	bl	80009bc <__aeabi_dcmplt>
 8006f76:	2800      	cmp	r0, #0
 8006f78:	d07b      	beq.n	8007072 <_dtoa_r+0x4b2>
 8006f7a:	9b07      	ldr	r3, [sp, #28]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d078      	beq.n	8007072 <_dtoa_r+0x4b2>
 8006f80:	9b04      	ldr	r3, [sp, #16]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	dd36      	ble.n	8006ff4 <_dtoa_r+0x434>
 8006f86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	1e5d      	subs	r5, r3, #1
 8006f90:	4b65      	ldr	r3, [pc, #404]	; (8007128 <_dtoa_r+0x568>)
 8006f92:	f7f9 faa1 	bl	80004d8 <__aeabi_dmul>
 8006f96:	4682      	mov	sl, r0
 8006f98:	468b      	mov	fp, r1
 8006f9a:	9c04      	ldr	r4, [sp, #16]
 8006f9c:	3601      	adds	r6, #1
 8006f9e:	4630      	mov	r0, r6
 8006fa0:	f7f9 fa30 	bl	8000404 <__aeabi_i2d>
 8006fa4:	4652      	mov	r2, sl
 8006fa6:	465b      	mov	r3, fp
 8006fa8:	f7f9 fa96 	bl	80004d8 <__aeabi_dmul>
 8006fac:	2200      	movs	r2, #0
 8006fae:	4b5f      	ldr	r3, [pc, #380]	; (800712c <_dtoa_r+0x56c>)
 8006fb0:	f7f9 f8dc 	bl	800016c <__adddf3>
 8006fb4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006fb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006fbc:	9611      	str	r6, [sp, #68]	; 0x44
 8006fbe:	2c00      	cmp	r4, #0
 8006fc0:	d15a      	bne.n	8007078 <_dtoa_r+0x4b8>
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	4650      	mov	r0, sl
 8006fc6:	4659      	mov	r1, fp
 8006fc8:	4b59      	ldr	r3, [pc, #356]	; (8007130 <_dtoa_r+0x570>)
 8006fca:	f7f9 f8cd 	bl	8000168 <__aeabi_dsub>
 8006fce:	4633      	mov	r3, r6
 8006fd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006fd2:	4682      	mov	sl, r0
 8006fd4:	468b      	mov	fp, r1
 8006fd6:	f7f9 fd0f 	bl	80009f8 <__aeabi_dcmpgt>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	f040 828b 	bne.w	80074f6 <_dtoa_r+0x936>
 8006fe0:	4650      	mov	r0, sl
 8006fe2:	4659      	mov	r1, fp
 8006fe4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006fe6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006fea:	f7f9 fce7 	bl	80009bc <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f040 827f 	bne.w	80074f2 <_dtoa_r+0x932>
 8006ff4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8006ff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f2c0 814d 	blt.w	800729a <_dtoa_r+0x6da>
 8007000:	9a03      	ldr	r2, [sp, #12]
 8007002:	2a0e      	cmp	r2, #14
 8007004:	f300 8149 	bgt.w	800729a <_dtoa_r+0x6da>
 8007008:	4b44      	ldr	r3, [pc, #272]	; (800711c <_dtoa_r+0x55c>)
 800700a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800700e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007012:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007018:	2b00      	cmp	r3, #0
 800701a:	f280 80d6 	bge.w	80071ca <_dtoa_r+0x60a>
 800701e:	9b07      	ldr	r3, [sp, #28]
 8007020:	2b00      	cmp	r3, #0
 8007022:	f300 80d2 	bgt.w	80071ca <_dtoa_r+0x60a>
 8007026:	f040 8263 	bne.w	80074f0 <_dtoa_r+0x930>
 800702a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800702e:	2200      	movs	r2, #0
 8007030:	4b3f      	ldr	r3, [pc, #252]	; (8007130 <_dtoa_r+0x570>)
 8007032:	f7f9 fa51 	bl	80004d8 <__aeabi_dmul>
 8007036:	4652      	mov	r2, sl
 8007038:	465b      	mov	r3, fp
 800703a:	f7f9 fcd3 	bl	80009e4 <__aeabi_dcmpge>
 800703e:	9c07      	ldr	r4, [sp, #28]
 8007040:	4625      	mov	r5, r4
 8007042:	2800      	cmp	r0, #0
 8007044:	f040 823c 	bne.w	80074c0 <_dtoa_r+0x900>
 8007048:	2331      	movs	r3, #49	; 0x31
 800704a:	9e06      	ldr	r6, [sp, #24]
 800704c:	f806 3b01 	strb.w	r3, [r6], #1
 8007050:	9b03      	ldr	r3, [sp, #12]
 8007052:	3301      	adds	r3, #1
 8007054:	9303      	str	r3, [sp, #12]
 8007056:	e237      	b.n	80074c8 <_dtoa_r+0x908>
 8007058:	07e2      	lsls	r2, r4, #31
 800705a:	d505      	bpl.n	8007068 <_dtoa_r+0x4a8>
 800705c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007060:	f7f9 fa3a 	bl	80004d8 <__aeabi_dmul>
 8007064:	2301      	movs	r3, #1
 8007066:	3601      	adds	r6, #1
 8007068:	1064      	asrs	r4, r4, #1
 800706a:	3508      	adds	r5, #8
 800706c:	e773      	b.n	8006f56 <_dtoa_r+0x396>
 800706e:	2602      	movs	r6, #2
 8007070:	e775      	b.n	8006f5e <_dtoa_r+0x39e>
 8007072:	9d03      	ldr	r5, [sp, #12]
 8007074:	9c07      	ldr	r4, [sp, #28]
 8007076:	e792      	b.n	8006f9e <_dtoa_r+0x3de>
 8007078:	9906      	ldr	r1, [sp, #24]
 800707a:	4b28      	ldr	r3, [pc, #160]	; (800711c <_dtoa_r+0x55c>)
 800707c:	4421      	add	r1, r4
 800707e:	9112      	str	r1, [sp, #72]	; 0x48
 8007080:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007082:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007086:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800708a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800708e:	2900      	cmp	r1, #0
 8007090:	d052      	beq.n	8007138 <_dtoa_r+0x578>
 8007092:	2000      	movs	r0, #0
 8007094:	4927      	ldr	r1, [pc, #156]	; (8007134 <_dtoa_r+0x574>)
 8007096:	f7f9 fb49 	bl	800072c <__aeabi_ddiv>
 800709a:	4632      	mov	r2, r6
 800709c:	463b      	mov	r3, r7
 800709e:	f7f9 f863 	bl	8000168 <__aeabi_dsub>
 80070a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070a6:	9e06      	ldr	r6, [sp, #24]
 80070a8:	4659      	mov	r1, fp
 80070aa:	4650      	mov	r0, sl
 80070ac:	f7f9 fcc4 	bl	8000a38 <__aeabi_d2iz>
 80070b0:	4604      	mov	r4, r0
 80070b2:	f7f9 f9a7 	bl	8000404 <__aeabi_i2d>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	4650      	mov	r0, sl
 80070bc:	4659      	mov	r1, fp
 80070be:	f7f9 f853 	bl	8000168 <__aeabi_dsub>
 80070c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070c6:	3430      	adds	r4, #48	; 0x30
 80070c8:	f806 4b01 	strb.w	r4, [r6], #1
 80070cc:	4682      	mov	sl, r0
 80070ce:	468b      	mov	fp, r1
 80070d0:	f7f9 fc74 	bl	80009bc <__aeabi_dcmplt>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d170      	bne.n	80071ba <_dtoa_r+0x5fa>
 80070d8:	4652      	mov	r2, sl
 80070da:	465b      	mov	r3, fp
 80070dc:	2000      	movs	r0, #0
 80070de:	4911      	ldr	r1, [pc, #68]	; (8007124 <_dtoa_r+0x564>)
 80070e0:	f7f9 f842 	bl	8000168 <__aeabi_dsub>
 80070e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070e8:	f7f9 fc68 	bl	80009bc <__aeabi_dcmplt>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f040 80b6 	bne.w	800725e <_dtoa_r+0x69e>
 80070f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070f4:	429e      	cmp	r6, r3
 80070f6:	f43f af7d 	beq.w	8006ff4 <_dtoa_r+0x434>
 80070fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070fe:	2200      	movs	r2, #0
 8007100:	4b09      	ldr	r3, [pc, #36]	; (8007128 <_dtoa_r+0x568>)
 8007102:	f7f9 f9e9 	bl	80004d8 <__aeabi_dmul>
 8007106:	2200      	movs	r2, #0
 8007108:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800710c:	4b06      	ldr	r3, [pc, #24]	; (8007128 <_dtoa_r+0x568>)
 800710e:	4650      	mov	r0, sl
 8007110:	4659      	mov	r1, fp
 8007112:	f7f9 f9e1 	bl	80004d8 <__aeabi_dmul>
 8007116:	4682      	mov	sl, r0
 8007118:	468b      	mov	fp, r1
 800711a:	e7c5      	b.n	80070a8 <_dtoa_r+0x4e8>
 800711c:	0800a288 	.word	0x0800a288
 8007120:	0800a260 	.word	0x0800a260
 8007124:	3ff00000 	.word	0x3ff00000
 8007128:	40240000 	.word	0x40240000
 800712c:	401c0000 	.word	0x401c0000
 8007130:	40140000 	.word	0x40140000
 8007134:	3fe00000 	.word	0x3fe00000
 8007138:	4630      	mov	r0, r6
 800713a:	4639      	mov	r1, r7
 800713c:	f7f9 f9cc 	bl	80004d8 <__aeabi_dmul>
 8007140:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007144:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8007146:	9e06      	ldr	r6, [sp, #24]
 8007148:	4659      	mov	r1, fp
 800714a:	4650      	mov	r0, sl
 800714c:	f7f9 fc74 	bl	8000a38 <__aeabi_d2iz>
 8007150:	4604      	mov	r4, r0
 8007152:	f7f9 f957 	bl	8000404 <__aeabi_i2d>
 8007156:	4602      	mov	r2, r0
 8007158:	460b      	mov	r3, r1
 800715a:	4650      	mov	r0, sl
 800715c:	4659      	mov	r1, fp
 800715e:	f7f9 f803 	bl	8000168 <__aeabi_dsub>
 8007162:	3430      	adds	r4, #48	; 0x30
 8007164:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007166:	f806 4b01 	strb.w	r4, [r6], #1
 800716a:	429e      	cmp	r6, r3
 800716c:	4682      	mov	sl, r0
 800716e:	468b      	mov	fp, r1
 8007170:	f04f 0200 	mov.w	r2, #0
 8007174:	d123      	bne.n	80071be <_dtoa_r+0x5fe>
 8007176:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800717a:	4bb2      	ldr	r3, [pc, #712]	; (8007444 <_dtoa_r+0x884>)
 800717c:	f7f8 fff6 	bl	800016c <__adddf3>
 8007180:	4602      	mov	r2, r0
 8007182:	460b      	mov	r3, r1
 8007184:	4650      	mov	r0, sl
 8007186:	4659      	mov	r1, fp
 8007188:	f7f9 fc36 	bl	80009f8 <__aeabi_dcmpgt>
 800718c:	2800      	cmp	r0, #0
 800718e:	d166      	bne.n	800725e <_dtoa_r+0x69e>
 8007190:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007194:	2000      	movs	r0, #0
 8007196:	49ab      	ldr	r1, [pc, #684]	; (8007444 <_dtoa_r+0x884>)
 8007198:	f7f8 ffe6 	bl	8000168 <__aeabi_dsub>
 800719c:	4602      	mov	r2, r0
 800719e:	460b      	mov	r3, r1
 80071a0:	4650      	mov	r0, sl
 80071a2:	4659      	mov	r1, fp
 80071a4:	f7f9 fc0a 	bl	80009bc <__aeabi_dcmplt>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	f43f af23 	beq.w	8006ff4 <_dtoa_r+0x434>
 80071ae:	463e      	mov	r6, r7
 80071b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071b4:	3f01      	subs	r7, #1
 80071b6:	2b30      	cmp	r3, #48	; 0x30
 80071b8:	d0f9      	beq.n	80071ae <_dtoa_r+0x5ee>
 80071ba:	9503      	str	r5, [sp, #12]
 80071bc:	e03e      	b.n	800723c <_dtoa_r+0x67c>
 80071be:	4ba2      	ldr	r3, [pc, #648]	; (8007448 <_dtoa_r+0x888>)
 80071c0:	f7f9 f98a 	bl	80004d8 <__aeabi_dmul>
 80071c4:	4682      	mov	sl, r0
 80071c6:	468b      	mov	fp, r1
 80071c8:	e7be      	b.n	8007148 <_dtoa_r+0x588>
 80071ca:	4654      	mov	r4, sl
 80071cc:	f04f 0a00 	mov.w	sl, #0
 80071d0:	465d      	mov	r5, fp
 80071d2:	9e06      	ldr	r6, [sp, #24]
 80071d4:	f8df b270 	ldr.w	fp, [pc, #624]	; 8007448 <_dtoa_r+0x888>
 80071d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071dc:	4620      	mov	r0, r4
 80071de:	4629      	mov	r1, r5
 80071e0:	f7f9 faa4 	bl	800072c <__aeabi_ddiv>
 80071e4:	f7f9 fc28 	bl	8000a38 <__aeabi_d2iz>
 80071e8:	4607      	mov	r7, r0
 80071ea:	f7f9 f90b 	bl	8000404 <__aeabi_i2d>
 80071ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071f2:	f7f9 f971 	bl	80004d8 <__aeabi_dmul>
 80071f6:	4602      	mov	r2, r0
 80071f8:	460b      	mov	r3, r1
 80071fa:	4620      	mov	r0, r4
 80071fc:	4629      	mov	r1, r5
 80071fe:	f7f8 ffb3 	bl	8000168 <__aeabi_dsub>
 8007202:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8007206:	f806 4b01 	strb.w	r4, [r6], #1
 800720a:	9c06      	ldr	r4, [sp, #24]
 800720c:	9d07      	ldr	r5, [sp, #28]
 800720e:	1b34      	subs	r4, r6, r4
 8007210:	42a5      	cmp	r5, r4
 8007212:	4602      	mov	r2, r0
 8007214:	460b      	mov	r3, r1
 8007216:	d133      	bne.n	8007280 <_dtoa_r+0x6c0>
 8007218:	f7f8 ffa8 	bl	800016c <__adddf3>
 800721c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007220:	4604      	mov	r4, r0
 8007222:	460d      	mov	r5, r1
 8007224:	f7f9 fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 8007228:	b9c0      	cbnz	r0, 800725c <_dtoa_r+0x69c>
 800722a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800722e:	4620      	mov	r0, r4
 8007230:	4629      	mov	r1, r5
 8007232:	f7f9 fbb9 	bl	80009a8 <__aeabi_dcmpeq>
 8007236:	b108      	cbz	r0, 800723c <_dtoa_r+0x67c>
 8007238:	07fb      	lsls	r3, r7, #31
 800723a:	d40f      	bmi.n	800725c <_dtoa_r+0x69c>
 800723c:	4648      	mov	r0, r9
 800723e:	4641      	mov	r1, r8
 8007240:	f000 fd9b 	bl	8007d7a <_Bfree>
 8007244:	2300      	movs	r3, #0
 8007246:	9803      	ldr	r0, [sp, #12]
 8007248:	7033      	strb	r3, [r6, #0]
 800724a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800724c:	3001      	adds	r0, #1
 800724e:	6018      	str	r0, [r3, #0]
 8007250:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007252:	2b00      	cmp	r3, #0
 8007254:	f43f acea 	beq.w	8006c2c <_dtoa_r+0x6c>
 8007258:	601e      	str	r6, [r3, #0]
 800725a:	e4e7      	b.n	8006c2c <_dtoa_r+0x6c>
 800725c:	9d03      	ldr	r5, [sp, #12]
 800725e:	4633      	mov	r3, r6
 8007260:	461e      	mov	r6, r3
 8007262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007266:	2a39      	cmp	r2, #57	; 0x39
 8007268:	d106      	bne.n	8007278 <_dtoa_r+0x6b8>
 800726a:	9a06      	ldr	r2, [sp, #24]
 800726c:	429a      	cmp	r2, r3
 800726e:	d1f7      	bne.n	8007260 <_dtoa_r+0x6a0>
 8007270:	2230      	movs	r2, #48	; 0x30
 8007272:	9906      	ldr	r1, [sp, #24]
 8007274:	3501      	adds	r5, #1
 8007276:	700a      	strb	r2, [r1, #0]
 8007278:	781a      	ldrb	r2, [r3, #0]
 800727a:	3201      	adds	r2, #1
 800727c:	701a      	strb	r2, [r3, #0]
 800727e:	e79c      	b.n	80071ba <_dtoa_r+0x5fa>
 8007280:	4652      	mov	r2, sl
 8007282:	465b      	mov	r3, fp
 8007284:	f7f9 f928 	bl	80004d8 <__aeabi_dmul>
 8007288:	2200      	movs	r2, #0
 800728a:	2300      	movs	r3, #0
 800728c:	4604      	mov	r4, r0
 800728e:	460d      	mov	r5, r1
 8007290:	f7f9 fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8007294:	2800      	cmp	r0, #0
 8007296:	d09f      	beq.n	80071d8 <_dtoa_r+0x618>
 8007298:	e7d0      	b.n	800723c <_dtoa_r+0x67c>
 800729a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800729c:	2a00      	cmp	r2, #0
 800729e:	f000 80cb 	beq.w	8007438 <_dtoa_r+0x878>
 80072a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80072a4:	2a01      	cmp	r2, #1
 80072a6:	f300 80ae 	bgt.w	8007406 <_dtoa_r+0x846>
 80072aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80072ac:	2a00      	cmp	r2, #0
 80072ae:	f000 80a6 	beq.w	80073fe <_dtoa_r+0x83e>
 80072b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80072b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80072b8:	9e08      	ldr	r6, [sp, #32]
 80072ba:	9a08      	ldr	r2, [sp, #32]
 80072bc:	2101      	movs	r1, #1
 80072be:	441a      	add	r2, r3
 80072c0:	9208      	str	r2, [sp, #32]
 80072c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072c4:	4648      	mov	r0, r9
 80072c6:	441a      	add	r2, r3
 80072c8:	9209      	str	r2, [sp, #36]	; 0x24
 80072ca:	f000 fdf7 	bl	8007ebc <__i2b>
 80072ce:	4605      	mov	r5, r0
 80072d0:	2e00      	cmp	r6, #0
 80072d2:	dd0c      	ble.n	80072ee <_dtoa_r+0x72e>
 80072d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	dd09      	ble.n	80072ee <_dtoa_r+0x72e>
 80072da:	42b3      	cmp	r3, r6
 80072dc:	bfa8      	it	ge
 80072de:	4633      	movge	r3, r6
 80072e0:	9a08      	ldr	r2, [sp, #32]
 80072e2:	1af6      	subs	r6, r6, r3
 80072e4:	1ad2      	subs	r2, r2, r3
 80072e6:	9208      	str	r2, [sp, #32]
 80072e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	9309      	str	r3, [sp, #36]	; 0x24
 80072ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f0:	b1f3      	cbz	r3, 8007330 <_dtoa_r+0x770>
 80072f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 80a3 	beq.w	8007440 <_dtoa_r+0x880>
 80072fa:	2c00      	cmp	r4, #0
 80072fc:	dd10      	ble.n	8007320 <_dtoa_r+0x760>
 80072fe:	4629      	mov	r1, r5
 8007300:	4622      	mov	r2, r4
 8007302:	4648      	mov	r0, r9
 8007304:	f000 fe94 	bl	8008030 <__pow5mult>
 8007308:	4642      	mov	r2, r8
 800730a:	4601      	mov	r1, r0
 800730c:	4605      	mov	r5, r0
 800730e:	4648      	mov	r0, r9
 8007310:	f000 fdea 	bl	8007ee8 <__multiply>
 8007314:	4607      	mov	r7, r0
 8007316:	4641      	mov	r1, r8
 8007318:	4648      	mov	r0, r9
 800731a:	f000 fd2e 	bl	8007d7a <_Bfree>
 800731e:	46b8      	mov	r8, r7
 8007320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007322:	1b1a      	subs	r2, r3, r4
 8007324:	d004      	beq.n	8007330 <_dtoa_r+0x770>
 8007326:	4641      	mov	r1, r8
 8007328:	4648      	mov	r0, r9
 800732a:	f000 fe81 	bl	8008030 <__pow5mult>
 800732e:	4680      	mov	r8, r0
 8007330:	2101      	movs	r1, #1
 8007332:	4648      	mov	r0, r9
 8007334:	f000 fdc2 	bl	8007ebc <__i2b>
 8007338:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800733a:	4604      	mov	r4, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	f340 8085 	ble.w	800744c <_dtoa_r+0x88c>
 8007342:	461a      	mov	r2, r3
 8007344:	4601      	mov	r1, r0
 8007346:	4648      	mov	r0, r9
 8007348:	f000 fe72 	bl	8008030 <__pow5mult>
 800734c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800734e:	4604      	mov	r4, r0
 8007350:	2b01      	cmp	r3, #1
 8007352:	dd7e      	ble.n	8007452 <_dtoa_r+0x892>
 8007354:	2700      	movs	r7, #0
 8007356:	6923      	ldr	r3, [r4, #16]
 8007358:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800735c:	6918      	ldr	r0, [r3, #16]
 800735e:	f000 fd5f 	bl	8007e20 <__hi0bits>
 8007362:	f1c0 0020 	rsb	r0, r0, #32
 8007366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007368:	4418      	add	r0, r3
 800736a:	f010 001f 	ands.w	r0, r0, #31
 800736e:	f000 808e 	beq.w	800748e <_dtoa_r+0x8ce>
 8007372:	f1c0 0320 	rsb	r3, r0, #32
 8007376:	2b04      	cmp	r3, #4
 8007378:	f340 8087 	ble.w	800748a <_dtoa_r+0x8ca>
 800737c:	f1c0 001c 	rsb	r0, r0, #28
 8007380:	9b08      	ldr	r3, [sp, #32]
 8007382:	4406      	add	r6, r0
 8007384:	4403      	add	r3, r0
 8007386:	9308      	str	r3, [sp, #32]
 8007388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800738a:	4403      	add	r3, r0
 800738c:	9309      	str	r3, [sp, #36]	; 0x24
 800738e:	9b08      	ldr	r3, [sp, #32]
 8007390:	2b00      	cmp	r3, #0
 8007392:	dd05      	ble.n	80073a0 <_dtoa_r+0x7e0>
 8007394:	4641      	mov	r1, r8
 8007396:	461a      	mov	r2, r3
 8007398:	4648      	mov	r0, r9
 800739a:	f000 fe89 	bl	80080b0 <__lshift>
 800739e:	4680      	mov	r8, r0
 80073a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	dd05      	ble.n	80073b2 <_dtoa_r+0x7f2>
 80073a6:	4621      	mov	r1, r4
 80073a8:	461a      	mov	r2, r3
 80073aa:	4648      	mov	r0, r9
 80073ac:	f000 fe80 	bl	80080b0 <__lshift>
 80073b0:	4604      	mov	r4, r0
 80073b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d06c      	beq.n	8007492 <_dtoa_r+0x8d2>
 80073b8:	4621      	mov	r1, r4
 80073ba:	4640      	mov	r0, r8
 80073bc:	f000 fee4 	bl	8008188 <__mcmp>
 80073c0:	2800      	cmp	r0, #0
 80073c2:	da66      	bge.n	8007492 <_dtoa_r+0x8d2>
 80073c4:	9b03      	ldr	r3, [sp, #12]
 80073c6:	4641      	mov	r1, r8
 80073c8:	3b01      	subs	r3, #1
 80073ca:	9303      	str	r3, [sp, #12]
 80073cc:	220a      	movs	r2, #10
 80073ce:	2300      	movs	r3, #0
 80073d0:	4648      	mov	r0, r9
 80073d2:	f000 fcdb 	bl	8007d8c <__multadd>
 80073d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073d8:	4680      	mov	r8, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	f000 819f 	beq.w	800771e <_dtoa_r+0xb5e>
 80073e0:	2300      	movs	r3, #0
 80073e2:	4629      	mov	r1, r5
 80073e4:	220a      	movs	r2, #10
 80073e6:	4648      	mov	r0, r9
 80073e8:	f000 fcd0 	bl	8007d8c <__multadd>
 80073ec:	9b04      	ldr	r3, [sp, #16]
 80073ee:	4605      	mov	r5, r0
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f300 8089 	bgt.w	8007508 <_dtoa_r+0x948>
 80073f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	dc52      	bgt.n	80074a2 <_dtoa_r+0x8e2>
 80073fc:	e084      	b.n	8007508 <_dtoa_r+0x948>
 80073fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007400:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007404:	e757      	b.n	80072b6 <_dtoa_r+0x6f6>
 8007406:	9b07      	ldr	r3, [sp, #28]
 8007408:	1e5c      	subs	r4, r3, #1
 800740a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740c:	42a3      	cmp	r3, r4
 800740e:	bfb7      	itett	lt
 8007410:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007412:	1b1c      	subge	r4, r3, r4
 8007414:	1ae2      	sublt	r2, r4, r3
 8007416:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007418:	bfbe      	ittt	lt
 800741a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800741c:	189b      	addlt	r3, r3, r2
 800741e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007420:	9b07      	ldr	r3, [sp, #28]
 8007422:	bfb8      	it	lt
 8007424:	2400      	movlt	r4, #0
 8007426:	2b00      	cmp	r3, #0
 8007428:	bfb7      	itett	lt
 800742a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800742e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8007432:	1a9e      	sublt	r6, r3, r2
 8007434:	2300      	movlt	r3, #0
 8007436:	e740      	b.n	80072ba <_dtoa_r+0x6fa>
 8007438:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800743a:	9e08      	ldr	r6, [sp, #32]
 800743c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800743e:	e747      	b.n	80072d0 <_dtoa_r+0x710>
 8007440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007442:	e770      	b.n	8007326 <_dtoa_r+0x766>
 8007444:	3fe00000 	.word	0x3fe00000
 8007448:	40240000 	.word	0x40240000
 800744c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800744e:	2b01      	cmp	r3, #1
 8007450:	dc17      	bgt.n	8007482 <_dtoa_r+0x8c2>
 8007452:	f1ba 0f00 	cmp.w	sl, #0
 8007456:	d114      	bne.n	8007482 <_dtoa_r+0x8c2>
 8007458:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800745c:	b99b      	cbnz	r3, 8007486 <_dtoa_r+0x8c6>
 800745e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8007462:	0d3f      	lsrs	r7, r7, #20
 8007464:	053f      	lsls	r7, r7, #20
 8007466:	b137      	cbz	r7, 8007476 <_dtoa_r+0x8b6>
 8007468:	2701      	movs	r7, #1
 800746a:	9b08      	ldr	r3, [sp, #32]
 800746c:	3301      	adds	r3, #1
 800746e:	9308      	str	r3, [sp, #32]
 8007470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007472:	3301      	adds	r3, #1
 8007474:	9309      	str	r3, [sp, #36]	; 0x24
 8007476:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007478:	2b00      	cmp	r3, #0
 800747a:	f47f af6c 	bne.w	8007356 <_dtoa_r+0x796>
 800747e:	2001      	movs	r0, #1
 8007480:	e771      	b.n	8007366 <_dtoa_r+0x7a6>
 8007482:	2700      	movs	r7, #0
 8007484:	e7f7      	b.n	8007476 <_dtoa_r+0x8b6>
 8007486:	4657      	mov	r7, sl
 8007488:	e7f5      	b.n	8007476 <_dtoa_r+0x8b6>
 800748a:	d080      	beq.n	800738e <_dtoa_r+0x7ce>
 800748c:	4618      	mov	r0, r3
 800748e:	301c      	adds	r0, #28
 8007490:	e776      	b.n	8007380 <_dtoa_r+0x7c0>
 8007492:	9b07      	ldr	r3, [sp, #28]
 8007494:	2b00      	cmp	r3, #0
 8007496:	dc31      	bgt.n	80074fc <_dtoa_r+0x93c>
 8007498:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800749a:	2b02      	cmp	r3, #2
 800749c:	dd2e      	ble.n	80074fc <_dtoa_r+0x93c>
 800749e:	9b07      	ldr	r3, [sp, #28]
 80074a0:	9304      	str	r3, [sp, #16]
 80074a2:	9b04      	ldr	r3, [sp, #16]
 80074a4:	b963      	cbnz	r3, 80074c0 <_dtoa_r+0x900>
 80074a6:	4621      	mov	r1, r4
 80074a8:	2205      	movs	r2, #5
 80074aa:	4648      	mov	r0, r9
 80074ac:	f000 fc6e 	bl	8007d8c <__multadd>
 80074b0:	4601      	mov	r1, r0
 80074b2:	4604      	mov	r4, r0
 80074b4:	4640      	mov	r0, r8
 80074b6:	f000 fe67 	bl	8008188 <__mcmp>
 80074ba:	2800      	cmp	r0, #0
 80074bc:	f73f adc4 	bgt.w	8007048 <_dtoa_r+0x488>
 80074c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074c2:	9e06      	ldr	r6, [sp, #24]
 80074c4:	43db      	mvns	r3, r3
 80074c6:	9303      	str	r3, [sp, #12]
 80074c8:	2700      	movs	r7, #0
 80074ca:	4621      	mov	r1, r4
 80074cc:	4648      	mov	r0, r9
 80074ce:	f000 fc54 	bl	8007d7a <_Bfree>
 80074d2:	2d00      	cmp	r5, #0
 80074d4:	f43f aeb2 	beq.w	800723c <_dtoa_r+0x67c>
 80074d8:	b12f      	cbz	r7, 80074e6 <_dtoa_r+0x926>
 80074da:	42af      	cmp	r7, r5
 80074dc:	d003      	beq.n	80074e6 <_dtoa_r+0x926>
 80074de:	4639      	mov	r1, r7
 80074e0:	4648      	mov	r0, r9
 80074e2:	f000 fc4a 	bl	8007d7a <_Bfree>
 80074e6:	4629      	mov	r1, r5
 80074e8:	4648      	mov	r0, r9
 80074ea:	f000 fc46 	bl	8007d7a <_Bfree>
 80074ee:	e6a5      	b.n	800723c <_dtoa_r+0x67c>
 80074f0:	2400      	movs	r4, #0
 80074f2:	4625      	mov	r5, r4
 80074f4:	e7e4      	b.n	80074c0 <_dtoa_r+0x900>
 80074f6:	9503      	str	r5, [sp, #12]
 80074f8:	4625      	mov	r5, r4
 80074fa:	e5a5      	b.n	8007048 <_dtoa_r+0x488>
 80074fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f000 80c4 	beq.w	800768c <_dtoa_r+0xacc>
 8007504:	9b07      	ldr	r3, [sp, #28]
 8007506:	9304      	str	r3, [sp, #16]
 8007508:	2e00      	cmp	r6, #0
 800750a:	dd05      	ble.n	8007518 <_dtoa_r+0x958>
 800750c:	4629      	mov	r1, r5
 800750e:	4632      	mov	r2, r6
 8007510:	4648      	mov	r0, r9
 8007512:	f000 fdcd 	bl	80080b0 <__lshift>
 8007516:	4605      	mov	r5, r0
 8007518:	2f00      	cmp	r7, #0
 800751a:	d058      	beq.n	80075ce <_dtoa_r+0xa0e>
 800751c:	4648      	mov	r0, r9
 800751e:	6869      	ldr	r1, [r5, #4]
 8007520:	f000 fc06 	bl	8007d30 <_Balloc>
 8007524:	4606      	mov	r6, r0
 8007526:	b920      	cbnz	r0, 8007532 <_dtoa_r+0x972>
 8007528:	4602      	mov	r2, r0
 800752a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800752e:	4b80      	ldr	r3, [pc, #512]	; (8007730 <_dtoa_r+0xb70>)
 8007530:	e47f      	b.n	8006e32 <_dtoa_r+0x272>
 8007532:	692a      	ldr	r2, [r5, #16]
 8007534:	f105 010c 	add.w	r1, r5, #12
 8007538:	3202      	adds	r2, #2
 800753a:	0092      	lsls	r2, r2, #2
 800753c:	300c      	adds	r0, #12
 800753e:	f000 fbe9 	bl	8007d14 <memcpy>
 8007542:	2201      	movs	r2, #1
 8007544:	4631      	mov	r1, r6
 8007546:	4648      	mov	r0, r9
 8007548:	f000 fdb2 	bl	80080b0 <__lshift>
 800754c:	462f      	mov	r7, r5
 800754e:	4605      	mov	r5, r0
 8007550:	9b06      	ldr	r3, [sp, #24]
 8007552:	9a06      	ldr	r2, [sp, #24]
 8007554:	3301      	adds	r3, #1
 8007556:	9307      	str	r3, [sp, #28]
 8007558:	9b04      	ldr	r3, [sp, #16]
 800755a:	4413      	add	r3, r2
 800755c:	930a      	str	r3, [sp, #40]	; 0x28
 800755e:	f00a 0301 	and.w	r3, sl, #1
 8007562:	9309      	str	r3, [sp, #36]	; 0x24
 8007564:	9b07      	ldr	r3, [sp, #28]
 8007566:	4621      	mov	r1, r4
 8007568:	4640      	mov	r0, r8
 800756a:	f103 3bff 	add.w	fp, r3, #4294967295
 800756e:	f7ff fa97 	bl	8006aa0 <quorem>
 8007572:	4639      	mov	r1, r7
 8007574:	9004      	str	r0, [sp, #16]
 8007576:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800757a:	4640      	mov	r0, r8
 800757c:	f000 fe04 	bl	8008188 <__mcmp>
 8007580:	462a      	mov	r2, r5
 8007582:	9008      	str	r0, [sp, #32]
 8007584:	4621      	mov	r1, r4
 8007586:	4648      	mov	r0, r9
 8007588:	f000 fe1a 	bl	80081c0 <__mdiff>
 800758c:	68c2      	ldr	r2, [r0, #12]
 800758e:	4606      	mov	r6, r0
 8007590:	b9fa      	cbnz	r2, 80075d2 <_dtoa_r+0xa12>
 8007592:	4601      	mov	r1, r0
 8007594:	4640      	mov	r0, r8
 8007596:	f000 fdf7 	bl	8008188 <__mcmp>
 800759a:	4602      	mov	r2, r0
 800759c:	4631      	mov	r1, r6
 800759e:	4648      	mov	r0, r9
 80075a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80075a2:	f000 fbea 	bl	8007d7a <_Bfree>
 80075a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80075a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075aa:	9e07      	ldr	r6, [sp, #28]
 80075ac:	ea43 0102 	orr.w	r1, r3, r2
 80075b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075b2:	430b      	orrs	r3, r1
 80075b4:	d10f      	bne.n	80075d6 <_dtoa_r+0xa16>
 80075b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80075ba:	d028      	beq.n	800760e <_dtoa_r+0xa4e>
 80075bc:	9b08      	ldr	r3, [sp, #32]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	dd02      	ble.n	80075c8 <_dtoa_r+0xa08>
 80075c2:	9b04      	ldr	r3, [sp, #16]
 80075c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80075c8:	f88b a000 	strb.w	sl, [fp]
 80075cc:	e77d      	b.n	80074ca <_dtoa_r+0x90a>
 80075ce:	4628      	mov	r0, r5
 80075d0:	e7bc      	b.n	800754c <_dtoa_r+0x98c>
 80075d2:	2201      	movs	r2, #1
 80075d4:	e7e2      	b.n	800759c <_dtoa_r+0x9dc>
 80075d6:	9b08      	ldr	r3, [sp, #32]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	db04      	blt.n	80075e6 <_dtoa_r+0xa26>
 80075dc:	9920      	ldr	r1, [sp, #128]	; 0x80
 80075de:	430b      	orrs	r3, r1
 80075e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075e2:	430b      	orrs	r3, r1
 80075e4:	d120      	bne.n	8007628 <_dtoa_r+0xa68>
 80075e6:	2a00      	cmp	r2, #0
 80075e8:	ddee      	ble.n	80075c8 <_dtoa_r+0xa08>
 80075ea:	4641      	mov	r1, r8
 80075ec:	2201      	movs	r2, #1
 80075ee:	4648      	mov	r0, r9
 80075f0:	f000 fd5e 	bl	80080b0 <__lshift>
 80075f4:	4621      	mov	r1, r4
 80075f6:	4680      	mov	r8, r0
 80075f8:	f000 fdc6 	bl	8008188 <__mcmp>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	dc03      	bgt.n	8007608 <_dtoa_r+0xa48>
 8007600:	d1e2      	bne.n	80075c8 <_dtoa_r+0xa08>
 8007602:	f01a 0f01 	tst.w	sl, #1
 8007606:	d0df      	beq.n	80075c8 <_dtoa_r+0xa08>
 8007608:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800760c:	d1d9      	bne.n	80075c2 <_dtoa_r+0xa02>
 800760e:	2339      	movs	r3, #57	; 0x39
 8007610:	f88b 3000 	strb.w	r3, [fp]
 8007614:	4633      	mov	r3, r6
 8007616:	461e      	mov	r6, r3
 8007618:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800761c:	3b01      	subs	r3, #1
 800761e:	2a39      	cmp	r2, #57	; 0x39
 8007620:	d06a      	beq.n	80076f8 <_dtoa_r+0xb38>
 8007622:	3201      	adds	r2, #1
 8007624:	701a      	strb	r2, [r3, #0]
 8007626:	e750      	b.n	80074ca <_dtoa_r+0x90a>
 8007628:	2a00      	cmp	r2, #0
 800762a:	dd07      	ble.n	800763c <_dtoa_r+0xa7c>
 800762c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007630:	d0ed      	beq.n	800760e <_dtoa_r+0xa4e>
 8007632:	f10a 0301 	add.w	r3, sl, #1
 8007636:	f88b 3000 	strb.w	r3, [fp]
 800763a:	e746      	b.n	80074ca <_dtoa_r+0x90a>
 800763c:	9b07      	ldr	r3, [sp, #28]
 800763e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007640:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007644:	4293      	cmp	r3, r2
 8007646:	d041      	beq.n	80076cc <_dtoa_r+0xb0c>
 8007648:	4641      	mov	r1, r8
 800764a:	2300      	movs	r3, #0
 800764c:	220a      	movs	r2, #10
 800764e:	4648      	mov	r0, r9
 8007650:	f000 fb9c 	bl	8007d8c <__multadd>
 8007654:	42af      	cmp	r7, r5
 8007656:	4680      	mov	r8, r0
 8007658:	f04f 0300 	mov.w	r3, #0
 800765c:	f04f 020a 	mov.w	r2, #10
 8007660:	4639      	mov	r1, r7
 8007662:	4648      	mov	r0, r9
 8007664:	d107      	bne.n	8007676 <_dtoa_r+0xab6>
 8007666:	f000 fb91 	bl	8007d8c <__multadd>
 800766a:	4607      	mov	r7, r0
 800766c:	4605      	mov	r5, r0
 800766e:	9b07      	ldr	r3, [sp, #28]
 8007670:	3301      	adds	r3, #1
 8007672:	9307      	str	r3, [sp, #28]
 8007674:	e776      	b.n	8007564 <_dtoa_r+0x9a4>
 8007676:	f000 fb89 	bl	8007d8c <__multadd>
 800767a:	4629      	mov	r1, r5
 800767c:	4607      	mov	r7, r0
 800767e:	2300      	movs	r3, #0
 8007680:	220a      	movs	r2, #10
 8007682:	4648      	mov	r0, r9
 8007684:	f000 fb82 	bl	8007d8c <__multadd>
 8007688:	4605      	mov	r5, r0
 800768a:	e7f0      	b.n	800766e <_dtoa_r+0xaae>
 800768c:	9b07      	ldr	r3, [sp, #28]
 800768e:	9304      	str	r3, [sp, #16]
 8007690:	9e06      	ldr	r6, [sp, #24]
 8007692:	4621      	mov	r1, r4
 8007694:	4640      	mov	r0, r8
 8007696:	f7ff fa03 	bl	8006aa0 <quorem>
 800769a:	9b06      	ldr	r3, [sp, #24]
 800769c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80076a0:	f806 ab01 	strb.w	sl, [r6], #1
 80076a4:	1af2      	subs	r2, r6, r3
 80076a6:	9b04      	ldr	r3, [sp, #16]
 80076a8:	4293      	cmp	r3, r2
 80076aa:	dd07      	ble.n	80076bc <_dtoa_r+0xafc>
 80076ac:	4641      	mov	r1, r8
 80076ae:	2300      	movs	r3, #0
 80076b0:	220a      	movs	r2, #10
 80076b2:	4648      	mov	r0, r9
 80076b4:	f000 fb6a 	bl	8007d8c <__multadd>
 80076b8:	4680      	mov	r8, r0
 80076ba:	e7ea      	b.n	8007692 <_dtoa_r+0xad2>
 80076bc:	9b04      	ldr	r3, [sp, #16]
 80076be:	2700      	movs	r7, #0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bfcc      	ite	gt
 80076c4:	461e      	movgt	r6, r3
 80076c6:	2601      	movle	r6, #1
 80076c8:	9b06      	ldr	r3, [sp, #24]
 80076ca:	441e      	add	r6, r3
 80076cc:	4641      	mov	r1, r8
 80076ce:	2201      	movs	r2, #1
 80076d0:	4648      	mov	r0, r9
 80076d2:	f000 fced 	bl	80080b0 <__lshift>
 80076d6:	4621      	mov	r1, r4
 80076d8:	4680      	mov	r8, r0
 80076da:	f000 fd55 	bl	8008188 <__mcmp>
 80076de:	2800      	cmp	r0, #0
 80076e0:	dc98      	bgt.n	8007614 <_dtoa_r+0xa54>
 80076e2:	d102      	bne.n	80076ea <_dtoa_r+0xb2a>
 80076e4:	f01a 0f01 	tst.w	sl, #1
 80076e8:	d194      	bne.n	8007614 <_dtoa_r+0xa54>
 80076ea:	4633      	mov	r3, r6
 80076ec:	461e      	mov	r6, r3
 80076ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076f2:	2a30      	cmp	r2, #48	; 0x30
 80076f4:	d0fa      	beq.n	80076ec <_dtoa_r+0xb2c>
 80076f6:	e6e8      	b.n	80074ca <_dtoa_r+0x90a>
 80076f8:	9a06      	ldr	r2, [sp, #24]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d18b      	bne.n	8007616 <_dtoa_r+0xa56>
 80076fe:	9b03      	ldr	r3, [sp, #12]
 8007700:	3301      	adds	r3, #1
 8007702:	9303      	str	r3, [sp, #12]
 8007704:	2331      	movs	r3, #49	; 0x31
 8007706:	7013      	strb	r3, [r2, #0]
 8007708:	e6df      	b.n	80074ca <_dtoa_r+0x90a>
 800770a:	4b0a      	ldr	r3, [pc, #40]	; (8007734 <_dtoa_r+0xb74>)
 800770c:	f7ff baaa 	b.w	8006c64 <_dtoa_r+0xa4>
 8007710:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007712:	2b00      	cmp	r3, #0
 8007714:	f47f aa8e 	bne.w	8006c34 <_dtoa_r+0x74>
 8007718:	4b07      	ldr	r3, [pc, #28]	; (8007738 <_dtoa_r+0xb78>)
 800771a:	f7ff baa3 	b.w	8006c64 <_dtoa_r+0xa4>
 800771e:	9b04      	ldr	r3, [sp, #16]
 8007720:	2b00      	cmp	r3, #0
 8007722:	dcb5      	bgt.n	8007690 <_dtoa_r+0xad0>
 8007724:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007726:	2b02      	cmp	r3, #2
 8007728:	f73f aebb 	bgt.w	80074a2 <_dtoa_r+0x8e2>
 800772c:	e7b0      	b.n	8007690 <_dtoa_r+0xad0>
 800772e:	bf00      	nop
 8007730:	0800a189 	.word	0x0800a189
 8007734:	0800a13a 	.word	0x0800a13a
 8007738:	0800a180 	.word	0x0800a180

0800773c <__sflush_r>:
 800773c:	898b      	ldrh	r3, [r1, #12]
 800773e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007742:	4605      	mov	r5, r0
 8007744:	0718      	lsls	r0, r3, #28
 8007746:	460c      	mov	r4, r1
 8007748:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800774c:	d45f      	bmi.n	800780e <__sflush_r+0xd2>
 800774e:	684b      	ldr	r3, [r1, #4]
 8007750:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007754:	2b00      	cmp	r3, #0
 8007756:	818a      	strh	r2, [r1, #12]
 8007758:	dc05      	bgt.n	8007766 <__sflush_r+0x2a>
 800775a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800775c:	2b00      	cmp	r3, #0
 800775e:	dc02      	bgt.n	8007766 <__sflush_r+0x2a>
 8007760:	2000      	movs	r0, #0
 8007762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007768:	2e00      	cmp	r6, #0
 800776a:	d0f9      	beq.n	8007760 <__sflush_r+0x24>
 800776c:	2300      	movs	r3, #0
 800776e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007772:	682f      	ldr	r7, [r5, #0]
 8007774:	602b      	str	r3, [r5, #0]
 8007776:	d036      	beq.n	80077e6 <__sflush_r+0xaa>
 8007778:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800777a:	89a3      	ldrh	r3, [r4, #12]
 800777c:	075a      	lsls	r2, r3, #29
 800777e:	d505      	bpl.n	800778c <__sflush_r+0x50>
 8007780:	6863      	ldr	r3, [r4, #4]
 8007782:	1ac0      	subs	r0, r0, r3
 8007784:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007786:	b10b      	cbz	r3, 800778c <__sflush_r+0x50>
 8007788:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800778a:	1ac0      	subs	r0, r0, r3
 800778c:	2300      	movs	r3, #0
 800778e:	4602      	mov	r2, r0
 8007790:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007792:	4628      	mov	r0, r5
 8007794:	69e1      	ldr	r1, [r4, #28]
 8007796:	47b0      	blx	r6
 8007798:	1c43      	adds	r3, r0, #1
 800779a:	89a3      	ldrh	r3, [r4, #12]
 800779c:	d106      	bne.n	80077ac <__sflush_r+0x70>
 800779e:	6829      	ldr	r1, [r5, #0]
 80077a0:	291d      	cmp	r1, #29
 80077a2:	d830      	bhi.n	8007806 <__sflush_r+0xca>
 80077a4:	4a2b      	ldr	r2, [pc, #172]	; (8007854 <__sflush_r+0x118>)
 80077a6:	40ca      	lsrs	r2, r1
 80077a8:	07d6      	lsls	r6, r2, #31
 80077aa:	d52c      	bpl.n	8007806 <__sflush_r+0xca>
 80077ac:	2200      	movs	r2, #0
 80077ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077b2:	b21b      	sxth	r3, r3
 80077b4:	6062      	str	r2, [r4, #4]
 80077b6:	6922      	ldr	r2, [r4, #16]
 80077b8:	04d9      	lsls	r1, r3, #19
 80077ba:	81a3      	strh	r3, [r4, #12]
 80077bc:	6022      	str	r2, [r4, #0]
 80077be:	d504      	bpl.n	80077ca <__sflush_r+0x8e>
 80077c0:	1c42      	adds	r2, r0, #1
 80077c2:	d101      	bne.n	80077c8 <__sflush_r+0x8c>
 80077c4:	682b      	ldr	r3, [r5, #0]
 80077c6:	b903      	cbnz	r3, 80077ca <__sflush_r+0x8e>
 80077c8:	6520      	str	r0, [r4, #80]	; 0x50
 80077ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80077cc:	602f      	str	r7, [r5, #0]
 80077ce:	2900      	cmp	r1, #0
 80077d0:	d0c6      	beq.n	8007760 <__sflush_r+0x24>
 80077d2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80077d6:	4299      	cmp	r1, r3
 80077d8:	d002      	beq.n	80077e0 <__sflush_r+0xa4>
 80077da:	4628      	mov	r0, r5
 80077dc:	f000 f938 	bl	8007a50 <_free_r>
 80077e0:	2000      	movs	r0, #0
 80077e2:	6320      	str	r0, [r4, #48]	; 0x30
 80077e4:	e7bd      	b.n	8007762 <__sflush_r+0x26>
 80077e6:	69e1      	ldr	r1, [r4, #28]
 80077e8:	2301      	movs	r3, #1
 80077ea:	4628      	mov	r0, r5
 80077ec:	47b0      	blx	r6
 80077ee:	1c41      	adds	r1, r0, #1
 80077f0:	d1c3      	bne.n	800777a <__sflush_r+0x3e>
 80077f2:	682b      	ldr	r3, [r5, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0c0      	beq.n	800777a <__sflush_r+0x3e>
 80077f8:	2b1d      	cmp	r3, #29
 80077fa:	d001      	beq.n	8007800 <__sflush_r+0xc4>
 80077fc:	2b16      	cmp	r3, #22
 80077fe:	d101      	bne.n	8007804 <__sflush_r+0xc8>
 8007800:	602f      	str	r7, [r5, #0]
 8007802:	e7ad      	b.n	8007760 <__sflush_r+0x24>
 8007804:	89a3      	ldrh	r3, [r4, #12]
 8007806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800780a:	81a3      	strh	r3, [r4, #12]
 800780c:	e7a9      	b.n	8007762 <__sflush_r+0x26>
 800780e:	690f      	ldr	r7, [r1, #16]
 8007810:	2f00      	cmp	r7, #0
 8007812:	d0a5      	beq.n	8007760 <__sflush_r+0x24>
 8007814:	079b      	lsls	r3, r3, #30
 8007816:	bf18      	it	ne
 8007818:	2300      	movne	r3, #0
 800781a:	680e      	ldr	r6, [r1, #0]
 800781c:	bf08      	it	eq
 800781e:	694b      	ldreq	r3, [r1, #20]
 8007820:	eba6 0807 	sub.w	r8, r6, r7
 8007824:	600f      	str	r7, [r1, #0]
 8007826:	608b      	str	r3, [r1, #8]
 8007828:	f1b8 0f00 	cmp.w	r8, #0
 800782c:	dd98      	ble.n	8007760 <__sflush_r+0x24>
 800782e:	4643      	mov	r3, r8
 8007830:	463a      	mov	r2, r7
 8007832:	4628      	mov	r0, r5
 8007834:	69e1      	ldr	r1, [r4, #28]
 8007836:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007838:	47b0      	blx	r6
 800783a:	2800      	cmp	r0, #0
 800783c:	dc06      	bgt.n	800784c <__sflush_r+0x110>
 800783e:	89a3      	ldrh	r3, [r4, #12]
 8007840:	f04f 30ff 	mov.w	r0, #4294967295
 8007844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007848:	81a3      	strh	r3, [r4, #12]
 800784a:	e78a      	b.n	8007762 <__sflush_r+0x26>
 800784c:	4407      	add	r7, r0
 800784e:	eba8 0800 	sub.w	r8, r8, r0
 8007852:	e7e9      	b.n	8007828 <__sflush_r+0xec>
 8007854:	20400001 	.word	0x20400001

08007858 <_fflush_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	460c      	mov	r4, r1
 800785c:	4605      	mov	r5, r0
 800785e:	b118      	cbz	r0, 8007868 <_fflush_r+0x10>
 8007860:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007862:	b90b      	cbnz	r3, 8007868 <_fflush_r+0x10>
 8007864:	f000 f864 	bl	8007930 <__sinit>
 8007868:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800786c:	b1b8      	cbz	r0, 800789e <_fflush_r+0x46>
 800786e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007870:	07db      	lsls	r3, r3, #31
 8007872:	d404      	bmi.n	800787e <_fflush_r+0x26>
 8007874:	0581      	lsls	r1, r0, #22
 8007876:	d402      	bmi.n	800787e <_fflush_r+0x26>
 8007878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800787a:	f000 f9cf 	bl	8007c1c <__retarget_lock_acquire_recursive>
 800787e:	4628      	mov	r0, r5
 8007880:	4621      	mov	r1, r4
 8007882:	f7ff ff5b 	bl	800773c <__sflush_r>
 8007886:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007888:	4605      	mov	r5, r0
 800788a:	07da      	lsls	r2, r3, #31
 800788c:	d405      	bmi.n	800789a <_fflush_r+0x42>
 800788e:	89a3      	ldrh	r3, [r4, #12]
 8007890:	059b      	lsls	r3, r3, #22
 8007892:	d402      	bmi.n	800789a <_fflush_r+0x42>
 8007894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007896:	f000 f9c2 	bl	8007c1e <__retarget_lock_release_recursive>
 800789a:	4628      	mov	r0, r5
 800789c:	bd38      	pop	{r3, r4, r5, pc}
 800789e:	4605      	mov	r5, r0
 80078a0:	e7fb      	b.n	800789a <_fflush_r+0x42>
	...

080078a4 <std>:
 80078a4:	2300      	movs	r3, #0
 80078a6:	b510      	push	{r4, lr}
 80078a8:	4604      	mov	r4, r0
 80078aa:	e9c0 3300 	strd	r3, r3, [r0]
 80078ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078b2:	6083      	str	r3, [r0, #8]
 80078b4:	8181      	strh	r1, [r0, #12]
 80078b6:	6643      	str	r3, [r0, #100]	; 0x64
 80078b8:	81c2      	strh	r2, [r0, #14]
 80078ba:	6183      	str	r3, [r0, #24]
 80078bc:	4619      	mov	r1, r3
 80078be:	2208      	movs	r2, #8
 80078c0:	305c      	adds	r0, #92	; 0x5c
 80078c2:	f7fc fb29 	bl	8003f18 <memset>
 80078c6:	4b07      	ldr	r3, [pc, #28]	; (80078e4 <std+0x40>)
 80078c8:	61e4      	str	r4, [r4, #28]
 80078ca:	6223      	str	r3, [r4, #32]
 80078cc:	4b06      	ldr	r3, [pc, #24]	; (80078e8 <std+0x44>)
 80078ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078d2:	6263      	str	r3, [r4, #36]	; 0x24
 80078d4:	4b05      	ldr	r3, [pc, #20]	; (80078ec <std+0x48>)
 80078d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80078d8:	4b05      	ldr	r3, [pc, #20]	; (80078f0 <std+0x4c>)
 80078da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80078dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078e0:	f000 b99a 	b.w	8007c18 <__retarget_lock_init_recursive>
 80078e4:	08008401 	.word	0x08008401
 80078e8:	08008423 	.word	0x08008423
 80078ec:	0800845b 	.word	0x0800845b
 80078f0:	0800847f 	.word	0x0800847f

080078f4 <_cleanup_r>:
 80078f4:	4901      	ldr	r1, [pc, #4]	; (80078fc <_cleanup_r+0x8>)
 80078f6:	f000 b96b 	b.w	8007bd0 <_fwalk_reent>
 80078fa:	bf00      	nop
 80078fc:	080090e5 	.word	0x080090e5

08007900 <__sfp_lock_acquire>:
 8007900:	4801      	ldr	r0, [pc, #4]	; (8007908 <__sfp_lock_acquire+0x8>)
 8007902:	f000 b98b 	b.w	8007c1c <__retarget_lock_acquire_recursive>
 8007906:	bf00      	nop
 8007908:	20000ec4 	.word	0x20000ec4

0800790c <__sfp_lock_release>:
 800790c:	4801      	ldr	r0, [pc, #4]	; (8007914 <__sfp_lock_release+0x8>)
 800790e:	f000 b986 	b.w	8007c1e <__retarget_lock_release_recursive>
 8007912:	bf00      	nop
 8007914:	20000ec4 	.word	0x20000ec4

08007918 <__sinit_lock_acquire>:
 8007918:	4801      	ldr	r0, [pc, #4]	; (8007920 <__sinit_lock_acquire+0x8>)
 800791a:	f000 b97f 	b.w	8007c1c <__retarget_lock_acquire_recursive>
 800791e:	bf00      	nop
 8007920:	20000ebf 	.word	0x20000ebf

08007924 <__sinit_lock_release>:
 8007924:	4801      	ldr	r0, [pc, #4]	; (800792c <__sinit_lock_release+0x8>)
 8007926:	f000 b97a 	b.w	8007c1e <__retarget_lock_release_recursive>
 800792a:	bf00      	nop
 800792c:	20000ebf 	.word	0x20000ebf

08007930 <__sinit>:
 8007930:	b510      	push	{r4, lr}
 8007932:	4604      	mov	r4, r0
 8007934:	f7ff fff0 	bl	8007918 <__sinit_lock_acquire>
 8007938:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800793a:	b11a      	cbz	r2, 8007944 <__sinit+0x14>
 800793c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007940:	f7ff bff0 	b.w	8007924 <__sinit_lock_release>
 8007944:	4b0d      	ldr	r3, [pc, #52]	; (800797c <__sinit+0x4c>)
 8007946:	2104      	movs	r1, #4
 8007948:	63e3      	str	r3, [r4, #60]	; 0x3c
 800794a:	2303      	movs	r3, #3
 800794c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8007950:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8007954:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8007958:	6860      	ldr	r0, [r4, #4]
 800795a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800795e:	f7ff ffa1 	bl	80078a4 <std>
 8007962:	2201      	movs	r2, #1
 8007964:	2109      	movs	r1, #9
 8007966:	68a0      	ldr	r0, [r4, #8]
 8007968:	f7ff ff9c 	bl	80078a4 <std>
 800796c:	2202      	movs	r2, #2
 800796e:	2112      	movs	r1, #18
 8007970:	68e0      	ldr	r0, [r4, #12]
 8007972:	f7ff ff97 	bl	80078a4 <std>
 8007976:	2301      	movs	r3, #1
 8007978:	63a3      	str	r3, [r4, #56]	; 0x38
 800797a:	e7df      	b.n	800793c <__sinit+0xc>
 800797c:	080078f5 	.word	0x080078f5

08007980 <__libc_fini_array>:
 8007980:	b538      	push	{r3, r4, r5, lr}
 8007982:	4d07      	ldr	r5, [pc, #28]	; (80079a0 <__libc_fini_array+0x20>)
 8007984:	4c07      	ldr	r4, [pc, #28]	; (80079a4 <__libc_fini_array+0x24>)
 8007986:	1b64      	subs	r4, r4, r5
 8007988:	10a4      	asrs	r4, r4, #2
 800798a:	b91c      	cbnz	r4, 8007994 <__libc_fini_array+0x14>
 800798c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007990:	f002 b960 	b.w	8009c54 <_fini>
 8007994:	3c01      	subs	r4, #1
 8007996:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800799a:	4798      	blx	r3
 800799c:	e7f5      	b.n	800798a <__libc_fini_array+0xa>
 800799e:	bf00      	nop
 80079a0:	0800a4d4 	.word	0x0800a4d4
 80079a4:	0800a4d8 	.word	0x0800a4d8

080079a8 <_malloc_trim_r>:
 80079a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ac:	4606      	mov	r6, r0
 80079ae:	2008      	movs	r0, #8
 80079b0:	460c      	mov	r4, r1
 80079b2:	f7fd fd65 	bl	8005480 <sysconf>
 80079b6:	4680      	mov	r8, r0
 80079b8:	4f22      	ldr	r7, [pc, #136]	; (8007a44 <_malloc_trim_r+0x9c>)
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7fc fab4 	bl	8003f28 <__malloc_lock>
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	685d      	ldr	r5, [r3, #4]
 80079c4:	f025 0503 	bic.w	r5, r5, #3
 80079c8:	1b2c      	subs	r4, r5, r4
 80079ca:	3c11      	subs	r4, #17
 80079cc:	4444      	add	r4, r8
 80079ce:	fbb4 f4f8 	udiv	r4, r4, r8
 80079d2:	3c01      	subs	r4, #1
 80079d4:	fb08 f404 	mul.w	r4, r8, r4
 80079d8:	45a0      	cmp	r8, r4
 80079da:	dd05      	ble.n	80079e8 <_malloc_trim_r+0x40>
 80079dc:	4630      	mov	r0, r6
 80079de:	f7fc faa9 	bl	8003f34 <__malloc_unlock>
 80079e2:	2000      	movs	r0, #0
 80079e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079e8:	2100      	movs	r1, #0
 80079ea:	4630      	mov	r0, r6
 80079ec:	f7f9 fbb8 	bl	8001160 <_sbrk_r>
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	442b      	add	r3, r5
 80079f4:	4298      	cmp	r0, r3
 80079f6:	d1f1      	bne.n	80079dc <_malloc_trim_r+0x34>
 80079f8:	4630      	mov	r0, r6
 80079fa:	4261      	negs	r1, r4
 80079fc:	f7f9 fbb0 	bl	8001160 <_sbrk_r>
 8007a00:	3001      	adds	r0, #1
 8007a02:	d110      	bne.n	8007a26 <_malloc_trim_r+0x7e>
 8007a04:	2100      	movs	r1, #0
 8007a06:	4630      	mov	r0, r6
 8007a08:	f7f9 fbaa 	bl	8001160 <_sbrk_r>
 8007a0c:	68ba      	ldr	r2, [r7, #8]
 8007a0e:	1a83      	subs	r3, r0, r2
 8007a10:	2b0f      	cmp	r3, #15
 8007a12:	dde3      	ble.n	80079dc <_malloc_trim_r+0x34>
 8007a14:	490c      	ldr	r1, [pc, #48]	; (8007a48 <_malloc_trim_r+0xa0>)
 8007a16:	f043 0301 	orr.w	r3, r3, #1
 8007a1a:	6809      	ldr	r1, [r1, #0]
 8007a1c:	6053      	str	r3, [r2, #4]
 8007a1e:	1a40      	subs	r0, r0, r1
 8007a20:	490a      	ldr	r1, [pc, #40]	; (8007a4c <_malloc_trim_r+0xa4>)
 8007a22:	6008      	str	r0, [r1, #0]
 8007a24:	e7da      	b.n	80079dc <_malloc_trim_r+0x34>
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	4a08      	ldr	r2, [pc, #32]	; (8007a4c <_malloc_trim_r+0xa4>)
 8007a2a:	1b2d      	subs	r5, r5, r4
 8007a2c:	f045 0501 	orr.w	r5, r5, #1
 8007a30:	605d      	str	r5, [r3, #4]
 8007a32:	6813      	ldr	r3, [r2, #0]
 8007a34:	4630      	mov	r0, r6
 8007a36:	1b1c      	subs	r4, r3, r4
 8007a38:	6014      	str	r4, [r2, #0]
 8007a3a:	f7fc fa7b 	bl	8003f34 <__malloc_unlock>
 8007a3e:	2001      	movs	r0, #1
 8007a40:	e7d0      	b.n	80079e4 <_malloc_trim_r+0x3c>
 8007a42:	bf00      	nop
 8007a44:	20000448 	.word	0x20000448
 8007a48:	20000850 	.word	0x20000850
 8007a4c:	20000de4 	.word	0x20000de4

08007a50 <_free_r>:
 8007a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a52:	4605      	mov	r5, r0
 8007a54:	460f      	mov	r7, r1
 8007a56:	2900      	cmp	r1, #0
 8007a58:	f000 80b1 	beq.w	8007bbe <_free_r+0x16e>
 8007a5c:	f7fc fa64 	bl	8003f28 <__malloc_lock>
 8007a60:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007a64:	4856      	ldr	r0, [pc, #344]	; (8007bc0 <_free_r+0x170>)
 8007a66:	f022 0401 	bic.w	r4, r2, #1
 8007a6a:	f1a7 0308 	sub.w	r3, r7, #8
 8007a6e:	eb03 0c04 	add.w	ip, r3, r4
 8007a72:	6881      	ldr	r1, [r0, #8]
 8007a74:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007a78:	4561      	cmp	r1, ip
 8007a7a:	f026 0603 	bic.w	r6, r6, #3
 8007a7e:	f002 0201 	and.w	r2, r2, #1
 8007a82:	d11b      	bne.n	8007abc <_free_r+0x6c>
 8007a84:	4434      	add	r4, r6
 8007a86:	b93a      	cbnz	r2, 8007a98 <_free_r+0x48>
 8007a88:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007a8c:	1a9b      	subs	r3, r3, r2
 8007a8e:	4414      	add	r4, r2
 8007a90:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8007a94:	60ca      	str	r2, [r1, #12]
 8007a96:	6091      	str	r1, [r2, #8]
 8007a98:	f044 0201 	orr.w	r2, r4, #1
 8007a9c:	605a      	str	r2, [r3, #4]
 8007a9e:	6083      	str	r3, [r0, #8]
 8007aa0:	4b48      	ldr	r3, [pc, #288]	; (8007bc4 <_free_r+0x174>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	d804      	bhi.n	8007ab2 <_free_r+0x62>
 8007aa8:	4b47      	ldr	r3, [pc, #284]	; (8007bc8 <_free_r+0x178>)
 8007aaa:	4628      	mov	r0, r5
 8007aac:	6819      	ldr	r1, [r3, #0]
 8007aae:	f7ff ff7b 	bl	80079a8 <_malloc_trim_r>
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007ab8:	f7fc ba3c 	b.w	8003f34 <__malloc_unlock>
 8007abc:	f8cc 6004 	str.w	r6, [ip, #4]
 8007ac0:	2a00      	cmp	r2, #0
 8007ac2:	d138      	bne.n	8007b36 <_free_r+0xe6>
 8007ac4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8007ac8:	f100 0708 	add.w	r7, r0, #8
 8007acc:	1a5b      	subs	r3, r3, r1
 8007ace:	440c      	add	r4, r1
 8007ad0:	6899      	ldr	r1, [r3, #8]
 8007ad2:	42b9      	cmp	r1, r7
 8007ad4:	d031      	beq.n	8007b3a <_free_r+0xea>
 8007ad6:	68df      	ldr	r7, [r3, #12]
 8007ad8:	60cf      	str	r7, [r1, #12]
 8007ada:	60b9      	str	r1, [r7, #8]
 8007adc:	eb0c 0106 	add.w	r1, ip, r6
 8007ae0:	6849      	ldr	r1, [r1, #4]
 8007ae2:	07c9      	lsls	r1, r1, #31
 8007ae4:	d40b      	bmi.n	8007afe <_free_r+0xae>
 8007ae6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007aea:	4434      	add	r4, r6
 8007aec:	bb3a      	cbnz	r2, 8007b3e <_free_r+0xee>
 8007aee:	4e37      	ldr	r6, [pc, #220]	; (8007bcc <_free_r+0x17c>)
 8007af0:	42b1      	cmp	r1, r6
 8007af2:	d124      	bne.n	8007b3e <_free_r+0xee>
 8007af4:	2201      	movs	r2, #1
 8007af6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007afa:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8007afe:	f044 0101 	orr.w	r1, r4, #1
 8007b02:	6059      	str	r1, [r3, #4]
 8007b04:	511c      	str	r4, [r3, r4]
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	d1d3      	bne.n	8007ab2 <_free_r+0x62>
 8007b0a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8007b0e:	d21b      	bcs.n	8007b48 <_free_r+0xf8>
 8007b10:	0961      	lsrs	r1, r4, #5
 8007b12:	08e2      	lsrs	r2, r4, #3
 8007b14:	2401      	movs	r4, #1
 8007b16:	408c      	lsls	r4, r1
 8007b18:	6841      	ldr	r1, [r0, #4]
 8007b1a:	3201      	adds	r2, #1
 8007b1c:	430c      	orrs	r4, r1
 8007b1e:	6044      	str	r4, [r0, #4]
 8007b20:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8007b24:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8007b28:	3908      	subs	r1, #8
 8007b2a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8007b2e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8007b32:	60e3      	str	r3, [r4, #12]
 8007b34:	e7bd      	b.n	8007ab2 <_free_r+0x62>
 8007b36:	2200      	movs	r2, #0
 8007b38:	e7d0      	b.n	8007adc <_free_r+0x8c>
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	e7ce      	b.n	8007adc <_free_r+0x8c>
 8007b3e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8007b42:	60ce      	str	r6, [r1, #12]
 8007b44:	60b1      	str	r1, [r6, #8]
 8007b46:	e7da      	b.n	8007afe <_free_r+0xae>
 8007b48:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8007b4c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8007b50:	d214      	bcs.n	8007b7c <_free_r+0x12c>
 8007b52:	09a2      	lsrs	r2, r4, #6
 8007b54:	3238      	adds	r2, #56	; 0x38
 8007b56:	1c51      	adds	r1, r2, #1
 8007b58:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8007b5c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8007b60:	428e      	cmp	r6, r1
 8007b62:	d125      	bne.n	8007bb0 <_free_r+0x160>
 8007b64:	2401      	movs	r4, #1
 8007b66:	1092      	asrs	r2, r2, #2
 8007b68:	fa04 f202 	lsl.w	r2, r4, r2
 8007b6c:	6844      	ldr	r4, [r0, #4]
 8007b6e:	4322      	orrs	r2, r4
 8007b70:	6042      	str	r2, [r0, #4]
 8007b72:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8007b76:	60b3      	str	r3, [r6, #8]
 8007b78:	60cb      	str	r3, [r1, #12]
 8007b7a:	e79a      	b.n	8007ab2 <_free_r+0x62>
 8007b7c:	2a14      	cmp	r2, #20
 8007b7e:	d801      	bhi.n	8007b84 <_free_r+0x134>
 8007b80:	325b      	adds	r2, #91	; 0x5b
 8007b82:	e7e8      	b.n	8007b56 <_free_r+0x106>
 8007b84:	2a54      	cmp	r2, #84	; 0x54
 8007b86:	d802      	bhi.n	8007b8e <_free_r+0x13e>
 8007b88:	0b22      	lsrs	r2, r4, #12
 8007b8a:	326e      	adds	r2, #110	; 0x6e
 8007b8c:	e7e3      	b.n	8007b56 <_free_r+0x106>
 8007b8e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007b92:	d802      	bhi.n	8007b9a <_free_r+0x14a>
 8007b94:	0be2      	lsrs	r2, r4, #15
 8007b96:	3277      	adds	r2, #119	; 0x77
 8007b98:	e7dd      	b.n	8007b56 <_free_r+0x106>
 8007b9a:	f240 5154 	movw	r1, #1364	; 0x554
 8007b9e:	428a      	cmp	r2, r1
 8007ba0:	bf96      	itet	ls
 8007ba2:	0ca2      	lsrls	r2, r4, #18
 8007ba4:	227e      	movhi	r2, #126	; 0x7e
 8007ba6:	327c      	addls	r2, #124	; 0x7c
 8007ba8:	e7d5      	b.n	8007b56 <_free_r+0x106>
 8007baa:	6889      	ldr	r1, [r1, #8]
 8007bac:	428e      	cmp	r6, r1
 8007bae:	d004      	beq.n	8007bba <_free_r+0x16a>
 8007bb0:	684a      	ldr	r2, [r1, #4]
 8007bb2:	f022 0203 	bic.w	r2, r2, #3
 8007bb6:	42a2      	cmp	r2, r4
 8007bb8:	d8f7      	bhi.n	8007baa <_free_r+0x15a>
 8007bba:	68ce      	ldr	r6, [r1, #12]
 8007bbc:	e7d9      	b.n	8007b72 <_free_r+0x122>
 8007bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bc0:	20000448 	.word	0x20000448
 8007bc4:	20000854 	.word	0x20000854
 8007bc8:	20000e14 	.word	0x20000e14
 8007bcc:	20000450 	.word	0x20000450

08007bd0 <_fwalk_reent>:
 8007bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd4:	4606      	mov	r6, r0
 8007bd6:	4688      	mov	r8, r1
 8007bd8:	2700      	movs	r7, #0
 8007bda:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8007bde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007be2:	f1b9 0901 	subs.w	r9, r9, #1
 8007be6:	d505      	bpl.n	8007bf4 <_fwalk_reent+0x24>
 8007be8:	6824      	ldr	r4, [r4, #0]
 8007bea:	2c00      	cmp	r4, #0
 8007bec:	d1f7      	bne.n	8007bde <_fwalk_reent+0xe>
 8007bee:	4638      	mov	r0, r7
 8007bf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bf4:	89ab      	ldrh	r3, [r5, #12]
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d907      	bls.n	8007c0a <_fwalk_reent+0x3a>
 8007bfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007bfe:	3301      	adds	r3, #1
 8007c00:	d003      	beq.n	8007c0a <_fwalk_reent+0x3a>
 8007c02:	4629      	mov	r1, r5
 8007c04:	4630      	mov	r0, r6
 8007c06:	47c0      	blx	r8
 8007c08:	4307      	orrs	r7, r0
 8007c0a:	3568      	adds	r5, #104	; 0x68
 8007c0c:	e7e9      	b.n	8007be2 <_fwalk_reent+0x12>
	...

08007c10 <_localeconv_r>:
 8007c10:	4800      	ldr	r0, [pc, #0]	; (8007c14 <_localeconv_r+0x4>)
 8007c12:	4770      	bx	lr
 8007c14:	2000094c 	.word	0x2000094c

08007c18 <__retarget_lock_init_recursive>:
 8007c18:	4770      	bx	lr

08007c1a <__retarget_lock_close_recursive>:
 8007c1a:	4770      	bx	lr

08007c1c <__retarget_lock_acquire_recursive>:
 8007c1c:	4770      	bx	lr

08007c1e <__retarget_lock_release_recursive>:
 8007c1e:	4770      	bx	lr

08007c20 <__swhatbuf_r>:
 8007c20:	b570      	push	{r4, r5, r6, lr}
 8007c22:	460e      	mov	r6, r1
 8007c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c28:	4614      	mov	r4, r2
 8007c2a:	2900      	cmp	r1, #0
 8007c2c:	461d      	mov	r5, r3
 8007c2e:	b096      	sub	sp, #88	; 0x58
 8007c30:	da09      	bge.n	8007c46 <__swhatbuf_r+0x26>
 8007c32:	2200      	movs	r2, #0
 8007c34:	89b3      	ldrh	r3, [r6, #12]
 8007c36:	602a      	str	r2, [r5, #0]
 8007c38:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007c3c:	d116      	bne.n	8007c6c <__swhatbuf_r+0x4c>
 8007c3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c42:	6023      	str	r3, [r4, #0]
 8007c44:	e015      	b.n	8007c72 <__swhatbuf_r+0x52>
 8007c46:	466a      	mov	r2, sp
 8007c48:	f001 fb20 	bl	800928c <_fstat_r>
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	dbf0      	blt.n	8007c32 <__swhatbuf_r+0x12>
 8007c50:	9a01      	ldr	r2, [sp, #4]
 8007c52:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007c56:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007c5a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007c5e:	425a      	negs	r2, r3
 8007c60:	415a      	adcs	r2, r3
 8007c62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c66:	602a      	str	r2, [r5, #0]
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	e002      	b.n	8007c72 <__swhatbuf_r+0x52>
 8007c6c:	2340      	movs	r3, #64	; 0x40
 8007c6e:	4610      	mov	r0, r2
 8007c70:	6023      	str	r3, [r4, #0]
 8007c72:	b016      	add	sp, #88	; 0x58
 8007c74:	bd70      	pop	{r4, r5, r6, pc}
	...

08007c78 <__smakebuf_r>:
 8007c78:	898b      	ldrh	r3, [r1, #12]
 8007c7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c7c:	079d      	lsls	r5, r3, #30
 8007c7e:	4606      	mov	r6, r0
 8007c80:	460c      	mov	r4, r1
 8007c82:	d507      	bpl.n	8007c94 <__smakebuf_r+0x1c>
 8007c84:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	6123      	str	r3, [r4, #16]
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	6163      	str	r3, [r4, #20]
 8007c90:	b002      	add	sp, #8
 8007c92:	bd70      	pop	{r4, r5, r6, pc}
 8007c94:	466a      	mov	r2, sp
 8007c96:	ab01      	add	r3, sp, #4
 8007c98:	f7ff ffc2 	bl	8007c20 <__swhatbuf_r>
 8007c9c:	9900      	ldr	r1, [sp, #0]
 8007c9e:	4605      	mov	r5, r0
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	f7fb fef7 	bl	8003a94 <_malloc_r>
 8007ca6:	b948      	cbnz	r0, 8007cbc <__smakebuf_r+0x44>
 8007ca8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cac:	059a      	lsls	r2, r3, #22
 8007cae:	d4ef      	bmi.n	8007c90 <__smakebuf_r+0x18>
 8007cb0:	f023 0303 	bic.w	r3, r3, #3
 8007cb4:	f043 0302 	orr.w	r3, r3, #2
 8007cb8:	81a3      	strh	r3, [r4, #12]
 8007cba:	e7e3      	b.n	8007c84 <__smakebuf_r+0xc>
 8007cbc:	4b0d      	ldr	r3, [pc, #52]	; (8007cf4 <__smakebuf_r+0x7c>)
 8007cbe:	63f3      	str	r3, [r6, #60]	; 0x3c
 8007cc0:	89a3      	ldrh	r3, [r4, #12]
 8007cc2:	6020      	str	r0, [r4, #0]
 8007cc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cc8:	81a3      	strh	r3, [r4, #12]
 8007cca:	9b00      	ldr	r3, [sp, #0]
 8007ccc:	6120      	str	r0, [r4, #16]
 8007cce:	6163      	str	r3, [r4, #20]
 8007cd0:	9b01      	ldr	r3, [sp, #4]
 8007cd2:	b15b      	cbz	r3, 8007cec <__smakebuf_r+0x74>
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cda:	f001 fc33 	bl	8009544 <_isatty_r>
 8007cde:	b128      	cbz	r0, 8007cec <__smakebuf_r+0x74>
 8007ce0:	89a3      	ldrh	r3, [r4, #12]
 8007ce2:	f023 0303 	bic.w	r3, r3, #3
 8007ce6:	f043 0301 	orr.w	r3, r3, #1
 8007cea:	81a3      	strh	r3, [r4, #12]
 8007cec:	89a0      	ldrh	r0, [r4, #12]
 8007cee:	4305      	orrs	r5, r0
 8007cf0:	81a5      	strh	r5, [r4, #12]
 8007cf2:	e7cd      	b.n	8007c90 <__smakebuf_r+0x18>
 8007cf4:	080078f5 	.word	0x080078f5

08007cf8 <memchr>:
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	b510      	push	{r4, lr}
 8007cfc:	b2c9      	uxtb	r1, r1
 8007cfe:	4402      	add	r2, r0
 8007d00:	4293      	cmp	r3, r2
 8007d02:	4618      	mov	r0, r3
 8007d04:	d101      	bne.n	8007d0a <memchr+0x12>
 8007d06:	2000      	movs	r0, #0
 8007d08:	e003      	b.n	8007d12 <memchr+0x1a>
 8007d0a:	7804      	ldrb	r4, [r0, #0]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	428c      	cmp	r4, r1
 8007d10:	d1f6      	bne.n	8007d00 <memchr+0x8>
 8007d12:	bd10      	pop	{r4, pc}

08007d14 <memcpy>:
 8007d14:	440a      	add	r2, r1
 8007d16:	4291      	cmp	r1, r2
 8007d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d1c:	d100      	bne.n	8007d20 <memcpy+0xc>
 8007d1e:	4770      	bx	lr
 8007d20:	b510      	push	{r4, lr}
 8007d22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d26:	4291      	cmp	r1, r2
 8007d28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d2c:	d1f9      	bne.n	8007d22 <memcpy+0xe>
 8007d2e:	bd10      	pop	{r4, pc}

08007d30 <_Balloc>:
 8007d30:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007d32:	b570      	push	{r4, r5, r6, lr}
 8007d34:	4605      	mov	r5, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b17b      	cbz	r3, 8007d5a <_Balloc+0x2a>
 8007d3a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8007d3c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007d40:	b9a0      	cbnz	r0, 8007d6c <_Balloc+0x3c>
 8007d42:	2101      	movs	r1, #1
 8007d44:	fa01 f604 	lsl.w	r6, r1, r4
 8007d48:	1d72      	adds	r2, r6, #5
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	0092      	lsls	r2, r2, #2
 8007d4e:	f001 f98b 	bl	8009068 <_calloc_r>
 8007d52:	b148      	cbz	r0, 8007d68 <_Balloc+0x38>
 8007d54:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8007d58:	e00b      	b.n	8007d72 <_Balloc+0x42>
 8007d5a:	2221      	movs	r2, #33	; 0x21
 8007d5c:	2104      	movs	r1, #4
 8007d5e:	f001 f983 	bl	8009068 <_calloc_r>
 8007d62:	64e8      	str	r0, [r5, #76]	; 0x4c
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d1e8      	bne.n	8007d3a <_Balloc+0xa>
 8007d68:	2000      	movs	r0, #0
 8007d6a:	bd70      	pop	{r4, r5, r6, pc}
 8007d6c:	6802      	ldr	r2, [r0, #0]
 8007d6e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8007d72:	2300      	movs	r3, #0
 8007d74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d78:	e7f7      	b.n	8007d6a <_Balloc+0x3a>

08007d7a <_Bfree>:
 8007d7a:	b131      	cbz	r1, 8007d8a <_Bfree+0x10>
 8007d7c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007d7e:	684a      	ldr	r2, [r1, #4]
 8007d80:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007d84:	6008      	str	r0, [r1, #0]
 8007d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007d8a:	4770      	bx	lr

08007d8c <__multadd>:
 8007d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d90:	4698      	mov	r8, r3
 8007d92:	460c      	mov	r4, r1
 8007d94:	2300      	movs	r3, #0
 8007d96:	690e      	ldr	r6, [r1, #16]
 8007d98:	4607      	mov	r7, r0
 8007d9a:	f101 0014 	add.w	r0, r1, #20
 8007d9e:	6805      	ldr	r5, [r0, #0]
 8007da0:	3301      	adds	r3, #1
 8007da2:	b2a9      	uxth	r1, r5
 8007da4:	fb02 8101 	mla	r1, r2, r1, r8
 8007da8:	0c2d      	lsrs	r5, r5, #16
 8007daa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007dae:	fb02 c505 	mla	r5, r2, r5, ip
 8007db2:	b289      	uxth	r1, r1
 8007db4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007db8:	429e      	cmp	r6, r3
 8007dba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007dbe:	f840 1b04 	str.w	r1, [r0], #4
 8007dc2:	dcec      	bgt.n	8007d9e <__multadd+0x12>
 8007dc4:	f1b8 0f00 	cmp.w	r8, #0
 8007dc8:	d022      	beq.n	8007e10 <__multadd+0x84>
 8007dca:	68a3      	ldr	r3, [r4, #8]
 8007dcc:	42b3      	cmp	r3, r6
 8007dce:	dc19      	bgt.n	8007e04 <__multadd+0x78>
 8007dd0:	6861      	ldr	r1, [r4, #4]
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	3101      	adds	r1, #1
 8007dd6:	f7ff ffab 	bl	8007d30 <_Balloc>
 8007dda:	4605      	mov	r5, r0
 8007ddc:	b928      	cbnz	r0, 8007dea <__multadd+0x5e>
 8007dde:	4602      	mov	r2, r0
 8007de0:	21b5      	movs	r1, #181	; 0xb5
 8007de2:	4b0d      	ldr	r3, [pc, #52]	; (8007e18 <__multadd+0x8c>)
 8007de4:	480d      	ldr	r0, [pc, #52]	; (8007e1c <__multadd+0x90>)
 8007de6:	f001 f921 	bl	800902c <__assert_func>
 8007dea:	6922      	ldr	r2, [r4, #16]
 8007dec:	f104 010c 	add.w	r1, r4, #12
 8007df0:	3202      	adds	r2, #2
 8007df2:	0092      	lsls	r2, r2, #2
 8007df4:	300c      	adds	r0, #12
 8007df6:	f7ff ff8d 	bl	8007d14 <memcpy>
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f7ff ffbc 	bl	8007d7a <_Bfree>
 8007e02:	462c      	mov	r4, r5
 8007e04:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007e08:	3601      	adds	r6, #1
 8007e0a:	f8c3 8014 	str.w	r8, [r3, #20]
 8007e0e:	6126      	str	r6, [r4, #16]
 8007e10:	4620      	mov	r0, r4
 8007e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e16:	bf00      	nop
 8007e18:	0800a189 	.word	0x0800a189
 8007e1c:	0800a1f9 	.word	0x0800a1f9

08007e20 <__hi0bits>:
 8007e20:	0c02      	lsrs	r2, r0, #16
 8007e22:	0412      	lsls	r2, r2, #16
 8007e24:	4603      	mov	r3, r0
 8007e26:	b9ca      	cbnz	r2, 8007e5c <__hi0bits+0x3c>
 8007e28:	0403      	lsls	r3, r0, #16
 8007e2a:	2010      	movs	r0, #16
 8007e2c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007e30:	bf04      	itt	eq
 8007e32:	021b      	lsleq	r3, r3, #8
 8007e34:	3008      	addeq	r0, #8
 8007e36:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007e3a:	bf04      	itt	eq
 8007e3c:	011b      	lsleq	r3, r3, #4
 8007e3e:	3004      	addeq	r0, #4
 8007e40:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007e44:	bf04      	itt	eq
 8007e46:	009b      	lsleq	r3, r3, #2
 8007e48:	3002      	addeq	r0, #2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	db05      	blt.n	8007e5a <__hi0bits+0x3a>
 8007e4e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007e52:	f100 0001 	add.w	r0, r0, #1
 8007e56:	bf08      	it	eq
 8007e58:	2020      	moveq	r0, #32
 8007e5a:	4770      	bx	lr
 8007e5c:	2000      	movs	r0, #0
 8007e5e:	e7e5      	b.n	8007e2c <__hi0bits+0xc>

08007e60 <__lo0bits>:
 8007e60:	6803      	ldr	r3, [r0, #0]
 8007e62:	4602      	mov	r2, r0
 8007e64:	f013 0007 	ands.w	r0, r3, #7
 8007e68:	d00b      	beq.n	8007e82 <__lo0bits+0x22>
 8007e6a:	07d9      	lsls	r1, r3, #31
 8007e6c:	d422      	bmi.n	8007eb4 <__lo0bits+0x54>
 8007e6e:	0798      	lsls	r0, r3, #30
 8007e70:	bf49      	itett	mi
 8007e72:	085b      	lsrmi	r3, r3, #1
 8007e74:	089b      	lsrpl	r3, r3, #2
 8007e76:	2001      	movmi	r0, #1
 8007e78:	6013      	strmi	r3, [r2, #0]
 8007e7a:	bf5c      	itt	pl
 8007e7c:	2002      	movpl	r0, #2
 8007e7e:	6013      	strpl	r3, [r2, #0]
 8007e80:	4770      	bx	lr
 8007e82:	b299      	uxth	r1, r3
 8007e84:	b909      	cbnz	r1, 8007e8a <__lo0bits+0x2a>
 8007e86:	2010      	movs	r0, #16
 8007e88:	0c1b      	lsrs	r3, r3, #16
 8007e8a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e8e:	bf04      	itt	eq
 8007e90:	0a1b      	lsreq	r3, r3, #8
 8007e92:	3008      	addeq	r0, #8
 8007e94:	0719      	lsls	r1, r3, #28
 8007e96:	bf04      	itt	eq
 8007e98:	091b      	lsreq	r3, r3, #4
 8007e9a:	3004      	addeq	r0, #4
 8007e9c:	0799      	lsls	r1, r3, #30
 8007e9e:	bf04      	itt	eq
 8007ea0:	089b      	lsreq	r3, r3, #2
 8007ea2:	3002      	addeq	r0, #2
 8007ea4:	07d9      	lsls	r1, r3, #31
 8007ea6:	d403      	bmi.n	8007eb0 <__lo0bits+0x50>
 8007ea8:	085b      	lsrs	r3, r3, #1
 8007eaa:	f100 0001 	add.w	r0, r0, #1
 8007eae:	d003      	beq.n	8007eb8 <__lo0bits+0x58>
 8007eb0:	6013      	str	r3, [r2, #0]
 8007eb2:	4770      	bx	lr
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	4770      	bx	lr
 8007eb8:	2020      	movs	r0, #32
 8007eba:	4770      	bx	lr

08007ebc <__i2b>:
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	460c      	mov	r4, r1
 8007ec0:	2101      	movs	r1, #1
 8007ec2:	f7ff ff35 	bl	8007d30 <_Balloc>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	b928      	cbnz	r0, 8007ed6 <__i2b+0x1a>
 8007eca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007ece:	4b04      	ldr	r3, [pc, #16]	; (8007ee0 <__i2b+0x24>)
 8007ed0:	4804      	ldr	r0, [pc, #16]	; (8007ee4 <__i2b+0x28>)
 8007ed2:	f001 f8ab 	bl	800902c <__assert_func>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	6144      	str	r4, [r0, #20]
 8007eda:	6103      	str	r3, [r0, #16]
 8007edc:	bd10      	pop	{r4, pc}
 8007ede:	bf00      	nop
 8007ee0:	0800a189 	.word	0x0800a189
 8007ee4:	0800a1f9 	.word	0x0800a1f9

08007ee8 <__multiply>:
 8007ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eec:	4614      	mov	r4, r2
 8007eee:	690a      	ldr	r2, [r1, #16]
 8007ef0:	6923      	ldr	r3, [r4, #16]
 8007ef2:	460d      	mov	r5, r1
 8007ef4:	429a      	cmp	r2, r3
 8007ef6:	bfbe      	ittt	lt
 8007ef8:	460b      	movlt	r3, r1
 8007efa:	4625      	movlt	r5, r4
 8007efc:	461c      	movlt	r4, r3
 8007efe:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007f02:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007f06:	68ab      	ldr	r3, [r5, #8]
 8007f08:	6869      	ldr	r1, [r5, #4]
 8007f0a:	eb0a 0709 	add.w	r7, sl, r9
 8007f0e:	42bb      	cmp	r3, r7
 8007f10:	b085      	sub	sp, #20
 8007f12:	bfb8      	it	lt
 8007f14:	3101      	addlt	r1, #1
 8007f16:	f7ff ff0b 	bl	8007d30 <_Balloc>
 8007f1a:	b930      	cbnz	r0, 8007f2a <__multiply+0x42>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	f240 115d 	movw	r1, #349	; 0x15d
 8007f22:	4b41      	ldr	r3, [pc, #260]	; (8008028 <__multiply+0x140>)
 8007f24:	4841      	ldr	r0, [pc, #260]	; (800802c <__multiply+0x144>)
 8007f26:	f001 f881 	bl	800902c <__assert_func>
 8007f2a:	f100 0614 	add.w	r6, r0, #20
 8007f2e:	4633      	mov	r3, r6
 8007f30:	2200      	movs	r2, #0
 8007f32:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007f36:	4543      	cmp	r3, r8
 8007f38:	d31e      	bcc.n	8007f78 <__multiply+0x90>
 8007f3a:	f105 0c14 	add.w	ip, r5, #20
 8007f3e:	f104 0314 	add.w	r3, r4, #20
 8007f42:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007f46:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007f4a:	9202      	str	r2, [sp, #8]
 8007f4c:	ebac 0205 	sub.w	r2, ip, r5
 8007f50:	3a15      	subs	r2, #21
 8007f52:	f022 0203 	bic.w	r2, r2, #3
 8007f56:	3204      	adds	r2, #4
 8007f58:	f105 0115 	add.w	r1, r5, #21
 8007f5c:	458c      	cmp	ip, r1
 8007f5e:	bf38      	it	cc
 8007f60:	2204      	movcc	r2, #4
 8007f62:	9201      	str	r2, [sp, #4]
 8007f64:	9a02      	ldr	r2, [sp, #8]
 8007f66:	9303      	str	r3, [sp, #12]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d808      	bhi.n	8007f7e <__multiply+0x96>
 8007f6c:	2f00      	cmp	r7, #0
 8007f6e:	dc55      	bgt.n	800801c <__multiply+0x134>
 8007f70:	6107      	str	r7, [r0, #16]
 8007f72:	b005      	add	sp, #20
 8007f74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f78:	f843 2b04 	str.w	r2, [r3], #4
 8007f7c:	e7db      	b.n	8007f36 <__multiply+0x4e>
 8007f7e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007f82:	f1ba 0f00 	cmp.w	sl, #0
 8007f86:	d020      	beq.n	8007fca <__multiply+0xe2>
 8007f88:	46b1      	mov	r9, r6
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f105 0e14 	add.w	lr, r5, #20
 8007f90:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007f94:	f8d9 b000 	ldr.w	fp, [r9]
 8007f98:	b2a1      	uxth	r1, r4
 8007f9a:	fa1f fb8b 	uxth.w	fp, fp
 8007f9e:	fb0a b101 	mla	r1, sl, r1, fp
 8007fa2:	4411      	add	r1, r2
 8007fa4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fa8:	0c24      	lsrs	r4, r4, #16
 8007faa:	0c12      	lsrs	r2, r2, #16
 8007fac:	fb0a 2404 	mla	r4, sl, r4, r2
 8007fb0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007fb4:	b289      	uxth	r1, r1
 8007fb6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007fba:	45f4      	cmp	ip, lr
 8007fbc:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007fc0:	f849 1b04 	str.w	r1, [r9], #4
 8007fc4:	d8e4      	bhi.n	8007f90 <__multiply+0xa8>
 8007fc6:	9901      	ldr	r1, [sp, #4]
 8007fc8:	5072      	str	r2, [r6, r1]
 8007fca:	9a03      	ldr	r2, [sp, #12]
 8007fcc:	3304      	adds	r3, #4
 8007fce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007fd2:	f1b9 0f00 	cmp.w	r9, #0
 8007fd6:	d01f      	beq.n	8008018 <__multiply+0x130>
 8007fd8:	46b6      	mov	lr, r6
 8007fda:	f04f 0a00 	mov.w	sl, #0
 8007fde:	6834      	ldr	r4, [r6, #0]
 8007fe0:	f105 0114 	add.w	r1, r5, #20
 8007fe4:	880a      	ldrh	r2, [r1, #0]
 8007fe6:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007fea:	b2a4      	uxth	r4, r4
 8007fec:	fb09 b202 	mla	r2, r9, r2, fp
 8007ff0:	4492      	add	sl, r2
 8007ff2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007ff6:	f84e 4b04 	str.w	r4, [lr], #4
 8007ffa:	f851 4b04 	ldr.w	r4, [r1], #4
 8007ffe:	f8be 2000 	ldrh.w	r2, [lr]
 8008002:	0c24      	lsrs	r4, r4, #16
 8008004:	fb09 2404 	mla	r4, r9, r4, r2
 8008008:	458c      	cmp	ip, r1
 800800a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800800e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008012:	d8e7      	bhi.n	8007fe4 <__multiply+0xfc>
 8008014:	9a01      	ldr	r2, [sp, #4]
 8008016:	50b4      	str	r4, [r6, r2]
 8008018:	3604      	adds	r6, #4
 800801a:	e7a3      	b.n	8007f64 <__multiply+0x7c>
 800801c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1a5      	bne.n	8007f70 <__multiply+0x88>
 8008024:	3f01      	subs	r7, #1
 8008026:	e7a1      	b.n	8007f6c <__multiply+0x84>
 8008028:	0800a189 	.word	0x0800a189
 800802c:	0800a1f9 	.word	0x0800a1f9

08008030 <__pow5mult>:
 8008030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008034:	4615      	mov	r5, r2
 8008036:	f012 0203 	ands.w	r2, r2, #3
 800803a:	4606      	mov	r6, r0
 800803c:	460f      	mov	r7, r1
 800803e:	d007      	beq.n	8008050 <__pow5mult+0x20>
 8008040:	4c1a      	ldr	r4, [pc, #104]	; (80080ac <__pow5mult+0x7c>)
 8008042:	3a01      	subs	r2, #1
 8008044:	2300      	movs	r3, #0
 8008046:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800804a:	f7ff fe9f 	bl	8007d8c <__multadd>
 800804e:	4607      	mov	r7, r0
 8008050:	10ad      	asrs	r5, r5, #2
 8008052:	d027      	beq.n	80080a4 <__pow5mult+0x74>
 8008054:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8008056:	b944      	cbnz	r4, 800806a <__pow5mult+0x3a>
 8008058:	f240 2171 	movw	r1, #625	; 0x271
 800805c:	4630      	mov	r0, r6
 800805e:	f7ff ff2d 	bl	8007ebc <__i2b>
 8008062:	2300      	movs	r3, #0
 8008064:	4604      	mov	r4, r0
 8008066:	64b0      	str	r0, [r6, #72]	; 0x48
 8008068:	6003      	str	r3, [r0, #0]
 800806a:	f04f 0900 	mov.w	r9, #0
 800806e:	07eb      	lsls	r3, r5, #31
 8008070:	d50a      	bpl.n	8008088 <__pow5mult+0x58>
 8008072:	4639      	mov	r1, r7
 8008074:	4622      	mov	r2, r4
 8008076:	4630      	mov	r0, r6
 8008078:	f7ff ff36 	bl	8007ee8 <__multiply>
 800807c:	4680      	mov	r8, r0
 800807e:	4639      	mov	r1, r7
 8008080:	4630      	mov	r0, r6
 8008082:	f7ff fe7a 	bl	8007d7a <_Bfree>
 8008086:	4647      	mov	r7, r8
 8008088:	106d      	asrs	r5, r5, #1
 800808a:	d00b      	beq.n	80080a4 <__pow5mult+0x74>
 800808c:	6820      	ldr	r0, [r4, #0]
 800808e:	b938      	cbnz	r0, 80080a0 <__pow5mult+0x70>
 8008090:	4622      	mov	r2, r4
 8008092:	4621      	mov	r1, r4
 8008094:	4630      	mov	r0, r6
 8008096:	f7ff ff27 	bl	8007ee8 <__multiply>
 800809a:	6020      	str	r0, [r4, #0]
 800809c:	f8c0 9000 	str.w	r9, [r0]
 80080a0:	4604      	mov	r4, r0
 80080a2:	e7e4      	b.n	800806e <__pow5mult+0x3e>
 80080a4:	4638      	mov	r0, r7
 80080a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080aa:	bf00      	nop
 80080ac:	0800a350 	.word	0x0800a350

080080b0 <__lshift>:
 80080b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b4:	460c      	mov	r4, r1
 80080b6:	4607      	mov	r7, r0
 80080b8:	4691      	mov	r9, r2
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	6849      	ldr	r1, [r1, #4]
 80080be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080c2:	68a3      	ldr	r3, [r4, #8]
 80080c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080c8:	f108 0601 	add.w	r6, r8, #1
 80080cc:	42b3      	cmp	r3, r6
 80080ce:	db0b      	blt.n	80080e8 <__lshift+0x38>
 80080d0:	4638      	mov	r0, r7
 80080d2:	f7ff fe2d 	bl	8007d30 <_Balloc>
 80080d6:	4605      	mov	r5, r0
 80080d8:	b948      	cbnz	r0, 80080ee <__lshift+0x3e>
 80080da:	4602      	mov	r2, r0
 80080dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80080e0:	4b27      	ldr	r3, [pc, #156]	; (8008180 <__lshift+0xd0>)
 80080e2:	4828      	ldr	r0, [pc, #160]	; (8008184 <__lshift+0xd4>)
 80080e4:	f000 ffa2 	bl	800902c <__assert_func>
 80080e8:	3101      	adds	r1, #1
 80080ea:	005b      	lsls	r3, r3, #1
 80080ec:	e7ee      	b.n	80080cc <__lshift+0x1c>
 80080ee:	2300      	movs	r3, #0
 80080f0:	f100 0114 	add.w	r1, r0, #20
 80080f4:	f100 0210 	add.w	r2, r0, #16
 80080f8:	4618      	mov	r0, r3
 80080fa:	4553      	cmp	r3, sl
 80080fc:	db33      	blt.n	8008166 <__lshift+0xb6>
 80080fe:	6920      	ldr	r0, [r4, #16]
 8008100:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008104:	f104 0314 	add.w	r3, r4, #20
 8008108:	f019 091f 	ands.w	r9, r9, #31
 800810c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008110:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008114:	d02b      	beq.n	800816e <__lshift+0xbe>
 8008116:	468a      	mov	sl, r1
 8008118:	2200      	movs	r2, #0
 800811a:	f1c9 0e20 	rsb	lr, r9, #32
 800811e:	6818      	ldr	r0, [r3, #0]
 8008120:	fa00 f009 	lsl.w	r0, r0, r9
 8008124:	4302      	orrs	r2, r0
 8008126:	f84a 2b04 	str.w	r2, [sl], #4
 800812a:	f853 2b04 	ldr.w	r2, [r3], #4
 800812e:	459c      	cmp	ip, r3
 8008130:	fa22 f20e 	lsr.w	r2, r2, lr
 8008134:	d8f3      	bhi.n	800811e <__lshift+0x6e>
 8008136:	ebac 0304 	sub.w	r3, ip, r4
 800813a:	3b15      	subs	r3, #21
 800813c:	f023 0303 	bic.w	r3, r3, #3
 8008140:	3304      	adds	r3, #4
 8008142:	f104 0015 	add.w	r0, r4, #21
 8008146:	4584      	cmp	ip, r0
 8008148:	bf38      	it	cc
 800814a:	2304      	movcc	r3, #4
 800814c:	50ca      	str	r2, [r1, r3]
 800814e:	b10a      	cbz	r2, 8008154 <__lshift+0xa4>
 8008150:	f108 0602 	add.w	r6, r8, #2
 8008154:	3e01      	subs	r6, #1
 8008156:	4638      	mov	r0, r7
 8008158:	4621      	mov	r1, r4
 800815a:	612e      	str	r6, [r5, #16]
 800815c:	f7ff fe0d 	bl	8007d7a <_Bfree>
 8008160:	4628      	mov	r0, r5
 8008162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008166:	f842 0f04 	str.w	r0, [r2, #4]!
 800816a:	3301      	adds	r3, #1
 800816c:	e7c5      	b.n	80080fa <__lshift+0x4a>
 800816e:	3904      	subs	r1, #4
 8008170:	f853 2b04 	ldr.w	r2, [r3], #4
 8008174:	459c      	cmp	ip, r3
 8008176:	f841 2f04 	str.w	r2, [r1, #4]!
 800817a:	d8f9      	bhi.n	8008170 <__lshift+0xc0>
 800817c:	e7ea      	b.n	8008154 <__lshift+0xa4>
 800817e:	bf00      	nop
 8008180:	0800a189 	.word	0x0800a189
 8008184:	0800a1f9 	.word	0x0800a1f9

08008188 <__mcmp>:
 8008188:	4603      	mov	r3, r0
 800818a:	690a      	ldr	r2, [r1, #16]
 800818c:	6900      	ldr	r0, [r0, #16]
 800818e:	b530      	push	{r4, r5, lr}
 8008190:	1a80      	subs	r0, r0, r2
 8008192:	d10d      	bne.n	80081b0 <__mcmp+0x28>
 8008194:	3314      	adds	r3, #20
 8008196:	3114      	adds	r1, #20
 8008198:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800819c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081a8:	4295      	cmp	r5, r2
 80081aa:	d002      	beq.n	80081b2 <__mcmp+0x2a>
 80081ac:	d304      	bcc.n	80081b8 <__mcmp+0x30>
 80081ae:	2001      	movs	r0, #1
 80081b0:	bd30      	pop	{r4, r5, pc}
 80081b2:	42a3      	cmp	r3, r4
 80081b4:	d3f4      	bcc.n	80081a0 <__mcmp+0x18>
 80081b6:	e7fb      	b.n	80081b0 <__mcmp+0x28>
 80081b8:	f04f 30ff 	mov.w	r0, #4294967295
 80081bc:	e7f8      	b.n	80081b0 <__mcmp+0x28>
	...

080081c0 <__mdiff>:
 80081c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c4:	460c      	mov	r4, r1
 80081c6:	4606      	mov	r6, r0
 80081c8:	4611      	mov	r1, r2
 80081ca:	4620      	mov	r0, r4
 80081cc:	4692      	mov	sl, r2
 80081ce:	f7ff ffdb 	bl	8008188 <__mcmp>
 80081d2:	1e05      	subs	r5, r0, #0
 80081d4:	d111      	bne.n	80081fa <__mdiff+0x3a>
 80081d6:	4629      	mov	r1, r5
 80081d8:	4630      	mov	r0, r6
 80081da:	f7ff fda9 	bl	8007d30 <_Balloc>
 80081de:	4602      	mov	r2, r0
 80081e0:	b928      	cbnz	r0, 80081ee <__mdiff+0x2e>
 80081e2:	f240 2132 	movw	r1, #562	; 0x232
 80081e6:	4b3c      	ldr	r3, [pc, #240]	; (80082d8 <__mdiff+0x118>)
 80081e8:	483c      	ldr	r0, [pc, #240]	; (80082dc <__mdiff+0x11c>)
 80081ea:	f000 ff1f 	bl	800902c <__assert_func>
 80081ee:	2301      	movs	r3, #1
 80081f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80081f4:	4610      	mov	r0, r2
 80081f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081fa:	bfa4      	itt	ge
 80081fc:	4653      	movge	r3, sl
 80081fe:	46a2      	movge	sl, r4
 8008200:	4630      	mov	r0, r6
 8008202:	f8da 1004 	ldr.w	r1, [sl, #4]
 8008206:	bfa6      	itte	ge
 8008208:	461c      	movge	r4, r3
 800820a:	2500      	movge	r5, #0
 800820c:	2501      	movlt	r5, #1
 800820e:	f7ff fd8f 	bl	8007d30 <_Balloc>
 8008212:	4602      	mov	r2, r0
 8008214:	b918      	cbnz	r0, 800821e <__mdiff+0x5e>
 8008216:	f44f 7110 	mov.w	r1, #576	; 0x240
 800821a:	4b2f      	ldr	r3, [pc, #188]	; (80082d8 <__mdiff+0x118>)
 800821c:	e7e4      	b.n	80081e8 <__mdiff+0x28>
 800821e:	f100 0814 	add.w	r8, r0, #20
 8008222:	f8da 7010 	ldr.w	r7, [sl, #16]
 8008226:	60c5      	str	r5, [r0, #12]
 8008228:	f04f 0c00 	mov.w	ip, #0
 800822c:	f10a 0514 	add.w	r5, sl, #20
 8008230:	f10a 0010 	add.w	r0, sl, #16
 8008234:	46c2      	mov	sl, r8
 8008236:	6926      	ldr	r6, [r4, #16]
 8008238:	f104 0914 	add.w	r9, r4, #20
 800823c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008240:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008244:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008248:	f859 3b04 	ldr.w	r3, [r9], #4
 800824c:	fa1f f18b 	uxth.w	r1, fp
 8008250:	4461      	add	r1, ip
 8008252:	fa1f fc83 	uxth.w	ip, r3
 8008256:	0c1b      	lsrs	r3, r3, #16
 8008258:	eba1 010c 	sub.w	r1, r1, ip
 800825c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008260:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008264:	b289      	uxth	r1, r1
 8008266:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800826a:	454e      	cmp	r6, r9
 800826c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008270:	f84a 3b04 	str.w	r3, [sl], #4
 8008274:	d8e6      	bhi.n	8008244 <__mdiff+0x84>
 8008276:	1b33      	subs	r3, r6, r4
 8008278:	3b15      	subs	r3, #21
 800827a:	f023 0303 	bic.w	r3, r3, #3
 800827e:	3415      	adds	r4, #21
 8008280:	3304      	adds	r3, #4
 8008282:	42a6      	cmp	r6, r4
 8008284:	bf38      	it	cc
 8008286:	2304      	movcc	r3, #4
 8008288:	441d      	add	r5, r3
 800828a:	4443      	add	r3, r8
 800828c:	461e      	mov	r6, r3
 800828e:	462c      	mov	r4, r5
 8008290:	4574      	cmp	r4, lr
 8008292:	d30e      	bcc.n	80082b2 <__mdiff+0xf2>
 8008294:	f10e 0103 	add.w	r1, lr, #3
 8008298:	1b49      	subs	r1, r1, r5
 800829a:	f021 0103 	bic.w	r1, r1, #3
 800829e:	3d03      	subs	r5, #3
 80082a0:	45ae      	cmp	lr, r5
 80082a2:	bf38      	it	cc
 80082a4:	2100      	movcc	r1, #0
 80082a6:	4419      	add	r1, r3
 80082a8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80082ac:	b18b      	cbz	r3, 80082d2 <__mdiff+0x112>
 80082ae:	6117      	str	r7, [r2, #16]
 80082b0:	e7a0      	b.n	80081f4 <__mdiff+0x34>
 80082b2:	f854 8b04 	ldr.w	r8, [r4], #4
 80082b6:	fa1f f188 	uxth.w	r1, r8
 80082ba:	4461      	add	r1, ip
 80082bc:	1408      	asrs	r0, r1, #16
 80082be:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80082c2:	b289      	uxth	r1, r1
 80082c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082cc:	f846 1b04 	str.w	r1, [r6], #4
 80082d0:	e7de      	b.n	8008290 <__mdiff+0xd0>
 80082d2:	3f01      	subs	r7, #1
 80082d4:	e7e8      	b.n	80082a8 <__mdiff+0xe8>
 80082d6:	bf00      	nop
 80082d8:	0800a189 	.word	0x0800a189
 80082dc:	0800a1f9 	.word	0x0800a1f9

080082e0 <__d2b>:
 80082e0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80082e4:	2101      	movs	r1, #1
 80082e6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80082ea:	4690      	mov	r8, r2
 80082ec:	461d      	mov	r5, r3
 80082ee:	f7ff fd1f 	bl	8007d30 <_Balloc>
 80082f2:	4604      	mov	r4, r0
 80082f4:	b930      	cbnz	r0, 8008304 <__d2b+0x24>
 80082f6:	4602      	mov	r2, r0
 80082f8:	f240 310a 	movw	r1, #778	; 0x30a
 80082fc:	4b24      	ldr	r3, [pc, #144]	; (8008390 <__d2b+0xb0>)
 80082fe:	4825      	ldr	r0, [pc, #148]	; (8008394 <__d2b+0xb4>)
 8008300:	f000 fe94 	bl	800902c <__assert_func>
 8008304:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008308:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800830c:	bb2d      	cbnz	r5, 800835a <__d2b+0x7a>
 800830e:	9301      	str	r3, [sp, #4]
 8008310:	f1b8 0300 	subs.w	r3, r8, #0
 8008314:	d026      	beq.n	8008364 <__d2b+0x84>
 8008316:	4668      	mov	r0, sp
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	f7ff fda1 	bl	8007e60 <__lo0bits>
 800831e:	9900      	ldr	r1, [sp, #0]
 8008320:	b1f0      	cbz	r0, 8008360 <__d2b+0x80>
 8008322:	9a01      	ldr	r2, [sp, #4]
 8008324:	f1c0 0320 	rsb	r3, r0, #32
 8008328:	fa02 f303 	lsl.w	r3, r2, r3
 800832c:	430b      	orrs	r3, r1
 800832e:	40c2      	lsrs	r2, r0
 8008330:	6163      	str	r3, [r4, #20]
 8008332:	9201      	str	r2, [sp, #4]
 8008334:	9b01      	ldr	r3, [sp, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	bf14      	ite	ne
 800833a:	2102      	movne	r1, #2
 800833c:	2101      	moveq	r1, #1
 800833e:	61a3      	str	r3, [r4, #24]
 8008340:	6121      	str	r1, [r4, #16]
 8008342:	b1c5      	cbz	r5, 8008376 <__d2b+0x96>
 8008344:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008348:	4405      	add	r5, r0
 800834a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800834e:	603d      	str	r5, [r7, #0]
 8008350:	6030      	str	r0, [r6, #0]
 8008352:	4620      	mov	r0, r4
 8008354:	b002      	add	sp, #8
 8008356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800835a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800835e:	e7d6      	b.n	800830e <__d2b+0x2e>
 8008360:	6161      	str	r1, [r4, #20]
 8008362:	e7e7      	b.n	8008334 <__d2b+0x54>
 8008364:	a801      	add	r0, sp, #4
 8008366:	f7ff fd7b 	bl	8007e60 <__lo0bits>
 800836a:	2101      	movs	r1, #1
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	6121      	str	r1, [r4, #16]
 8008370:	6163      	str	r3, [r4, #20]
 8008372:	3020      	adds	r0, #32
 8008374:	e7e5      	b.n	8008342 <__d2b+0x62>
 8008376:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800837a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800837e:	6038      	str	r0, [r7, #0]
 8008380:	6918      	ldr	r0, [r3, #16]
 8008382:	f7ff fd4d 	bl	8007e20 <__hi0bits>
 8008386:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800838a:	6031      	str	r1, [r6, #0]
 800838c:	e7e1      	b.n	8008352 <__d2b+0x72>
 800838e:	bf00      	nop
 8008390:	0800a189 	.word	0x0800a189
 8008394:	0800a1f9 	.word	0x0800a1f9

08008398 <frexp>:
 8008398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800839a:	4617      	mov	r7, r2
 800839c:	2200      	movs	r2, #0
 800839e:	603a      	str	r2, [r7, #0]
 80083a0:	4a14      	ldr	r2, [pc, #80]	; (80083f4 <frexp+0x5c>)
 80083a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80083a6:	4296      	cmp	r6, r2
 80083a8:	4604      	mov	r4, r0
 80083aa:	460d      	mov	r5, r1
 80083ac:	460b      	mov	r3, r1
 80083ae:	dc1e      	bgt.n	80083ee <frexp+0x56>
 80083b0:	4602      	mov	r2, r0
 80083b2:	4332      	orrs	r2, r6
 80083b4:	d01b      	beq.n	80083ee <frexp+0x56>
 80083b6:	4a10      	ldr	r2, [pc, #64]	; (80083f8 <frexp+0x60>)
 80083b8:	400a      	ands	r2, r1
 80083ba:	b952      	cbnz	r2, 80083d2 <frexp+0x3a>
 80083bc:	2200      	movs	r2, #0
 80083be:	4b0f      	ldr	r3, [pc, #60]	; (80083fc <frexp+0x64>)
 80083c0:	f7f8 f88a 	bl	80004d8 <__aeabi_dmul>
 80083c4:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80083c8:	4604      	mov	r4, r0
 80083ca:	460b      	mov	r3, r1
 80083cc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80083d0:	603a      	str	r2, [r7, #0]
 80083d2:	683a      	ldr	r2, [r7, #0]
 80083d4:	1536      	asrs	r6, r6, #20
 80083d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80083da:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 80083de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80083e2:	4416      	add	r6, r2
 80083e4:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 80083e8:	603e      	str	r6, [r7, #0]
 80083ea:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 80083ee:	4620      	mov	r0, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083f4:	7fefffff 	.word	0x7fefffff
 80083f8:	7ff00000 	.word	0x7ff00000
 80083fc:	43500000 	.word	0x43500000

08008400 <__sread>:
 8008400:	b510      	push	{r4, lr}
 8008402:	460c      	mov	r4, r1
 8008404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008408:	f001 f8f0 	bl	80095ec <_read_r>
 800840c:	2800      	cmp	r0, #0
 800840e:	bfab      	itete	ge
 8008410:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8008412:	89a3      	ldrhlt	r3, [r4, #12]
 8008414:	181b      	addge	r3, r3, r0
 8008416:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800841a:	bfac      	ite	ge
 800841c:	6523      	strge	r3, [r4, #80]	; 0x50
 800841e:	81a3      	strhlt	r3, [r4, #12]
 8008420:	bd10      	pop	{r4, pc}

08008422 <__swrite>:
 8008422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008426:	461f      	mov	r7, r3
 8008428:	898b      	ldrh	r3, [r1, #12]
 800842a:	4605      	mov	r5, r0
 800842c:	05db      	lsls	r3, r3, #23
 800842e:	460c      	mov	r4, r1
 8008430:	4616      	mov	r6, r2
 8008432:	d505      	bpl.n	8008440 <__swrite+0x1e>
 8008434:	2302      	movs	r3, #2
 8008436:	2200      	movs	r2, #0
 8008438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800843c:	f001 f898 	bl	8009570 <_lseek_r>
 8008440:	89a3      	ldrh	r3, [r4, #12]
 8008442:	4632      	mov	r2, r6
 8008444:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008448:	81a3      	strh	r3, [r4, #12]
 800844a:	4628      	mov	r0, r5
 800844c:	463b      	mov	r3, r7
 800844e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008452:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008456:	f000 bd97 	b.w	8008f88 <_write_r>

0800845a <__sseek>:
 800845a:	b510      	push	{r4, lr}
 800845c:	460c      	mov	r4, r1
 800845e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008462:	f001 f885 	bl	8009570 <_lseek_r>
 8008466:	1c43      	adds	r3, r0, #1
 8008468:	89a3      	ldrh	r3, [r4, #12]
 800846a:	bf15      	itete	ne
 800846c:	6520      	strne	r0, [r4, #80]	; 0x50
 800846e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008472:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008476:	81a3      	strheq	r3, [r4, #12]
 8008478:	bf18      	it	ne
 800847a:	81a3      	strhne	r3, [r4, #12]
 800847c:	bd10      	pop	{r4, pc}

0800847e <__sclose>:
 800847e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008482:	f000 be1f 	b.w	80090c4 <_close_r>

08008486 <strncpy>:
 8008486:	4603      	mov	r3, r0
 8008488:	b510      	push	{r4, lr}
 800848a:	3901      	subs	r1, #1
 800848c:	b132      	cbz	r2, 800849c <strncpy+0x16>
 800848e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008492:	3a01      	subs	r2, #1
 8008494:	f803 4b01 	strb.w	r4, [r3], #1
 8008498:	2c00      	cmp	r4, #0
 800849a:	d1f7      	bne.n	800848c <strncpy+0x6>
 800849c:	2100      	movs	r1, #0
 800849e:	441a      	add	r2, r3
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d100      	bne.n	80084a6 <strncpy+0x20>
 80084a4:	bd10      	pop	{r4, pc}
 80084a6:	f803 1b01 	strb.w	r1, [r3], #1
 80084aa:	e7f9      	b.n	80084a0 <strncpy+0x1a>

080084ac <__ssprint_r>:
 80084ac:	6893      	ldr	r3, [r2, #8]
 80084ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b2:	4680      	mov	r8, r0
 80084b4:	460c      	mov	r4, r1
 80084b6:	4617      	mov	r7, r2
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d061      	beq.n	8008580 <__ssprint_r+0xd4>
 80084bc:	2300      	movs	r3, #0
 80084be:	469b      	mov	fp, r3
 80084c0:	f8d2 a000 	ldr.w	sl, [r2]
 80084c4:	9301      	str	r3, [sp, #4]
 80084c6:	f1bb 0f00 	cmp.w	fp, #0
 80084ca:	d02b      	beq.n	8008524 <__ssprint_r+0x78>
 80084cc:	68a6      	ldr	r6, [r4, #8]
 80084ce:	45b3      	cmp	fp, r6
 80084d0:	d342      	bcc.n	8008558 <__ssprint_r+0xac>
 80084d2:	89a2      	ldrh	r2, [r4, #12]
 80084d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084d8:	d03e      	beq.n	8008558 <__ssprint_r+0xac>
 80084da:	6825      	ldr	r5, [r4, #0]
 80084dc:	6921      	ldr	r1, [r4, #16]
 80084de:	eba5 0901 	sub.w	r9, r5, r1
 80084e2:	6965      	ldr	r5, [r4, #20]
 80084e4:	f109 0001 	add.w	r0, r9, #1
 80084e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084f0:	106d      	asrs	r5, r5, #1
 80084f2:	4458      	add	r0, fp
 80084f4:	4285      	cmp	r5, r0
 80084f6:	bf38      	it	cc
 80084f8:	4605      	movcc	r5, r0
 80084fa:	0553      	lsls	r3, r2, #21
 80084fc:	d545      	bpl.n	800858a <__ssprint_r+0xde>
 80084fe:	4629      	mov	r1, r5
 8008500:	4640      	mov	r0, r8
 8008502:	f7fb fac7 	bl	8003a94 <_malloc_r>
 8008506:	4606      	mov	r6, r0
 8008508:	b9a0      	cbnz	r0, 8008534 <__ssprint_r+0x88>
 800850a:	230c      	movs	r3, #12
 800850c:	f8c8 3000 	str.w	r3, [r8]
 8008510:	89a3      	ldrh	r3, [r4, #12]
 8008512:	f04f 30ff 	mov.w	r0, #4294967295
 8008516:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800851a:	81a3      	strh	r3, [r4, #12]
 800851c:	2300      	movs	r3, #0
 800851e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8008522:	e02f      	b.n	8008584 <__ssprint_r+0xd8>
 8008524:	f8da 3000 	ldr.w	r3, [sl]
 8008528:	f8da b004 	ldr.w	fp, [sl, #4]
 800852c:	9301      	str	r3, [sp, #4]
 800852e:	f10a 0a08 	add.w	sl, sl, #8
 8008532:	e7c8      	b.n	80084c6 <__ssprint_r+0x1a>
 8008534:	464a      	mov	r2, r9
 8008536:	6921      	ldr	r1, [r4, #16]
 8008538:	f7ff fbec 	bl	8007d14 <memcpy>
 800853c:	89a2      	ldrh	r2, [r4, #12]
 800853e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008542:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008546:	81a2      	strh	r2, [r4, #12]
 8008548:	6126      	str	r6, [r4, #16]
 800854a:	444e      	add	r6, r9
 800854c:	6026      	str	r6, [r4, #0]
 800854e:	465e      	mov	r6, fp
 8008550:	6165      	str	r5, [r4, #20]
 8008552:	eba5 0509 	sub.w	r5, r5, r9
 8008556:	60a5      	str	r5, [r4, #8]
 8008558:	455e      	cmp	r6, fp
 800855a:	bf28      	it	cs
 800855c:	465e      	movcs	r6, fp
 800855e:	9901      	ldr	r1, [sp, #4]
 8008560:	4632      	mov	r2, r6
 8008562:	6820      	ldr	r0, [r4, #0]
 8008564:	f001 f828 	bl	80095b8 <memmove>
 8008568:	68a2      	ldr	r2, [r4, #8]
 800856a:	1b92      	subs	r2, r2, r6
 800856c:	60a2      	str	r2, [r4, #8]
 800856e:	6822      	ldr	r2, [r4, #0]
 8008570:	4432      	add	r2, r6
 8008572:	6022      	str	r2, [r4, #0]
 8008574:	68ba      	ldr	r2, [r7, #8]
 8008576:	eba2 030b 	sub.w	r3, r2, fp
 800857a:	60bb      	str	r3, [r7, #8]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1d1      	bne.n	8008524 <__ssprint_r+0x78>
 8008580:	2000      	movs	r0, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	b003      	add	sp, #12
 8008586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800858a:	462a      	mov	r2, r5
 800858c:	4640      	mov	r0, r8
 800858e:	f001 f83f 	bl	8009610 <_realloc_r>
 8008592:	4606      	mov	r6, r0
 8008594:	2800      	cmp	r0, #0
 8008596:	d1d7      	bne.n	8008548 <__ssprint_r+0x9c>
 8008598:	4640      	mov	r0, r8
 800859a:	6921      	ldr	r1, [r4, #16]
 800859c:	f7ff fa58 	bl	8007a50 <_free_r>
 80085a0:	e7b3      	b.n	800850a <__ssprint_r+0x5e>

080085a2 <__sprint_r>:
 80085a2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a6:	6893      	ldr	r3, [r2, #8]
 80085a8:	4680      	mov	r8, r0
 80085aa:	460f      	mov	r7, r1
 80085ac:	4614      	mov	r4, r2
 80085ae:	b91b      	cbnz	r3, 80085b8 <__sprint_r+0x16>
 80085b0:	4618      	mov	r0, r3
 80085b2:	6053      	str	r3, [r2, #4]
 80085b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80085ba:	049d      	lsls	r5, r3, #18
 80085bc:	d520      	bpl.n	8008600 <__sprint_r+0x5e>
 80085be:	6815      	ldr	r5, [r2, #0]
 80085c0:	3508      	adds	r5, #8
 80085c2:	f04f 0900 	mov.w	r9, #0
 80085c6:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 80085ca:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80085ce:	45ca      	cmp	sl, r9
 80085d0:	dc0b      	bgt.n	80085ea <__sprint_r+0x48>
 80085d2:	68a0      	ldr	r0, [r4, #8]
 80085d4:	f026 0603 	bic.w	r6, r6, #3
 80085d8:	1b80      	subs	r0, r0, r6
 80085da:	60a0      	str	r0, [r4, #8]
 80085dc:	3508      	adds	r5, #8
 80085de:	2800      	cmp	r0, #0
 80085e0:	d1ef      	bne.n	80085c2 <__sprint_r+0x20>
 80085e2:	2300      	movs	r3, #0
 80085e4:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80085e8:	e7e4      	b.n	80085b4 <__sprint_r+0x12>
 80085ea:	463a      	mov	r2, r7
 80085ec:	4640      	mov	r0, r8
 80085ee:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80085f2:	f000 fe22 	bl	800923a <_fputwc_r>
 80085f6:	1c43      	adds	r3, r0, #1
 80085f8:	d0f3      	beq.n	80085e2 <__sprint_r+0x40>
 80085fa:	f109 0901 	add.w	r9, r9, #1
 80085fe:	e7e6      	b.n	80085ce <__sprint_r+0x2c>
 8008600:	f000 fe56 	bl	80092b0 <__sfvwrite_r>
 8008604:	e7ed      	b.n	80085e2 <__sprint_r+0x40>
	...

08008608 <_vfiprintf_r>:
 8008608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800860c:	b0bb      	sub	sp, #236	; 0xec
 800860e:	460f      	mov	r7, r1
 8008610:	461d      	mov	r5, r3
 8008612:	461c      	mov	r4, r3
 8008614:	4681      	mov	r9, r0
 8008616:	9202      	str	r2, [sp, #8]
 8008618:	b118      	cbz	r0, 8008622 <_vfiprintf_r+0x1a>
 800861a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800861c:	b90b      	cbnz	r3, 8008622 <_vfiprintf_r+0x1a>
 800861e:	f7ff f987 	bl	8007930 <__sinit>
 8008622:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008624:	07d8      	lsls	r0, r3, #31
 8008626:	d405      	bmi.n	8008634 <_vfiprintf_r+0x2c>
 8008628:	89bb      	ldrh	r3, [r7, #12]
 800862a:	0599      	lsls	r1, r3, #22
 800862c:	d402      	bmi.n	8008634 <_vfiprintf_r+0x2c>
 800862e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008630:	f7ff faf4 	bl	8007c1c <__retarget_lock_acquire_recursive>
 8008634:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008638:	049a      	lsls	r2, r3, #18
 800863a:	d406      	bmi.n	800864a <_vfiprintf_r+0x42>
 800863c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008640:	81bb      	strh	r3, [r7, #12]
 8008642:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008644:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008648:	667b      	str	r3, [r7, #100]	; 0x64
 800864a:	89bb      	ldrh	r3, [r7, #12]
 800864c:	071e      	lsls	r6, r3, #28
 800864e:	d501      	bpl.n	8008654 <_vfiprintf_r+0x4c>
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	b9ab      	cbnz	r3, 8008680 <_vfiprintf_r+0x78>
 8008654:	4639      	mov	r1, r7
 8008656:	4648      	mov	r0, r9
 8008658:	f7fe f9ba 	bl	80069d0 <__swsetup_r>
 800865c:	b180      	cbz	r0, 8008680 <_vfiprintf_r+0x78>
 800865e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008660:	07d8      	lsls	r0, r3, #31
 8008662:	d506      	bpl.n	8008672 <_vfiprintf_r+0x6a>
 8008664:	f04f 33ff 	mov.w	r3, #4294967295
 8008668:	9303      	str	r3, [sp, #12]
 800866a:	9803      	ldr	r0, [sp, #12]
 800866c:	b03b      	add	sp, #236	; 0xec
 800866e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008672:	89bb      	ldrh	r3, [r7, #12]
 8008674:	0599      	lsls	r1, r3, #22
 8008676:	d4f5      	bmi.n	8008664 <_vfiprintf_r+0x5c>
 8008678:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800867a:	f7ff fad0 	bl	8007c1e <__retarget_lock_release_recursive>
 800867e:	e7f1      	b.n	8008664 <_vfiprintf_r+0x5c>
 8008680:	89bb      	ldrh	r3, [r7, #12]
 8008682:	f003 021a 	and.w	r2, r3, #26
 8008686:	2a0a      	cmp	r2, #10
 8008688:	d113      	bne.n	80086b2 <_vfiprintf_r+0xaa>
 800868a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800868e:	2a00      	cmp	r2, #0
 8008690:	db0f      	blt.n	80086b2 <_vfiprintf_r+0xaa>
 8008692:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008694:	07d2      	lsls	r2, r2, #31
 8008696:	d404      	bmi.n	80086a2 <_vfiprintf_r+0x9a>
 8008698:	059e      	lsls	r6, r3, #22
 800869a:	d402      	bmi.n	80086a2 <_vfiprintf_r+0x9a>
 800869c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800869e:	f7ff fabe 	bl	8007c1e <__retarget_lock_release_recursive>
 80086a2:	462b      	mov	r3, r5
 80086a4:	4639      	mov	r1, r7
 80086a6:	4648      	mov	r0, r9
 80086a8:	9a02      	ldr	r2, [sp, #8]
 80086aa:	f000 fc2d 	bl	8008f08 <__sbprintf>
 80086ae:	9003      	str	r0, [sp, #12]
 80086b0:	e7db      	b.n	800866a <_vfiprintf_r+0x62>
 80086b2:	2300      	movs	r3, #0
 80086b4:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 80086b8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80086bc:	ae11      	add	r6, sp, #68	; 0x44
 80086be:	960e      	str	r6, [sp, #56]	; 0x38
 80086c0:	9308      	str	r3, [sp, #32]
 80086c2:	930a      	str	r3, [sp, #40]	; 0x28
 80086c4:	9303      	str	r3, [sp, #12]
 80086c6:	9b02      	ldr	r3, [sp, #8]
 80086c8:	461d      	mov	r5, r3
 80086ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086ce:	b10a      	cbz	r2, 80086d4 <_vfiprintf_r+0xcc>
 80086d0:	2a25      	cmp	r2, #37	; 0x25
 80086d2:	d1f9      	bne.n	80086c8 <_vfiprintf_r+0xc0>
 80086d4:	9b02      	ldr	r3, [sp, #8]
 80086d6:	ebb5 0803 	subs.w	r8, r5, r3
 80086da:	d00d      	beq.n	80086f8 <_vfiprintf_r+0xf0>
 80086dc:	e9c6 3800 	strd	r3, r8, [r6]
 80086e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086e2:	4443      	add	r3, r8
 80086e4:	9310      	str	r3, [sp, #64]	; 0x40
 80086e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086e8:	3301      	adds	r3, #1
 80086ea:	2b07      	cmp	r3, #7
 80086ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80086ee:	dc75      	bgt.n	80087dc <_vfiprintf_r+0x1d4>
 80086f0:	3608      	adds	r6, #8
 80086f2:	9b03      	ldr	r3, [sp, #12]
 80086f4:	4443      	add	r3, r8
 80086f6:	9303      	str	r3, [sp, #12]
 80086f8:	782b      	ldrb	r3, [r5, #0]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	f000 83c6 	beq.w	8008e8c <_vfiprintf_r+0x884>
 8008700:	2300      	movs	r3, #0
 8008702:	f04f 31ff 	mov.w	r1, #4294967295
 8008706:	469a      	mov	sl, r3
 8008708:	1c6a      	adds	r2, r5, #1
 800870a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800870e:	9101      	str	r1, [sp, #4]
 8008710:	9304      	str	r3, [sp, #16]
 8008712:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008716:	9202      	str	r2, [sp, #8]
 8008718:	f1a3 0220 	sub.w	r2, r3, #32
 800871c:	2a5a      	cmp	r2, #90	; 0x5a
 800871e:	f200 830e 	bhi.w	8008d3e <_vfiprintf_r+0x736>
 8008722:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008726:	0098      	.short	0x0098
 8008728:	030c030c 	.word	0x030c030c
 800872c:	030c00a0 	.word	0x030c00a0
 8008730:	030c030c 	.word	0x030c030c
 8008734:	030c0080 	.word	0x030c0080
 8008738:	00a3030c 	.word	0x00a3030c
 800873c:	030c00ad 	.word	0x030c00ad
 8008740:	00af00aa 	.word	0x00af00aa
 8008744:	00ca030c 	.word	0x00ca030c
 8008748:	00cd00cd 	.word	0x00cd00cd
 800874c:	00cd00cd 	.word	0x00cd00cd
 8008750:	00cd00cd 	.word	0x00cd00cd
 8008754:	00cd00cd 	.word	0x00cd00cd
 8008758:	030c00cd 	.word	0x030c00cd
 800875c:	030c030c 	.word	0x030c030c
 8008760:	030c030c 	.word	0x030c030c
 8008764:	030c030c 	.word	0x030c030c
 8008768:	030c030c 	.word	0x030c030c
 800876c:	010500f7 	.word	0x010500f7
 8008770:	030c030c 	.word	0x030c030c
 8008774:	030c030c 	.word	0x030c030c
 8008778:	030c030c 	.word	0x030c030c
 800877c:	030c030c 	.word	0x030c030c
 8008780:	030c030c 	.word	0x030c030c
 8008784:	030c014b 	.word	0x030c014b
 8008788:	030c030c 	.word	0x030c030c
 800878c:	030c0191 	.word	0x030c0191
 8008790:	030c026f 	.word	0x030c026f
 8008794:	028d030c 	.word	0x028d030c
 8008798:	030c030c 	.word	0x030c030c
 800879c:	030c030c 	.word	0x030c030c
 80087a0:	030c030c 	.word	0x030c030c
 80087a4:	030c030c 	.word	0x030c030c
 80087a8:	030c030c 	.word	0x030c030c
 80087ac:	010700f7 	.word	0x010700f7
 80087b0:	030c030c 	.word	0x030c030c
 80087b4:	00dd030c 	.word	0x00dd030c
 80087b8:	00f10107 	.word	0x00f10107
 80087bc:	00ea030c 	.word	0x00ea030c
 80087c0:	012e030c 	.word	0x012e030c
 80087c4:	0180014d 	.word	0x0180014d
 80087c8:	030c00f1 	.word	0x030c00f1
 80087cc:	00960191 	.word	0x00960191
 80087d0:	030c0271 	.word	0x030c0271
 80087d4:	0065030c 	.word	0x0065030c
 80087d8:	0096030c 	.word	0x0096030c
 80087dc:	4639      	mov	r1, r7
 80087de:	4648      	mov	r0, r9
 80087e0:	aa0e      	add	r2, sp, #56	; 0x38
 80087e2:	f7ff fede 	bl	80085a2 <__sprint_r>
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f040 832f 	bne.w	8008e4a <_vfiprintf_r+0x842>
 80087ec:	ae11      	add	r6, sp, #68	; 0x44
 80087ee:	e780      	b.n	80086f2 <_vfiprintf_r+0xea>
 80087f0:	4a94      	ldr	r2, [pc, #592]	; (8008a44 <_vfiprintf_r+0x43c>)
 80087f2:	f01a 0f20 	tst.w	sl, #32
 80087f6:	9206      	str	r2, [sp, #24]
 80087f8:	f000 8224 	beq.w	8008c44 <_vfiprintf_r+0x63c>
 80087fc:	3407      	adds	r4, #7
 80087fe:	f024 0b07 	bic.w	fp, r4, #7
 8008802:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8008806:	f01a 0f01 	tst.w	sl, #1
 800880a:	d009      	beq.n	8008820 <_vfiprintf_r+0x218>
 800880c:	ea54 0205 	orrs.w	r2, r4, r5
 8008810:	bf1f      	itttt	ne
 8008812:	2230      	movne	r2, #48	; 0x30
 8008814:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8008818:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800881c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008820:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008824:	e10b      	b.n	8008a3e <_vfiprintf_r+0x436>
 8008826:	4648      	mov	r0, r9
 8008828:	f7ff f9f2 	bl	8007c10 <_localeconv_r>
 800882c:	6843      	ldr	r3, [r0, #4]
 800882e:	4618      	mov	r0, r3
 8008830:	930a      	str	r3, [sp, #40]	; 0x28
 8008832:	f7f7 fc8d 	bl	8000150 <strlen>
 8008836:	9008      	str	r0, [sp, #32]
 8008838:	4648      	mov	r0, r9
 800883a:	f7ff f9e9 	bl	8007c10 <_localeconv_r>
 800883e:	6883      	ldr	r3, [r0, #8]
 8008840:	9307      	str	r3, [sp, #28]
 8008842:	9b08      	ldr	r3, [sp, #32]
 8008844:	b12b      	cbz	r3, 8008852 <_vfiprintf_r+0x24a>
 8008846:	9b07      	ldr	r3, [sp, #28]
 8008848:	b11b      	cbz	r3, 8008852 <_vfiprintf_r+0x24a>
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	b10b      	cbz	r3, 8008852 <_vfiprintf_r+0x24a>
 800884e:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8008852:	9a02      	ldr	r2, [sp, #8]
 8008854:	e75d      	b.n	8008712 <_vfiprintf_r+0x10a>
 8008856:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1f9      	bne.n	8008852 <_vfiprintf_r+0x24a>
 800885e:	2320      	movs	r3, #32
 8008860:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008864:	e7f5      	b.n	8008852 <_vfiprintf_r+0x24a>
 8008866:	f04a 0a01 	orr.w	sl, sl, #1
 800886a:	e7f2      	b.n	8008852 <_vfiprintf_r+0x24a>
 800886c:	f854 3b04 	ldr.w	r3, [r4], #4
 8008870:	2b00      	cmp	r3, #0
 8008872:	9304      	str	r3, [sp, #16]
 8008874:	daed      	bge.n	8008852 <_vfiprintf_r+0x24a>
 8008876:	425b      	negs	r3, r3
 8008878:	9304      	str	r3, [sp, #16]
 800887a:	f04a 0a04 	orr.w	sl, sl, #4
 800887e:	e7e8      	b.n	8008852 <_vfiprintf_r+0x24a>
 8008880:	232b      	movs	r3, #43	; 0x2b
 8008882:	e7ed      	b.n	8008860 <_vfiprintf_r+0x258>
 8008884:	9a02      	ldr	r2, [sp, #8]
 8008886:	f812 3b01 	ldrb.w	r3, [r2], #1
 800888a:	2b2a      	cmp	r3, #42	; 0x2a
 800888c:	d112      	bne.n	80088b4 <_vfiprintf_r+0x2ac>
 800888e:	f854 0b04 	ldr.w	r0, [r4], #4
 8008892:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8008896:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800889a:	e7da      	b.n	8008852 <_vfiprintf_r+0x24a>
 800889c:	200a      	movs	r0, #10
 800889e:	9b01      	ldr	r3, [sp, #4]
 80088a0:	fb00 1303 	mla	r3, r0, r3, r1
 80088a4:	9301      	str	r3, [sp, #4]
 80088a6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80088aa:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80088ae:	2909      	cmp	r1, #9
 80088b0:	d9f4      	bls.n	800889c <_vfiprintf_r+0x294>
 80088b2:	e730      	b.n	8008716 <_vfiprintf_r+0x10e>
 80088b4:	2100      	movs	r1, #0
 80088b6:	9101      	str	r1, [sp, #4]
 80088b8:	e7f7      	b.n	80088aa <_vfiprintf_r+0x2a2>
 80088ba:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80088be:	e7c8      	b.n	8008852 <_vfiprintf_r+0x24a>
 80088c0:	2100      	movs	r1, #0
 80088c2:	9a02      	ldr	r2, [sp, #8]
 80088c4:	9104      	str	r1, [sp, #16]
 80088c6:	200a      	movs	r0, #10
 80088c8:	9904      	ldr	r1, [sp, #16]
 80088ca:	3b30      	subs	r3, #48	; 0x30
 80088cc:	fb00 3301 	mla	r3, r0, r1, r3
 80088d0:	9304      	str	r3, [sp, #16]
 80088d2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80088d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80088da:	2909      	cmp	r1, #9
 80088dc:	d9f3      	bls.n	80088c6 <_vfiprintf_r+0x2be>
 80088de:	e71a      	b.n	8008716 <_vfiprintf_r+0x10e>
 80088e0:	9b02      	ldr	r3, [sp, #8]
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	2b68      	cmp	r3, #104	; 0x68
 80088e6:	bf01      	itttt	eq
 80088e8:	9b02      	ldreq	r3, [sp, #8]
 80088ea:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80088ee:	3301      	addeq	r3, #1
 80088f0:	9302      	streq	r3, [sp, #8]
 80088f2:	bf18      	it	ne
 80088f4:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80088f8:	e7ab      	b.n	8008852 <_vfiprintf_r+0x24a>
 80088fa:	9b02      	ldr	r3, [sp, #8]
 80088fc:	781b      	ldrb	r3, [r3, #0]
 80088fe:	2b6c      	cmp	r3, #108	; 0x6c
 8008900:	d105      	bne.n	800890e <_vfiprintf_r+0x306>
 8008902:	9b02      	ldr	r3, [sp, #8]
 8008904:	3301      	adds	r3, #1
 8008906:	9302      	str	r3, [sp, #8]
 8008908:	f04a 0a20 	orr.w	sl, sl, #32
 800890c:	e7a1      	b.n	8008852 <_vfiprintf_r+0x24a>
 800890e:	f04a 0a10 	orr.w	sl, sl, #16
 8008912:	e79e      	b.n	8008852 <_vfiprintf_r+0x24a>
 8008914:	46a3      	mov	fp, r4
 8008916:	2100      	movs	r1, #0
 8008918:	f85b 3b04 	ldr.w	r3, [fp], #4
 800891c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 8008920:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8008924:	2301      	movs	r3, #1
 8008926:	460d      	mov	r5, r1
 8008928:	9301      	str	r3, [sp, #4]
 800892a:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800892e:	e0a0      	b.n	8008a72 <_vfiprintf_r+0x46a>
 8008930:	f04a 0a10 	orr.w	sl, sl, #16
 8008934:	f01a 0f20 	tst.w	sl, #32
 8008938:	d010      	beq.n	800895c <_vfiprintf_r+0x354>
 800893a:	3407      	adds	r4, #7
 800893c:	f024 0b07 	bic.w	fp, r4, #7
 8008940:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8008944:	2c00      	cmp	r4, #0
 8008946:	f175 0300 	sbcs.w	r3, r5, #0
 800894a:	da05      	bge.n	8008958 <_vfiprintf_r+0x350>
 800894c:	232d      	movs	r3, #45	; 0x2d
 800894e:	4264      	negs	r4, r4
 8008950:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008954:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008958:	2301      	movs	r3, #1
 800895a:	e03f      	b.n	80089dc <_vfiprintf_r+0x3d4>
 800895c:	f01a 0f10 	tst.w	sl, #16
 8008960:	f104 0b04 	add.w	fp, r4, #4
 8008964:	d002      	beq.n	800896c <_vfiprintf_r+0x364>
 8008966:	6824      	ldr	r4, [r4, #0]
 8008968:	17e5      	asrs	r5, r4, #31
 800896a:	e7eb      	b.n	8008944 <_vfiprintf_r+0x33c>
 800896c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008970:	6824      	ldr	r4, [r4, #0]
 8008972:	d001      	beq.n	8008978 <_vfiprintf_r+0x370>
 8008974:	b224      	sxth	r4, r4
 8008976:	e7f7      	b.n	8008968 <_vfiprintf_r+0x360>
 8008978:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800897c:	bf18      	it	ne
 800897e:	b264      	sxtbne	r4, r4
 8008980:	e7f2      	b.n	8008968 <_vfiprintf_r+0x360>
 8008982:	f01a 0f20 	tst.w	sl, #32
 8008986:	f854 3b04 	ldr.w	r3, [r4], #4
 800898a:	d005      	beq.n	8008998 <_vfiprintf_r+0x390>
 800898c:	9a03      	ldr	r2, [sp, #12]
 800898e:	4610      	mov	r0, r2
 8008990:	17d1      	asrs	r1, r2, #31
 8008992:	e9c3 0100 	strd	r0, r1, [r3]
 8008996:	e696      	b.n	80086c6 <_vfiprintf_r+0xbe>
 8008998:	f01a 0f10 	tst.w	sl, #16
 800899c:	d002      	beq.n	80089a4 <_vfiprintf_r+0x39c>
 800899e:	9a03      	ldr	r2, [sp, #12]
 80089a0:	601a      	str	r2, [r3, #0]
 80089a2:	e690      	b.n	80086c6 <_vfiprintf_r+0xbe>
 80089a4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80089a8:	d002      	beq.n	80089b0 <_vfiprintf_r+0x3a8>
 80089aa:	9a03      	ldr	r2, [sp, #12]
 80089ac:	801a      	strh	r2, [r3, #0]
 80089ae:	e68a      	b.n	80086c6 <_vfiprintf_r+0xbe>
 80089b0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80089b4:	d0f3      	beq.n	800899e <_vfiprintf_r+0x396>
 80089b6:	9a03      	ldr	r2, [sp, #12]
 80089b8:	701a      	strb	r2, [r3, #0]
 80089ba:	e684      	b.n	80086c6 <_vfiprintf_r+0xbe>
 80089bc:	f04a 0a10 	orr.w	sl, sl, #16
 80089c0:	f01a 0f20 	tst.w	sl, #32
 80089c4:	d01d      	beq.n	8008a02 <_vfiprintf_r+0x3fa>
 80089c6:	3407      	adds	r4, #7
 80089c8:	f024 0b07 	bic.w	fp, r4, #7
 80089cc:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80089d0:	2300      	movs	r3, #0
 80089d2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80089d6:	2200      	movs	r2, #0
 80089d8:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 80089dc:	9a01      	ldr	r2, [sp, #4]
 80089de:	3201      	adds	r2, #1
 80089e0:	f000 8261 	beq.w	8008ea6 <_vfiprintf_r+0x89e>
 80089e4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80089e8:	9205      	str	r2, [sp, #20]
 80089ea:	ea54 0205 	orrs.w	r2, r4, r5
 80089ee:	f040 8260 	bne.w	8008eb2 <_vfiprintf_r+0x8aa>
 80089f2:	9a01      	ldr	r2, [sp, #4]
 80089f4:	2a00      	cmp	r2, #0
 80089f6:	f000 8197 	beq.w	8008d28 <_vfiprintf_r+0x720>
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	f040 825c 	bne.w	8008eb8 <_vfiprintf_r+0x8b0>
 8008a00:	e136      	b.n	8008c70 <_vfiprintf_r+0x668>
 8008a02:	f01a 0f10 	tst.w	sl, #16
 8008a06:	f104 0b04 	add.w	fp, r4, #4
 8008a0a:	d001      	beq.n	8008a10 <_vfiprintf_r+0x408>
 8008a0c:	6824      	ldr	r4, [r4, #0]
 8008a0e:	e003      	b.n	8008a18 <_vfiprintf_r+0x410>
 8008a10:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008a14:	d002      	beq.n	8008a1c <_vfiprintf_r+0x414>
 8008a16:	8824      	ldrh	r4, [r4, #0]
 8008a18:	2500      	movs	r5, #0
 8008a1a:	e7d9      	b.n	80089d0 <_vfiprintf_r+0x3c8>
 8008a1c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008a20:	d0f4      	beq.n	8008a0c <_vfiprintf_r+0x404>
 8008a22:	7824      	ldrb	r4, [r4, #0]
 8008a24:	e7f8      	b.n	8008a18 <_vfiprintf_r+0x410>
 8008a26:	f647 0330 	movw	r3, #30768	; 0x7830
 8008a2a:	46a3      	mov	fp, r4
 8008a2c:	2500      	movs	r5, #0
 8008a2e:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 8008a32:	4b04      	ldr	r3, [pc, #16]	; (8008a44 <_vfiprintf_r+0x43c>)
 8008a34:	f85b 4b04 	ldr.w	r4, [fp], #4
 8008a38:	f04a 0a02 	orr.w	sl, sl, #2
 8008a3c:	9306      	str	r3, [sp, #24]
 8008a3e:	2302      	movs	r3, #2
 8008a40:	e7c9      	b.n	80089d6 <_vfiprintf_r+0x3ce>
 8008a42:	bf00      	nop
 8008a44:	0800a118 	.word	0x0800a118
 8008a48:	46a3      	mov	fp, r4
 8008a4a:	2500      	movs	r5, #0
 8008a4c:	9b01      	ldr	r3, [sp, #4]
 8008a4e:	f85b 8b04 	ldr.w	r8, [fp], #4
 8008a52:	1c5c      	adds	r4, r3, #1
 8008a54:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8008a58:	f000 80cf 	beq.w	8008bfa <_vfiprintf_r+0x5f2>
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	4629      	mov	r1, r5
 8008a60:	4640      	mov	r0, r8
 8008a62:	f7ff f949 	bl	8007cf8 <memchr>
 8008a66:	2800      	cmp	r0, #0
 8008a68:	f000 8173 	beq.w	8008d52 <_vfiprintf_r+0x74a>
 8008a6c:	eba0 0308 	sub.w	r3, r0, r8
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	9b01      	ldr	r3, [sp, #4]
 8008a74:	42ab      	cmp	r3, r5
 8008a76:	bfb8      	it	lt
 8008a78:	462b      	movlt	r3, r5
 8008a7a:	9305      	str	r3, [sp, #20]
 8008a7c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008a80:	b113      	cbz	r3, 8008a88 <_vfiprintf_r+0x480>
 8008a82:	9b05      	ldr	r3, [sp, #20]
 8008a84:	3301      	adds	r3, #1
 8008a86:	9305      	str	r3, [sp, #20]
 8008a88:	f01a 0302 	ands.w	r3, sl, #2
 8008a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008a8e:	bf1e      	ittt	ne
 8008a90:	9b05      	ldrne	r3, [sp, #20]
 8008a92:	3302      	addne	r3, #2
 8008a94:	9305      	strne	r3, [sp, #20]
 8008a96:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008a9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a9c:	d11f      	bne.n	8008ade <_vfiprintf_r+0x4d6>
 8008a9e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008aa2:	1a9c      	subs	r4, r3, r2
 8008aa4:	2c00      	cmp	r4, #0
 8008aa6:	dd1a      	ble.n	8008ade <_vfiprintf_r+0x4d6>
 8008aa8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8008aac:	48b4      	ldr	r0, [pc, #720]	; (8008d80 <_vfiprintf_r+0x778>)
 8008aae:	2c10      	cmp	r4, #16
 8008ab0:	f103 0301 	add.w	r3, r3, #1
 8008ab4:	f106 0108 	add.w	r1, r6, #8
 8008ab8:	6030      	str	r0, [r6, #0]
 8008aba:	f300 814c 	bgt.w	8008d56 <_vfiprintf_r+0x74e>
 8008abe:	6074      	str	r4, [r6, #4]
 8008ac0:	2b07      	cmp	r3, #7
 8008ac2:	4414      	add	r4, r2
 8008ac4:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8008ac8:	f340 8157 	ble.w	8008d7a <_vfiprintf_r+0x772>
 8008acc:	4639      	mov	r1, r7
 8008ace:	4648      	mov	r0, r9
 8008ad0:	aa0e      	add	r2, sp, #56	; 0x38
 8008ad2:	f7ff fd66 	bl	80085a2 <__sprint_r>
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	f040 81b7 	bne.w	8008e4a <_vfiprintf_r+0x842>
 8008adc:	ae11      	add	r6, sp, #68	; 0x44
 8008ade:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008ae2:	b173      	cbz	r3, 8008b02 <_vfiprintf_r+0x4fa>
 8008ae4:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008ae8:	6032      	str	r2, [r6, #0]
 8008aea:	2201      	movs	r2, #1
 8008aec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008aee:	6072      	str	r2, [r6, #4]
 8008af0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008af2:	3301      	adds	r3, #1
 8008af4:	3201      	adds	r2, #1
 8008af6:	2b07      	cmp	r3, #7
 8008af8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8008afc:	f300 8146 	bgt.w	8008d8c <_vfiprintf_r+0x784>
 8008b00:	3608      	adds	r6, #8
 8008b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b04:	b16b      	cbz	r3, 8008b22 <_vfiprintf_r+0x51a>
 8008b06:	aa0d      	add	r2, sp, #52	; 0x34
 8008b08:	6032      	str	r2, [r6, #0]
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b0e:	6072      	str	r2, [r6, #4]
 8008b10:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008b12:	3301      	adds	r3, #1
 8008b14:	3202      	adds	r2, #2
 8008b16:	2b07      	cmp	r3, #7
 8008b18:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8008b1c:	f300 813f 	bgt.w	8008d9e <_vfiprintf_r+0x796>
 8008b20:	3608      	adds	r6, #8
 8008b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b24:	2b80      	cmp	r3, #128	; 0x80
 8008b26:	d11f      	bne.n	8008b68 <_vfiprintf_r+0x560>
 8008b28:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8008b2c:	1a9c      	subs	r4, r3, r2
 8008b2e:	2c00      	cmp	r4, #0
 8008b30:	dd1a      	ble.n	8008b68 <_vfiprintf_r+0x560>
 8008b32:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8008b36:	4893      	ldr	r0, [pc, #588]	; (8008d84 <_vfiprintf_r+0x77c>)
 8008b38:	2c10      	cmp	r4, #16
 8008b3a:	f103 0301 	add.w	r3, r3, #1
 8008b3e:	f106 0108 	add.w	r1, r6, #8
 8008b42:	6030      	str	r0, [r6, #0]
 8008b44:	f300 8134 	bgt.w	8008db0 <_vfiprintf_r+0x7a8>
 8008b48:	6074      	str	r4, [r6, #4]
 8008b4a:	2b07      	cmp	r3, #7
 8008b4c:	4414      	add	r4, r2
 8008b4e:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8008b52:	f340 813f 	ble.w	8008dd4 <_vfiprintf_r+0x7cc>
 8008b56:	4639      	mov	r1, r7
 8008b58:	4648      	mov	r0, r9
 8008b5a:	aa0e      	add	r2, sp, #56	; 0x38
 8008b5c:	f7ff fd21 	bl	80085a2 <__sprint_r>
 8008b60:	2800      	cmp	r0, #0
 8008b62:	f040 8172 	bne.w	8008e4a <_vfiprintf_r+0x842>
 8008b66:	ae11      	add	r6, sp, #68	; 0x44
 8008b68:	9b01      	ldr	r3, [sp, #4]
 8008b6a:	1aec      	subs	r4, r5, r3
 8008b6c:	2c00      	cmp	r4, #0
 8008b6e:	dd1a      	ble.n	8008ba6 <_vfiprintf_r+0x59e>
 8008b70:	4d84      	ldr	r5, [pc, #528]	; (8008d84 <_vfiprintf_r+0x77c>)
 8008b72:	2c10      	cmp	r4, #16
 8008b74:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 8008b78:	f106 0208 	add.w	r2, r6, #8
 8008b7c:	f103 0301 	add.w	r3, r3, #1
 8008b80:	6035      	str	r5, [r6, #0]
 8008b82:	f300 8129 	bgt.w	8008dd8 <_vfiprintf_r+0x7d0>
 8008b86:	6074      	str	r4, [r6, #4]
 8008b88:	2b07      	cmp	r3, #7
 8008b8a:	440c      	add	r4, r1
 8008b8c:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8008b90:	f340 8133 	ble.w	8008dfa <_vfiprintf_r+0x7f2>
 8008b94:	4639      	mov	r1, r7
 8008b96:	4648      	mov	r0, r9
 8008b98:	aa0e      	add	r2, sp, #56	; 0x38
 8008b9a:	f7ff fd02 	bl	80085a2 <__sprint_r>
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	f040 8153 	bne.w	8008e4a <_vfiprintf_r+0x842>
 8008ba4:	ae11      	add	r6, sp, #68	; 0x44
 8008ba6:	9b01      	ldr	r3, [sp, #4]
 8008ba8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008baa:	6073      	str	r3, [r6, #4]
 8008bac:	4418      	add	r0, r3
 8008bae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bb0:	f8c6 8000 	str.w	r8, [r6]
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	2b07      	cmp	r3, #7
 8008bb8:	9010      	str	r0, [sp, #64]	; 0x40
 8008bba:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bbc:	f300 811f 	bgt.w	8008dfe <_vfiprintf_r+0x7f6>
 8008bc0:	f106 0308 	add.w	r3, r6, #8
 8008bc4:	f01a 0f04 	tst.w	sl, #4
 8008bc8:	f040 8121 	bne.w	8008e0e <_vfiprintf_r+0x806>
 8008bcc:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8008bd0:	9905      	ldr	r1, [sp, #20]
 8008bd2:	428a      	cmp	r2, r1
 8008bd4:	bfac      	ite	ge
 8008bd6:	189b      	addge	r3, r3, r2
 8008bd8:	185b      	addlt	r3, r3, r1
 8008bda:	9303      	str	r3, [sp, #12]
 8008bdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bde:	b13b      	cbz	r3, 8008bf0 <_vfiprintf_r+0x5e8>
 8008be0:	4639      	mov	r1, r7
 8008be2:	4648      	mov	r0, r9
 8008be4:	aa0e      	add	r2, sp, #56	; 0x38
 8008be6:	f7ff fcdc 	bl	80085a2 <__sprint_r>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	f040 812d 	bne.w	8008e4a <_vfiprintf_r+0x842>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	465c      	mov	r4, fp
 8008bf4:	930f      	str	r3, [sp, #60]	; 0x3c
 8008bf6:	ae11      	add	r6, sp, #68	; 0x44
 8008bf8:	e565      	b.n	80086c6 <_vfiprintf_r+0xbe>
 8008bfa:	4640      	mov	r0, r8
 8008bfc:	f7f7 faa8 	bl	8000150 <strlen>
 8008c00:	9001      	str	r0, [sp, #4]
 8008c02:	e736      	b.n	8008a72 <_vfiprintf_r+0x46a>
 8008c04:	f04a 0a10 	orr.w	sl, sl, #16
 8008c08:	f01a 0f20 	tst.w	sl, #32
 8008c0c:	d006      	beq.n	8008c1c <_vfiprintf_r+0x614>
 8008c0e:	3407      	adds	r4, #7
 8008c10:	f024 0b07 	bic.w	fp, r4, #7
 8008c14:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8008c18:	2301      	movs	r3, #1
 8008c1a:	e6dc      	b.n	80089d6 <_vfiprintf_r+0x3ce>
 8008c1c:	f01a 0f10 	tst.w	sl, #16
 8008c20:	f104 0b04 	add.w	fp, r4, #4
 8008c24:	d001      	beq.n	8008c2a <_vfiprintf_r+0x622>
 8008c26:	6824      	ldr	r4, [r4, #0]
 8008c28:	e003      	b.n	8008c32 <_vfiprintf_r+0x62a>
 8008c2a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008c2e:	d002      	beq.n	8008c36 <_vfiprintf_r+0x62e>
 8008c30:	8824      	ldrh	r4, [r4, #0]
 8008c32:	2500      	movs	r5, #0
 8008c34:	e7f0      	b.n	8008c18 <_vfiprintf_r+0x610>
 8008c36:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008c3a:	d0f4      	beq.n	8008c26 <_vfiprintf_r+0x61e>
 8008c3c:	7824      	ldrb	r4, [r4, #0]
 8008c3e:	e7f8      	b.n	8008c32 <_vfiprintf_r+0x62a>
 8008c40:	4a51      	ldr	r2, [pc, #324]	; (8008d88 <_vfiprintf_r+0x780>)
 8008c42:	e5d6      	b.n	80087f2 <_vfiprintf_r+0x1ea>
 8008c44:	f01a 0f10 	tst.w	sl, #16
 8008c48:	f104 0b04 	add.w	fp, r4, #4
 8008c4c:	d001      	beq.n	8008c52 <_vfiprintf_r+0x64a>
 8008c4e:	6824      	ldr	r4, [r4, #0]
 8008c50:	e003      	b.n	8008c5a <_vfiprintf_r+0x652>
 8008c52:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008c56:	d002      	beq.n	8008c5e <_vfiprintf_r+0x656>
 8008c58:	8824      	ldrh	r4, [r4, #0]
 8008c5a:	2500      	movs	r5, #0
 8008c5c:	e5d3      	b.n	8008806 <_vfiprintf_r+0x1fe>
 8008c5e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008c62:	d0f4      	beq.n	8008c4e <_vfiprintf_r+0x646>
 8008c64:	7824      	ldrb	r4, [r4, #0]
 8008c66:	e7f8      	b.n	8008c5a <_vfiprintf_r+0x652>
 8008c68:	2d00      	cmp	r5, #0
 8008c6a:	bf08      	it	eq
 8008c6c:	2c0a      	cmpeq	r4, #10
 8008c6e:	d205      	bcs.n	8008c7c <_vfiprintf_r+0x674>
 8008c70:	3430      	adds	r4, #48	; 0x30
 8008c72:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8008c76:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 8008c7a:	e13b      	b.n	8008ef4 <_vfiprintf_r+0x8ec>
 8008c7c:	f04f 0a00 	mov.w	sl, #0
 8008c80:	ab3a      	add	r3, sp, #232	; 0xe8
 8008c82:	9309      	str	r3, [sp, #36]	; 0x24
 8008c84:	9b05      	ldr	r3, [sp, #20]
 8008c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c8e:	220a      	movs	r2, #10
 8008c90:	4620      	mov	r0, r4
 8008c92:	4629      	mov	r1, r5
 8008c94:	f103 38ff 	add.w	r8, r3, #4294967295
 8008c98:	2300      	movs	r3, #0
 8008c9a:	f7f7 fef5 	bl	8000a88 <__aeabi_uldivmod>
 8008c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ca0:	3230      	adds	r2, #48	; 0x30
 8008ca2:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008ca6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ca8:	f10a 0a01 	add.w	sl, sl, #1
 8008cac:	b1d3      	cbz	r3, 8008ce4 <_vfiprintf_r+0x6dc>
 8008cae:	9b07      	ldr	r3, [sp, #28]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	4553      	cmp	r3, sl
 8008cb4:	d116      	bne.n	8008ce4 <_vfiprintf_r+0x6dc>
 8008cb6:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8008cba:	d013      	beq.n	8008ce4 <_vfiprintf_r+0x6dc>
 8008cbc:	2d00      	cmp	r5, #0
 8008cbe:	bf08      	it	eq
 8008cc0:	2c0a      	cmpeq	r4, #10
 8008cc2:	d30f      	bcc.n	8008ce4 <_vfiprintf_r+0x6dc>
 8008cc4:	9b08      	ldr	r3, [sp, #32]
 8008cc6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008cc8:	eba8 0803 	sub.w	r8, r8, r3
 8008ccc:	461a      	mov	r2, r3
 8008cce:	4640      	mov	r0, r8
 8008cd0:	f7ff fbd9 	bl	8008486 <strncpy>
 8008cd4:	9b07      	ldr	r3, [sp, #28]
 8008cd6:	785b      	ldrb	r3, [r3, #1]
 8008cd8:	b1a3      	cbz	r3, 8008d04 <_vfiprintf_r+0x6fc>
 8008cda:	f04f 0a00 	mov.w	sl, #0
 8008cde:	9b07      	ldr	r3, [sp, #28]
 8008ce0:	3301      	adds	r3, #1
 8008ce2:	9307      	str	r3, [sp, #28]
 8008ce4:	220a      	movs	r2, #10
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	4620      	mov	r0, r4
 8008cea:	4629      	mov	r1, r5
 8008cec:	f7f7 fecc 	bl	8000a88 <__aeabi_uldivmod>
 8008cf0:	2d00      	cmp	r5, #0
 8008cf2:	bf08      	it	eq
 8008cf4:	2c0a      	cmpeq	r4, #10
 8008cf6:	f0c0 80fd 	bcc.w	8008ef4 <_vfiprintf_r+0x8ec>
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	460d      	mov	r5, r1
 8008cfe:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8008d02:	e7c3      	b.n	8008c8c <_vfiprintf_r+0x684>
 8008d04:	469a      	mov	sl, r3
 8008d06:	e7ed      	b.n	8008ce4 <_vfiprintf_r+0x6dc>
 8008d08:	9a06      	ldr	r2, [sp, #24]
 8008d0a:	f004 030f 	and.w	r3, r4, #15
 8008d0e:	5cd3      	ldrb	r3, [r2, r3]
 8008d10:	092a      	lsrs	r2, r5, #4
 8008d12:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8008d16:	0923      	lsrs	r3, r4, #4
 8008d18:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8008d1c:	461c      	mov	r4, r3
 8008d1e:	4615      	mov	r5, r2
 8008d20:	ea54 0305 	orrs.w	r3, r4, r5
 8008d24:	d1f0      	bne.n	8008d08 <_vfiprintf_r+0x700>
 8008d26:	e0e5      	b.n	8008ef4 <_vfiprintf_r+0x8ec>
 8008d28:	b933      	cbnz	r3, 8008d38 <_vfiprintf_r+0x730>
 8008d2a:	f01a 0f01 	tst.w	sl, #1
 8008d2e:	d003      	beq.n	8008d38 <_vfiprintf_r+0x730>
 8008d30:	2330      	movs	r3, #48	; 0x30
 8008d32:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8008d36:	e79e      	b.n	8008c76 <_vfiprintf_r+0x66e>
 8008d38:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8008d3c:	e0da      	b.n	8008ef4 <_vfiprintf_r+0x8ec>
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	f000 80a4 	beq.w	8008e8c <_vfiprintf_r+0x884>
 8008d44:	2100      	movs	r1, #0
 8008d46:	46a3      	mov	fp, r4
 8008d48:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8008d4c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 8008d50:	e5e8      	b.n	8008924 <_vfiprintf_r+0x31c>
 8008d52:	4605      	mov	r5, r0
 8008d54:	e68d      	b.n	8008a72 <_vfiprintf_r+0x46a>
 8008d56:	2010      	movs	r0, #16
 8008d58:	2b07      	cmp	r3, #7
 8008d5a:	4402      	add	r2, r0
 8008d5c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8008d60:	6070      	str	r0, [r6, #4]
 8008d62:	dd07      	ble.n	8008d74 <_vfiprintf_r+0x76c>
 8008d64:	4639      	mov	r1, r7
 8008d66:	4648      	mov	r0, r9
 8008d68:	aa0e      	add	r2, sp, #56	; 0x38
 8008d6a:	f7ff fc1a 	bl	80085a2 <__sprint_r>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d16b      	bne.n	8008e4a <_vfiprintf_r+0x842>
 8008d72:	a911      	add	r1, sp, #68	; 0x44
 8008d74:	460e      	mov	r6, r1
 8008d76:	3c10      	subs	r4, #16
 8008d78:	e696      	b.n	8008aa8 <_vfiprintf_r+0x4a0>
 8008d7a:	460e      	mov	r6, r1
 8008d7c:	e6af      	b.n	8008ade <_vfiprintf_r+0x4d6>
 8008d7e:	bf00      	nop
 8008d80:	0800a35c 	.word	0x0800a35c
 8008d84:	0800a36c 	.word	0x0800a36c
 8008d88:	0800a129 	.word	0x0800a129
 8008d8c:	4639      	mov	r1, r7
 8008d8e:	4648      	mov	r0, r9
 8008d90:	aa0e      	add	r2, sp, #56	; 0x38
 8008d92:	f7ff fc06 	bl	80085a2 <__sprint_r>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d157      	bne.n	8008e4a <_vfiprintf_r+0x842>
 8008d9a:	ae11      	add	r6, sp, #68	; 0x44
 8008d9c:	e6b1      	b.n	8008b02 <_vfiprintf_r+0x4fa>
 8008d9e:	4639      	mov	r1, r7
 8008da0:	4648      	mov	r0, r9
 8008da2:	aa0e      	add	r2, sp, #56	; 0x38
 8008da4:	f7ff fbfd 	bl	80085a2 <__sprint_r>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	d14e      	bne.n	8008e4a <_vfiprintf_r+0x842>
 8008dac:	ae11      	add	r6, sp, #68	; 0x44
 8008dae:	e6b8      	b.n	8008b22 <_vfiprintf_r+0x51a>
 8008db0:	2010      	movs	r0, #16
 8008db2:	2b07      	cmp	r3, #7
 8008db4:	4402      	add	r2, r0
 8008db6:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8008dba:	6070      	str	r0, [r6, #4]
 8008dbc:	dd07      	ble.n	8008dce <_vfiprintf_r+0x7c6>
 8008dbe:	4639      	mov	r1, r7
 8008dc0:	4648      	mov	r0, r9
 8008dc2:	aa0e      	add	r2, sp, #56	; 0x38
 8008dc4:	f7ff fbed 	bl	80085a2 <__sprint_r>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d13e      	bne.n	8008e4a <_vfiprintf_r+0x842>
 8008dcc:	a911      	add	r1, sp, #68	; 0x44
 8008dce:	460e      	mov	r6, r1
 8008dd0:	3c10      	subs	r4, #16
 8008dd2:	e6ae      	b.n	8008b32 <_vfiprintf_r+0x52a>
 8008dd4:	460e      	mov	r6, r1
 8008dd6:	e6c7      	b.n	8008b68 <_vfiprintf_r+0x560>
 8008dd8:	2010      	movs	r0, #16
 8008dda:	2b07      	cmp	r3, #7
 8008ddc:	4401      	add	r1, r0
 8008dde:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 8008de2:	6070      	str	r0, [r6, #4]
 8008de4:	dd06      	ble.n	8008df4 <_vfiprintf_r+0x7ec>
 8008de6:	4639      	mov	r1, r7
 8008de8:	4648      	mov	r0, r9
 8008dea:	aa0e      	add	r2, sp, #56	; 0x38
 8008dec:	f7ff fbd9 	bl	80085a2 <__sprint_r>
 8008df0:	bb58      	cbnz	r0, 8008e4a <_vfiprintf_r+0x842>
 8008df2:	aa11      	add	r2, sp, #68	; 0x44
 8008df4:	4616      	mov	r6, r2
 8008df6:	3c10      	subs	r4, #16
 8008df8:	e6bb      	b.n	8008b72 <_vfiprintf_r+0x56a>
 8008dfa:	4616      	mov	r6, r2
 8008dfc:	e6d3      	b.n	8008ba6 <_vfiprintf_r+0x59e>
 8008dfe:	4639      	mov	r1, r7
 8008e00:	4648      	mov	r0, r9
 8008e02:	aa0e      	add	r2, sp, #56	; 0x38
 8008e04:	f7ff fbcd 	bl	80085a2 <__sprint_r>
 8008e08:	b9f8      	cbnz	r0, 8008e4a <_vfiprintf_r+0x842>
 8008e0a:	ab11      	add	r3, sp, #68	; 0x44
 8008e0c:	e6da      	b.n	8008bc4 <_vfiprintf_r+0x5bc>
 8008e0e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8008e12:	1a54      	subs	r4, r2, r1
 8008e14:	2c00      	cmp	r4, #0
 8008e16:	f77f aed9 	ble.w	8008bcc <_vfiprintf_r+0x5c4>
 8008e1a:	2610      	movs	r6, #16
 8008e1c:	4d39      	ldr	r5, [pc, #228]	; (8008f04 <_vfiprintf_r+0x8fc>)
 8008e1e:	2c10      	cmp	r4, #16
 8008e20:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 8008e24:	601d      	str	r5, [r3, #0]
 8008e26:	f102 0201 	add.w	r2, r2, #1
 8008e2a:	dc1d      	bgt.n	8008e68 <_vfiprintf_r+0x860>
 8008e2c:	605c      	str	r4, [r3, #4]
 8008e2e:	2a07      	cmp	r2, #7
 8008e30:	440c      	add	r4, r1
 8008e32:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 8008e36:	f77f aec9 	ble.w	8008bcc <_vfiprintf_r+0x5c4>
 8008e3a:	4639      	mov	r1, r7
 8008e3c:	4648      	mov	r0, r9
 8008e3e:	aa0e      	add	r2, sp, #56	; 0x38
 8008e40:	f7ff fbaf 	bl	80085a2 <__sprint_r>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	f43f aec1 	beq.w	8008bcc <_vfiprintf_r+0x5c4>
 8008e4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e4c:	07d9      	lsls	r1, r3, #31
 8008e4e:	d405      	bmi.n	8008e5c <_vfiprintf_r+0x854>
 8008e50:	89bb      	ldrh	r3, [r7, #12]
 8008e52:	059a      	lsls	r2, r3, #22
 8008e54:	d402      	bmi.n	8008e5c <_vfiprintf_r+0x854>
 8008e56:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008e58:	f7fe fee1 	bl	8007c1e <__retarget_lock_release_recursive>
 8008e5c:	89bb      	ldrh	r3, [r7, #12]
 8008e5e:	065b      	lsls	r3, r3, #25
 8008e60:	f57f ac03 	bpl.w	800866a <_vfiprintf_r+0x62>
 8008e64:	f7ff bbfe 	b.w	8008664 <_vfiprintf_r+0x5c>
 8008e68:	3110      	adds	r1, #16
 8008e6a:	2a07      	cmp	r2, #7
 8008e6c:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 8008e70:	605e      	str	r6, [r3, #4]
 8008e72:	dc02      	bgt.n	8008e7a <_vfiprintf_r+0x872>
 8008e74:	3308      	adds	r3, #8
 8008e76:	3c10      	subs	r4, #16
 8008e78:	e7d1      	b.n	8008e1e <_vfiprintf_r+0x816>
 8008e7a:	4639      	mov	r1, r7
 8008e7c:	4648      	mov	r0, r9
 8008e7e:	aa0e      	add	r2, sp, #56	; 0x38
 8008e80:	f7ff fb8f 	bl	80085a2 <__sprint_r>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	d1e0      	bne.n	8008e4a <_vfiprintf_r+0x842>
 8008e88:	ab11      	add	r3, sp, #68	; 0x44
 8008e8a:	e7f4      	b.n	8008e76 <_vfiprintf_r+0x86e>
 8008e8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e8e:	b913      	cbnz	r3, 8008e96 <_vfiprintf_r+0x88e>
 8008e90:	2300      	movs	r3, #0
 8008e92:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e94:	e7d9      	b.n	8008e4a <_vfiprintf_r+0x842>
 8008e96:	4639      	mov	r1, r7
 8008e98:	4648      	mov	r0, r9
 8008e9a:	aa0e      	add	r2, sp, #56	; 0x38
 8008e9c:	f7ff fb81 	bl	80085a2 <__sprint_r>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d0f5      	beq.n	8008e90 <_vfiprintf_r+0x888>
 8008ea4:	e7d1      	b.n	8008e4a <_vfiprintf_r+0x842>
 8008ea6:	ea54 0205 	orrs.w	r2, r4, r5
 8008eaa:	f8cd a014 	str.w	sl, [sp, #20]
 8008eae:	f43f ada4 	beq.w	80089fa <_vfiprintf_r+0x3f2>
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	f43f aed8 	beq.w	8008c68 <_vfiprintf_r+0x660>
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8008ebe:	f43f af23 	beq.w	8008d08 <_vfiprintf_r+0x700>
 8008ec2:	08e2      	lsrs	r2, r4, #3
 8008ec4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 8008ec8:	08e8      	lsrs	r0, r5, #3
 8008eca:	f004 0307 	and.w	r3, r4, #7
 8008ece:	4605      	mov	r5, r0
 8008ed0:	4614      	mov	r4, r2
 8008ed2:	3330      	adds	r3, #48	; 0x30
 8008ed4:	ea54 0205 	orrs.w	r2, r4, r5
 8008ed8:	4641      	mov	r1, r8
 8008eda:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8008ede:	d1f0      	bne.n	8008ec2 <_vfiprintf_r+0x8ba>
 8008ee0:	9a05      	ldr	r2, [sp, #20]
 8008ee2:	07d0      	lsls	r0, r2, #31
 8008ee4:	d506      	bpl.n	8008ef4 <_vfiprintf_r+0x8ec>
 8008ee6:	2b30      	cmp	r3, #48	; 0x30
 8008ee8:	d004      	beq.n	8008ef4 <_vfiprintf_r+0x8ec>
 8008eea:	2330      	movs	r3, #48	; 0x30
 8008eec:	f808 3c01 	strb.w	r3, [r8, #-1]
 8008ef0:	f1a1 0802 	sub.w	r8, r1, #2
 8008ef4:	ab3a      	add	r3, sp, #232	; 0xe8
 8008ef6:	eba3 0308 	sub.w	r3, r3, r8
 8008efa:	9d01      	ldr	r5, [sp, #4]
 8008efc:	f8dd a014 	ldr.w	sl, [sp, #20]
 8008f00:	9301      	str	r3, [sp, #4]
 8008f02:	e5b6      	b.n	8008a72 <_vfiprintf_r+0x46a>
 8008f04:	0800a35c 	.word	0x0800a35c

08008f08 <__sbprintf>:
 8008f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f0a:	461f      	mov	r7, r3
 8008f0c:	898b      	ldrh	r3, [r1, #12]
 8008f0e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008f12:	f023 0302 	bic.w	r3, r3, #2
 8008f16:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008f1a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008f1c:	4615      	mov	r5, r2
 8008f1e:	9319      	str	r3, [sp, #100]	; 0x64
 8008f20:	89cb      	ldrh	r3, [r1, #14]
 8008f22:	4606      	mov	r6, r0
 8008f24:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008f28:	69cb      	ldr	r3, [r1, #28]
 8008f2a:	a816      	add	r0, sp, #88	; 0x58
 8008f2c:	9307      	str	r3, [sp, #28]
 8008f2e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008f30:	460c      	mov	r4, r1
 8008f32:	9309      	str	r3, [sp, #36]	; 0x24
 8008f34:	ab1a      	add	r3, sp, #104	; 0x68
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	9304      	str	r3, [sp, #16]
 8008f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f3e:	9302      	str	r3, [sp, #8]
 8008f40:	9305      	str	r3, [sp, #20]
 8008f42:	2300      	movs	r3, #0
 8008f44:	9306      	str	r3, [sp, #24]
 8008f46:	f7fe fe67 	bl	8007c18 <__retarget_lock_init_recursive>
 8008f4a:	462a      	mov	r2, r5
 8008f4c:	463b      	mov	r3, r7
 8008f4e:	4669      	mov	r1, sp
 8008f50:	4630      	mov	r0, r6
 8008f52:	f7ff fb59 	bl	8008608 <_vfiprintf_r>
 8008f56:	1e05      	subs	r5, r0, #0
 8008f58:	db07      	blt.n	8008f6a <__sbprintf+0x62>
 8008f5a:	4669      	mov	r1, sp
 8008f5c:	4630      	mov	r0, r6
 8008f5e:	f7fe fc7b 	bl	8007858 <_fflush_r>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	bf18      	it	ne
 8008f66:	f04f 35ff 	movne.w	r5, #4294967295
 8008f6a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008f6e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008f70:	065b      	lsls	r3, r3, #25
 8008f72:	bf42      	ittt	mi
 8008f74:	89a3      	ldrhmi	r3, [r4, #12]
 8008f76:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008f7a:	81a3      	strhmi	r3, [r4, #12]
 8008f7c:	f7fe fe4d 	bl	8007c1a <__retarget_lock_close_recursive>
 8008f80:	4628      	mov	r0, r5
 8008f82:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008f86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f88 <_write_r>:
 8008f88:	b538      	push	{r3, r4, r5, lr}
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	4608      	mov	r0, r1
 8008f8e:	4611      	mov	r1, r2
 8008f90:	2200      	movs	r2, #0
 8008f92:	4d05      	ldr	r5, [pc, #20]	; (8008fa8 <_write_r+0x20>)
 8008f94:	602a      	str	r2, [r5, #0]
 8008f96:	461a      	mov	r2, r3
 8008f98:	f7f8 f968 	bl	800126c <_write>
 8008f9c:	1c43      	adds	r3, r0, #1
 8008f9e:	d102      	bne.n	8008fa6 <_write_r+0x1e>
 8008fa0:	682b      	ldr	r3, [r5, #0]
 8008fa2:	b103      	cbz	r3, 8008fa6 <_write_r+0x1e>
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	bd38      	pop	{r3, r4, r5, pc}
 8008fa8:	20000ec8 	.word	0x20000ec8

08008fac <__register_exitproc>:
 8008fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fb0:	4d1c      	ldr	r5, [pc, #112]	; (8009024 <__register_exitproc+0x78>)
 8008fb2:	4606      	mov	r6, r0
 8008fb4:	6828      	ldr	r0, [r5, #0]
 8008fb6:	4698      	mov	r8, r3
 8008fb8:	460f      	mov	r7, r1
 8008fba:	4691      	mov	r9, r2
 8008fbc:	f7fe fe2e 	bl	8007c1c <__retarget_lock_acquire_recursive>
 8008fc0:	4b19      	ldr	r3, [pc, #100]	; (8009028 <__register_exitproc+0x7c>)
 8008fc2:	4628      	mov	r0, r5
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8008fca:	b91c      	cbnz	r4, 8008fd4 <__register_exitproc+0x28>
 8008fcc:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8008fd0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8008fd4:	6865      	ldr	r5, [r4, #4]
 8008fd6:	6800      	ldr	r0, [r0, #0]
 8008fd8:	2d1f      	cmp	r5, #31
 8008fda:	dd05      	ble.n	8008fe8 <__register_exitproc+0x3c>
 8008fdc:	f7fe fe1f 	bl	8007c1e <__retarget_lock_release_recursive>
 8008fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fe8:	b19e      	cbz	r6, 8009012 <__register_exitproc+0x66>
 8008fea:	2201      	movs	r2, #1
 8008fec:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8008ff0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8008ff4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8008ff8:	40aa      	lsls	r2, r5
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	2e02      	cmp	r6, #2
 8008ffe:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 8009002:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8009006:	bf02      	ittt	eq
 8009008:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800900c:	431a      	orreq	r2, r3
 800900e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 8009012:	1c6b      	adds	r3, r5, #1
 8009014:	3502      	adds	r5, #2
 8009016:	6063      	str	r3, [r4, #4]
 8009018:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800901c:	f7fe fdff 	bl	8007c1e <__retarget_lock_release_recursive>
 8009020:	2000      	movs	r0, #0
 8009022:	e7df      	b.n	8008fe4 <__register_exitproc+0x38>
 8009024:	20000858 	.word	0x20000858
 8009028:	0800a104 	.word	0x0800a104

0800902c <__assert_func>:
 800902c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800902e:	4614      	mov	r4, r2
 8009030:	461a      	mov	r2, r3
 8009032:	4b09      	ldr	r3, [pc, #36]	; (8009058 <__assert_func+0x2c>)
 8009034:	4605      	mov	r5, r0
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	68d8      	ldr	r0, [r3, #12]
 800903a:	b14c      	cbz	r4, 8009050 <__assert_func+0x24>
 800903c:	4b07      	ldr	r3, [pc, #28]	; (800905c <__assert_func+0x30>)
 800903e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009042:	9100      	str	r1, [sp, #0]
 8009044:	462b      	mov	r3, r5
 8009046:	4906      	ldr	r1, [pc, #24]	; (8009060 <__assert_func+0x34>)
 8009048:	f000 f8a4 	bl	8009194 <fiprintf>
 800904c:	f000 fcf7 	bl	8009a3e <abort>
 8009050:	4b04      	ldr	r3, [pc, #16]	; (8009064 <__assert_func+0x38>)
 8009052:	461c      	mov	r4, r3
 8009054:	e7f3      	b.n	800903e <__assert_func+0x12>
 8009056:	bf00      	nop
 8009058:	2000001c 	.word	0x2000001c
 800905c:	0800a37c 	.word	0x0800a37c
 8009060:	0800a389 	.word	0x0800a389
 8009064:	0800a3b7 	.word	0x0800a3b7

08009068 <_calloc_r>:
 8009068:	b510      	push	{r4, lr}
 800906a:	4351      	muls	r1, r2
 800906c:	f7fa fd12 	bl	8003a94 <_malloc_r>
 8009070:	4604      	mov	r4, r0
 8009072:	b198      	cbz	r0, 800909c <_calloc_r+0x34>
 8009074:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009078:	f022 0203 	bic.w	r2, r2, #3
 800907c:	3a04      	subs	r2, #4
 800907e:	2a24      	cmp	r2, #36	; 0x24
 8009080:	d81b      	bhi.n	80090ba <_calloc_r+0x52>
 8009082:	2a13      	cmp	r2, #19
 8009084:	d917      	bls.n	80090b6 <_calloc_r+0x4e>
 8009086:	2100      	movs	r1, #0
 8009088:	2a1b      	cmp	r2, #27
 800908a:	e9c0 1100 	strd	r1, r1, [r0]
 800908e:	d807      	bhi.n	80090a0 <_calloc_r+0x38>
 8009090:	f100 0308 	add.w	r3, r0, #8
 8009094:	2200      	movs	r2, #0
 8009096:	e9c3 2200 	strd	r2, r2, [r3]
 800909a:	609a      	str	r2, [r3, #8]
 800909c:	4620      	mov	r0, r4
 800909e:	bd10      	pop	{r4, pc}
 80090a0:	2a24      	cmp	r2, #36	; 0x24
 80090a2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80090a6:	bf11      	iteee	ne
 80090a8:	f100 0310 	addne.w	r3, r0, #16
 80090ac:	6101      	streq	r1, [r0, #16]
 80090ae:	f100 0318 	addeq.w	r3, r0, #24
 80090b2:	6141      	streq	r1, [r0, #20]
 80090b4:	e7ee      	b.n	8009094 <_calloc_r+0x2c>
 80090b6:	4603      	mov	r3, r0
 80090b8:	e7ec      	b.n	8009094 <_calloc_r+0x2c>
 80090ba:	2100      	movs	r1, #0
 80090bc:	f7fa ff2c 	bl	8003f18 <memset>
 80090c0:	e7ec      	b.n	800909c <_calloc_r+0x34>
	...

080090c4 <_close_r>:
 80090c4:	b538      	push	{r3, r4, r5, lr}
 80090c6:	2300      	movs	r3, #0
 80090c8:	4d05      	ldr	r5, [pc, #20]	; (80090e0 <_close_r+0x1c>)
 80090ca:	4604      	mov	r4, r0
 80090cc:	4608      	mov	r0, r1
 80090ce:	602b      	str	r3, [r5, #0]
 80090d0:	f000 fd78 	bl	8009bc4 <_close>
 80090d4:	1c43      	adds	r3, r0, #1
 80090d6:	d102      	bne.n	80090de <_close_r+0x1a>
 80090d8:	682b      	ldr	r3, [r5, #0]
 80090da:	b103      	cbz	r3, 80090de <_close_r+0x1a>
 80090dc:	6023      	str	r3, [r4, #0]
 80090de:	bd38      	pop	{r3, r4, r5, pc}
 80090e0:	20000ec8 	.word	0x20000ec8

080090e4 <_fclose_r>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	4606      	mov	r6, r0
 80090e8:	460c      	mov	r4, r1
 80090ea:	b911      	cbnz	r1, 80090f2 <_fclose_r+0xe>
 80090ec:	2500      	movs	r5, #0
 80090ee:	4628      	mov	r0, r5
 80090f0:	bd70      	pop	{r4, r5, r6, pc}
 80090f2:	b118      	cbz	r0, 80090fc <_fclose_r+0x18>
 80090f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80090f6:	b90b      	cbnz	r3, 80090fc <_fclose_r+0x18>
 80090f8:	f7fe fc1a 	bl	8007930 <__sinit>
 80090fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090fe:	07d8      	lsls	r0, r3, #31
 8009100:	d405      	bmi.n	800910e <_fclose_r+0x2a>
 8009102:	89a3      	ldrh	r3, [r4, #12]
 8009104:	0599      	lsls	r1, r3, #22
 8009106:	d402      	bmi.n	800910e <_fclose_r+0x2a>
 8009108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800910a:	f7fe fd87 	bl	8007c1c <__retarget_lock_acquire_recursive>
 800910e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009112:	b93b      	cbnz	r3, 8009124 <_fclose_r+0x40>
 8009114:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009116:	f015 0501 	ands.w	r5, r5, #1
 800911a:	d1e7      	bne.n	80090ec <_fclose_r+0x8>
 800911c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800911e:	f7fe fd7e 	bl	8007c1e <__retarget_lock_release_recursive>
 8009122:	e7e4      	b.n	80090ee <_fclose_r+0xa>
 8009124:	4621      	mov	r1, r4
 8009126:	4630      	mov	r0, r6
 8009128:	f7fe fb08 	bl	800773c <__sflush_r>
 800912c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800912e:	4605      	mov	r5, r0
 8009130:	b133      	cbz	r3, 8009140 <_fclose_r+0x5c>
 8009132:	4630      	mov	r0, r6
 8009134:	69e1      	ldr	r1, [r4, #28]
 8009136:	4798      	blx	r3
 8009138:	2800      	cmp	r0, #0
 800913a:	bfb8      	it	lt
 800913c:	f04f 35ff 	movlt.w	r5, #4294967295
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	061a      	lsls	r2, r3, #24
 8009144:	d503      	bpl.n	800914e <_fclose_r+0x6a>
 8009146:	4630      	mov	r0, r6
 8009148:	6921      	ldr	r1, [r4, #16]
 800914a:	f7fe fc81 	bl	8007a50 <_free_r>
 800914e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009150:	b141      	cbz	r1, 8009164 <_fclose_r+0x80>
 8009152:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009156:	4299      	cmp	r1, r3
 8009158:	d002      	beq.n	8009160 <_fclose_r+0x7c>
 800915a:	4630      	mov	r0, r6
 800915c:	f7fe fc78 	bl	8007a50 <_free_r>
 8009160:	2300      	movs	r3, #0
 8009162:	6323      	str	r3, [r4, #48]	; 0x30
 8009164:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009166:	b121      	cbz	r1, 8009172 <_fclose_r+0x8e>
 8009168:	4630      	mov	r0, r6
 800916a:	f7fe fc71 	bl	8007a50 <_free_r>
 800916e:	2300      	movs	r3, #0
 8009170:	6463      	str	r3, [r4, #68]	; 0x44
 8009172:	f7fe fbc5 	bl	8007900 <__sfp_lock_acquire>
 8009176:	2300      	movs	r3, #0
 8009178:	81a3      	strh	r3, [r4, #12]
 800917a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800917c:	07db      	lsls	r3, r3, #31
 800917e:	d402      	bmi.n	8009186 <_fclose_r+0xa2>
 8009180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009182:	f7fe fd4c 	bl	8007c1e <__retarget_lock_release_recursive>
 8009186:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009188:	f7fe fd47 	bl	8007c1a <__retarget_lock_close_recursive>
 800918c:	f7fe fbbe 	bl	800790c <__sfp_lock_release>
 8009190:	e7ad      	b.n	80090ee <_fclose_r+0xa>
	...

08009194 <fiprintf>:
 8009194:	b40e      	push	{r1, r2, r3}
 8009196:	b503      	push	{r0, r1, lr}
 8009198:	4601      	mov	r1, r0
 800919a:	ab03      	add	r3, sp, #12
 800919c:	4805      	ldr	r0, [pc, #20]	; (80091b4 <fiprintf+0x20>)
 800919e:	f853 2b04 	ldr.w	r2, [r3], #4
 80091a2:	6800      	ldr	r0, [r0, #0]
 80091a4:	9301      	str	r3, [sp, #4]
 80091a6:	f7ff fa2f 	bl	8008608 <_vfiprintf_r>
 80091aa:	b002      	add	sp, #8
 80091ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80091b0:	b003      	add	sp, #12
 80091b2:	4770      	bx	lr
 80091b4:	2000001c 	.word	0x2000001c

080091b8 <__fputwc>:
 80091b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091bc:	4680      	mov	r8, r0
 80091be:	460e      	mov	r6, r1
 80091c0:	4615      	mov	r5, r2
 80091c2:	f000 f9cf 	bl	8009564 <__locale_mb_cur_max>
 80091c6:	2801      	cmp	r0, #1
 80091c8:	4604      	mov	r4, r0
 80091ca:	d11b      	bne.n	8009204 <__fputwc+0x4c>
 80091cc:	1e73      	subs	r3, r6, #1
 80091ce:	2bfe      	cmp	r3, #254	; 0xfe
 80091d0:	d818      	bhi.n	8009204 <__fputwc+0x4c>
 80091d2:	f88d 6004 	strb.w	r6, [sp, #4]
 80091d6:	2700      	movs	r7, #0
 80091d8:	f10d 0904 	add.w	r9, sp, #4
 80091dc:	42a7      	cmp	r7, r4
 80091de:	d020      	beq.n	8009222 <__fputwc+0x6a>
 80091e0:	68ab      	ldr	r3, [r5, #8]
 80091e2:	f817 1009 	ldrb.w	r1, [r7, r9]
 80091e6:	3b01      	subs	r3, #1
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	60ab      	str	r3, [r5, #8]
 80091ec:	da04      	bge.n	80091f8 <__fputwc+0x40>
 80091ee:	69aa      	ldr	r2, [r5, #24]
 80091f0:	4293      	cmp	r3, r2
 80091f2:	db1a      	blt.n	800922a <__fputwc+0x72>
 80091f4:	290a      	cmp	r1, #10
 80091f6:	d018      	beq.n	800922a <__fputwc+0x72>
 80091f8:	682b      	ldr	r3, [r5, #0]
 80091fa:	1c5a      	adds	r2, r3, #1
 80091fc:	602a      	str	r2, [r5, #0]
 80091fe:	7019      	strb	r1, [r3, #0]
 8009200:	3701      	adds	r7, #1
 8009202:	e7eb      	b.n	80091dc <__fputwc+0x24>
 8009204:	4632      	mov	r2, r6
 8009206:	4640      	mov	r0, r8
 8009208:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800920c:	a901      	add	r1, sp, #4
 800920e:	f000 fbf3 	bl	80099f8 <_wcrtomb_r>
 8009212:	1c42      	adds	r2, r0, #1
 8009214:	4604      	mov	r4, r0
 8009216:	d1de      	bne.n	80091d6 <__fputwc+0x1e>
 8009218:	4606      	mov	r6, r0
 800921a:	89ab      	ldrh	r3, [r5, #12]
 800921c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009220:	81ab      	strh	r3, [r5, #12]
 8009222:	4630      	mov	r0, r6
 8009224:	b003      	add	sp, #12
 8009226:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800922a:	462a      	mov	r2, r5
 800922c:	4640      	mov	r0, r8
 800922e:	f000 fb99 	bl	8009964 <__swbuf_r>
 8009232:	1c43      	adds	r3, r0, #1
 8009234:	d1e4      	bne.n	8009200 <__fputwc+0x48>
 8009236:	4606      	mov	r6, r0
 8009238:	e7f3      	b.n	8009222 <__fputwc+0x6a>

0800923a <_fputwc_r>:
 800923a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	07db      	lsls	r3, r3, #31
 8009240:	4605      	mov	r5, r0
 8009242:	460e      	mov	r6, r1
 8009244:	4614      	mov	r4, r2
 8009246:	d405      	bmi.n	8009254 <_fputwc_r+0x1a>
 8009248:	8993      	ldrh	r3, [r2, #12]
 800924a:	0598      	lsls	r0, r3, #22
 800924c:	d402      	bmi.n	8009254 <_fputwc_r+0x1a>
 800924e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8009250:	f7fe fce4 	bl	8007c1c <__retarget_lock_acquire_recursive>
 8009254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009258:	0499      	lsls	r1, r3, #18
 800925a:	d406      	bmi.n	800926a <_fputwc_r+0x30>
 800925c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009260:	81a3      	strh	r3, [r4, #12]
 8009262:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009264:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009268:	6663      	str	r3, [r4, #100]	; 0x64
 800926a:	4622      	mov	r2, r4
 800926c:	4628      	mov	r0, r5
 800926e:	4631      	mov	r1, r6
 8009270:	f7ff ffa2 	bl	80091b8 <__fputwc>
 8009274:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009276:	4605      	mov	r5, r0
 8009278:	07da      	lsls	r2, r3, #31
 800927a:	d405      	bmi.n	8009288 <_fputwc_r+0x4e>
 800927c:	89a3      	ldrh	r3, [r4, #12]
 800927e:	059b      	lsls	r3, r3, #22
 8009280:	d402      	bmi.n	8009288 <_fputwc_r+0x4e>
 8009282:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009284:	f7fe fccb 	bl	8007c1e <__retarget_lock_release_recursive>
 8009288:	4628      	mov	r0, r5
 800928a:	bd70      	pop	{r4, r5, r6, pc}

0800928c <_fstat_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	2300      	movs	r3, #0
 8009290:	4d06      	ldr	r5, [pc, #24]	; (80092ac <_fstat_r+0x20>)
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	4611      	mov	r1, r2
 8009298:	602b      	str	r3, [r5, #0]
 800929a:	f7f7 ff0f 	bl	80010bc <_fstat>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d102      	bne.n	80092a8 <_fstat_r+0x1c>
 80092a2:	682b      	ldr	r3, [r5, #0]
 80092a4:	b103      	cbz	r3, 80092a8 <_fstat_r+0x1c>
 80092a6:	6023      	str	r3, [r4, #0]
 80092a8:	bd38      	pop	{r3, r4, r5, pc}
 80092aa:	bf00      	nop
 80092ac:	20000ec8 	.word	0x20000ec8

080092b0 <__sfvwrite_r>:
 80092b0:	6893      	ldr	r3, [r2, #8]
 80092b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092b6:	4606      	mov	r6, r0
 80092b8:	460c      	mov	r4, r1
 80092ba:	4690      	mov	r8, r2
 80092bc:	b91b      	cbnz	r3, 80092c6 <__sfvwrite_r+0x16>
 80092be:	2000      	movs	r0, #0
 80092c0:	b003      	add	sp, #12
 80092c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c6:	898b      	ldrh	r3, [r1, #12]
 80092c8:	0718      	lsls	r0, r3, #28
 80092ca:	d550      	bpl.n	800936e <__sfvwrite_r+0xbe>
 80092cc:	690b      	ldr	r3, [r1, #16]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d04d      	beq.n	800936e <__sfvwrite_r+0xbe>
 80092d2:	89a3      	ldrh	r3, [r4, #12]
 80092d4:	f8d8 7000 	ldr.w	r7, [r8]
 80092d8:	f013 0902 	ands.w	r9, r3, #2
 80092dc:	d16c      	bne.n	80093b8 <__sfvwrite_r+0x108>
 80092de:	f013 0301 	ands.w	r3, r3, #1
 80092e2:	f000 809c 	beq.w	800941e <__sfvwrite_r+0x16e>
 80092e6:	4648      	mov	r0, r9
 80092e8:	46ca      	mov	sl, r9
 80092ea:	46cb      	mov	fp, r9
 80092ec:	f1bb 0f00 	cmp.w	fp, #0
 80092f0:	f000 8103 	beq.w	80094fa <__sfvwrite_r+0x24a>
 80092f4:	b950      	cbnz	r0, 800930c <__sfvwrite_r+0x5c>
 80092f6:	465a      	mov	r2, fp
 80092f8:	210a      	movs	r1, #10
 80092fa:	4650      	mov	r0, sl
 80092fc:	f7fe fcfc 	bl	8007cf8 <memchr>
 8009300:	2800      	cmp	r0, #0
 8009302:	f000 80ff 	beq.w	8009504 <__sfvwrite_r+0x254>
 8009306:	3001      	adds	r0, #1
 8009308:	eba0 090a 	sub.w	r9, r0, sl
 800930c:	6820      	ldr	r0, [r4, #0]
 800930e:	6921      	ldr	r1, [r4, #16]
 8009310:	45d9      	cmp	r9, fp
 8009312:	464a      	mov	r2, r9
 8009314:	bf28      	it	cs
 8009316:	465a      	movcs	r2, fp
 8009318:	4288      	cmp	r0, r1
 800931a:	6963      	ldr	r3, [r4, #20]
 800931c:	f240 80f5 	bls.w	800950a <__sfvwrite_r+0x25a>
 8009320:	68a5      	ldr	r5, [r4, #8]
 8009322:	441d      	add	r5, r3
 8009324:	42aa      	cmp	r2, r5
 8009326:	f340 80f0 	ble.w	800950a <__sfvwrite_r+0x25a>
 800932a:	4651      	mov	r1, sl
 800932c:	462a      	mov	r2, r5
 800932e:	f000 f943 	bl	80095b8 <memmove>
 8009332:	6823      	ldr	r3, [r4, #0]
 8009334:	4621      	mov	r1, r4
 8009336:	442b      	add	r3, r5
 8009338:	4630      	mov	r0, r6
 800933a:	6023      	str	r3, [r4, #0]
 800933c:	f7fe fa8c 	bl	8007858 <_fflush_r>
 8009340:	2800      	cmp	r0, #0
 8009342:	d167      	bne.n	8009414 <__sfvwrite_r+0x164>
 8009344:	ebb9 0905 	subs.w	r9, r9, r5
 8009348:	f040 80f7 	bne.w	800953a <__sfvwrite_r+0x28a>
 800934c:	4621      	mov	r1, r4
 800934e:	4630      	mov	r0, r6
 8009350:	f7fe fa82 	bl	8007858 <_fflush_r>
 8009354:	2800      	cmp	r0, #0
 8009356:	d15d      	bne.n	8009414 <__sfvwrite_r+0x164>
 8009358:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800935c:	44aa      	add	sl, r5
 800935e:	ebab 0b05 	sub.w	fp, fp, r5
 8009362:	1b55      	subs	r5, r2, r5
 8009364:	f8c8 5008 	str.w	r5, [r8, #8]
 8009368:	2d00      	cmp	r5, #0
 800936a:	d1bf      	bne.n	80092ec <__sfvwrite_r+0x3c>
 800936c:	e7a7      	b.n	80092be <__sfvwrite_r+0xe>
 800936e:	4621      	mov	r1, r4
 8009370:	4630      	mov	r0, r6
 8009372:	f7fd fb2d 	bl	80069d0 <__swsetup_r>
 8009376:	2800      	cmp	r0, #0
 8009378:	d0ab      	beq.n	80092d2 <__sfvwrite_r+0x22>
 800937a:	f04f 30ff 	mov.w	r0, #4294967295
 800937e:	e79f      	b.n	80092c0 <__sfvwrite_r+0x10>
 8009380:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009384:	3708      	adds	r7, #8
 8009386:	f1b9 0f00 	cmp.w	r9, #0
 800938a:	d0f9      	beq.n	8009380 <__sfvwrite_r+0xd0>
 800938c:	45d1      	cmp	r9, sl
 800938e:	464b      	mov	r3, r9
 8009390:	465a      	mov	r2, fp
 8009392:	bf28      	it	cs
 8009394:	4653      	movcs	r3, sl
 8009396:	4630      	mov	r0, r6
 8009398:	69e1      	ldr	r1, [r4, #28]
 800939a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800939c:	47a8      	blx	r5
 800939e:	2800      	cmp	r0, #0
 80093a0:	dd38      	ble.n	8009414 <__sfvwrite_r+0x164>
 80093a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093a6:	4483      	add	fp, r0
 80093a8:	eba9 0900 	sub.w	r9, r9, r0
 80093ac:	1a18      	subs	r0, r3, r0
 80093ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80093b2:	2800      	cmp	r0, #0
 80093b4:	d1e7      	bne.n	8009386 <__sfvwrite_r+0xd6>
 80093b6:	e782      	b.n	80092be <__sfvwrite_r+0xe>
 80093b8:	f04f 0b00 	mov.w	fp, #0
 80093bc:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009540 <__sfvwrite_r+0x290>
 80093c0:	46d9      	mov	r9, fp
 80093c2:	e7e0      	b.n	8009386 <__sfvwrite_r+0xd6>
 80093c4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 80093c8:	3708      	adds	r7, #8
 80093ca:	f1ba 0f00 	cmp.w	sl, #0
 80093ce:	d0f9      	beq.n	80093c4 <__sfvwrite_r+0x114>
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	68a2      	ldr	r2, [r4, #8]
 80093d4:	0599      	lsls	r1, r3, #22
 80093d6:	6820      	ldr	r0, [r4, #0]
 80093d8:	d563      	bpl.n	80094a2 <__sfvwrite_r+0x1f2>
 80093da:	4552      	cmp	r2, sl
 80093dc:	d836      	bhi.n	800944c <__sfvwrite_r+0x19c>
 80093de:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80093e2:	d033      	beq.n	800944c <__sfvwrite_r+0x19c>
 80093e4:	6921      	ldr	r1, [r4, #16]
 80093e6:	6965      	ldr	r5, [r4, #20]
 80093e8:	eba0 0b01 	sub.w	fp, r0, r1
 80093ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093f4:	f10b 0201 	add.w	r2, fp, #1
 80093f8:	106d      	asrs	r5, r5, #1
 80093fa:	4452      	add	r2, sl
 80093fc:	4295      	cmp	r5, r2
 80093fe:	bf38      	it	cc
 8009400:	4615      	movcc	r5, r2
 8009402:	055b      	lsls	r3, r3, #21
 8009404:	d53d      	bpl.n	8009482 <__sfvwrite_r+0x1d2>
 8009406:	4629      	mov	r1, r5
 8009408:	4630      	mov	r0, r6
 800940a:	f7fa fb43 	bl	8003a94 <_malloc_r>
 800940e:	b948      	cbnz	r0, 8009424 <__sfvwrite_r+0x174>
 8009410:	230c      	movs	r3, #12
 8009412:	6033      	str	r3, [r6, #0]
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800941a:	81a3      	strh	r3, [r4, #12]
 800941c:	e7ad      	b.n	800937a <__sfvwrite_r+0xca>
 800941e:	4699      	mov	r9, r3
 8009420:	469a      	mov	sl, r3
 8009422:	e7d2      	b.n	80093ca <__sfvwrite_r+0x11a>
 8009424:	465a      	mov	r2, fp
 8009426:	6921      	ldr	r1, [r4, #16]
 8009428:	9001      	str	r0, [sp, #4]
 800942a:	f7fe fc73 	bl	8007d14 <memcpy>
 800942e:	89a2      	ldrh	r2, [r4, #12]
 8009430:	9b01      	ldr	r3, [sp, #4]
 8009432:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009436:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800943a:	81a2      	strh	r2, [r4, #12]
 800943c:	4652      	mov	r2, sl
 800943e:	6123      	str	r3, [r4, #16]
 8009440:	6165      	str	r5, [r4, #20]
 8009442:	445b      	add	r3, fp
 8009444:	eba5 050b 	sub.w	r5, r5, fp
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	60a5      	str	r5, [r4, #8]
 800944c:	4552      	cmp	r2, sl
 800944e:	bf28      	it	cs
 8009450:	4652      	movcs	r2, sl
 8009452:	4655      	mov	r5, sl
 8009454:	4649      	mov	r1, r9
 8009456:	6820      	ldr	r0, [r4, #0]
 8009458:	9201      	str	r2, [sp, #4]
 800945a:	f000 f8ad 	bl	80095b8 <memmove>
 800945e:	68a3      	ldr	r3, [r4, #8]
 8009460:	9a01      	ldr	r2, [sp, #4]
 8009462:	1a9b      	subs	r3, r3, r2
 8009464:	60a3      	str	r3, [r4, #8]
 8009466:	6823      	ldr	r3, [r4, #0]
 8009468:	441a      	add	r2, r3
 800946a:	6022      	str	r2, [r4, #0]
 800946c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009470:	44a9      	add	r9, r5
 8009472:	ebaa 0a05 	sub.w	sl, sl, r5
 8009476:	1b45      	subs	r5, r0, r5
 8009478:	f8c8 5008 	str.w	r5, [r8, #8]
 800947c:	2d00      	cmp	r5, #0
 800947e:	d1a4      	bne.n	80093ca <__sfvwrite_r+0x11a>
 8009480:	e71d      	b.n	80092be <__sfvwrite_r+0xe>
 8009482:	462a      	mov	r2, r5
 8009484:	4630      	mov	r0, r6
 8009486:	f000 f8c3 	bl	8009610 <_realloc_r>
 800948a:	4603      	mov	r3, r0
 800948c:	2800      	cmp	r0, #0
 800948e:	d1d5      	bne.n	800943c <__sfvwrite_r+0x18c>
 8009490:	4630      	mov	r0, r6
 8009492:	6921      	ldr	r1, [r4, #16]
 8009494:	f7fe fadc 	bl	8007a50 <_free_r>
 8009498:	89a3      	ldrh	r3, [r4, #12]
 800949a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800949e:	81a3      	strh	r3, [r4, #12]
 80094a0:	e7b6      	b.n	8009410 <__sfvwrite_r+0x160>
 80094a2:	6923      	ldr	r3, [r4, #16]
 80094a4:	4283      	cmp	r3, r0
 80094a6:	d302      	bcc.n	80094ae <__sfvwrite_r+0x1fe>
 80094a8:	6961      	ldr	r1, [r4, #20]
 80094aa:	4551      	cmp	r1, sl
 80094ac:	d915      	bls.n	80094da <__sfvwrite_r+0x22a>
 80094ae:	4552      	cmp	r2, sl
 80094b0:	bf28      	it	cs
 80094b2:	4652      	movcs	r2, sl
 80094b4:	4615      	mov	r5, r2
 80094b6:	4649      	mov	r1, r9
 80094b8:	f000 f87e 	bl	80095b8 <memmove>
 80094bc:	68a3      	ldr	r3, [r4, #8]
 80094be:	6822      	ldr	r2, [r4, #0]
 80094c0:	1b5b      	subs	r3, r3, r5
 80094c2:	442a      	add	r2, r5
 80094c4:	60a3      	str	r3, [r4, #8]
 80094c6:	6022      	str	r2, [r4, #0]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1cf      	bne.n	800946c <__sfvwrite_r+0x1bc>
 80094cc:	4621      	mov	r1, r4
 80094ce:	4630      	mov	r0, r6
 80094d0:	f7fe f9c2 	bl	8007858 <_fflush_r>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d0c9      	beq.n	800946c <__sfvwrite_r+0x1bc>
 80094d8:	e79c      	b.n	8009414 <__sfvwrite_r+0x164>
 80094da:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80094de:	459a      	cmp	sl, r3
 80094e0:	bf38      	it	cc
 80094e2:	4653      	movcc	r3, sl
 80094e4:	fb93 f3f1 	sdiv	r3, r3, r1
 80094e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80094ea:	434b      	muls	r3, r1
 80094ec:	464a      	mov	r2, r9
 80094ee:	4630      	mov	r0, r6
 80094f0:	69e1      	ldr	r1, [r4, #28]
 80094f2:	47a8      	blx	r5
 80094f4:	1e05      	subs	r5, r0, #0
 80094f6:	dcb9      	bgt.n	800946c <__sfvwrite_r+0x1bc>
 80094f8:	e78c      	b.n	8009414 <__sfvwrite_r+0x164>
 80094fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094fe:	2000      	movs	r0, #0
 8009500:	3708      	adds	r7, #8
 8009502:	e6f3      	b.n	80092ec <__sfvwrite_r+0x3c>
 8009504:	f10b 0901 	add.w	r9, fp, #1
 8009508:	e700      	b.n	800930c <__sfvwrite_r+0x5c>
 800950a:	4293      	cmp	r3, r2
 800950c:	dc08      	bgt.n	8009520 <__sfvwrite_r+0x270>
 800950e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009510:	4652      	mov	r2, sl
 8009512:	4630      	mov	r0, r6
 8009514:	69e1      	ldr	r1, [r4, #28]
 8009516:	47a8      	blx	r5
 8009518:	1e05      	subs	r5, r0, #0
 800951a:	f73f af13 	bgt.w	8009344 <__sfvwrite_r+0x94>
 800951e:	e779      	b.n	8009414 <__sfvwrite_r+0x164>
 8009520:	4651      	mov	r1, sl
 8009522:	9201      	str	r2, [sp, #4]
 8009524:	f000 f848 	bl	80095b8 <memmove>
 8009528:	9a01      	ldr	r2, [sp, #4]
 800952a:	68a3      	ldr	r3, [r4, #8]
 800952c:	4615      	mov	r5, r2
 800952e:	1a9b      	subs	r3, r3, r2
 8009530:	60a3      	str	r3, [r4, #8]
 8009532:	6823      	ldr	r3, [r4, #0]
 8009534:	4413      	add	r3, r2
 8009536:	6023      	str	r3, [r4, #0]
 8009538:	e704      	b.n	8009344 <__sfvwrite_r+0x94>
 800953a:	2001      	movs	r0, #1
 800953c:	e70c      	b.n	8009358 <__sfvwrite_r+0xa8>
 800953e:	bf00      	nop
 8009540:	7ffffc00 	.word	0x7ffffc00

08009544 <_isatty_r>:
 8009544:	b538      	push	{r3, r4, r5, lr}
 8009546:	2300      	movs	r3, #0
 8009548:	4d05      	ldr	r5, [pc, #20]	; (8009560 <_isatty_r+0x1c>)
 800954a:	4604      	mov	r4, r0
 800954c:	4608      	mov	r0, r1
 800954e:	602b      	str	r3, [r5, #0]
 8009550:	f000 fb5e 	bl	8009c10 <_isatty>
 8009554:	1c43      	adds	r3, r0, #1
 8009556:	d102      	bne.n	800955e <_isatty_r+0x1a>
 8009558:	682b      	ldr	r3, [r5, #0]
 800955a:	b103      	cbz	r3, 800955e <_isatty_r+0x1a>
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	bd38      	pop	{r3, r4, r5, pc}
 8009560:	20000ec8 	.word	0x20000ec8

08009564 <__locale_mb_cur_max>:
 8009564:	4b01      	ldr	r3, [pc, #4]	; (800956c <__locale_mb_cur_max+0x8>)
 8009566:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800956a:	4770      	bx	lr
 800956c:	2000085c 	.word	0x2000085c

08009570 <_lseek_r>:
 8009570:	b538      	push	{r3, r4, r5, lr}
 8009572:	4604      	mov	r4, r0
 8009574:	4608      	mov	r0, r1
 8009576:	4611      	mov	r1, r2
 8009578:	2200      	movs	r2, #0
 800957a:	4d05      	ldr	r5, [pc, #20]	; (8009590 <_lseek_r+0x20>)
 800957c:	602a      	str	r2, [r5, #0]
 800957e:	461a      	mov	r2, r3
 8009580:	f000 fb10 	bl	8009ba4 <_lseek>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_lseek_r+0x1e>
 8009588:	682b      	ldr	r3, [r5, #0]
 800958a:	b103      	cbz	r3, 800958e <_lseek_r+0x1e>
 800958c:	6023      	str	r3, [r4, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	20000ec8 	.word	0x20000ec8

08009594 <__ascii_mbtowc>:
 8009594:	b082      	sub	sp, #8
 8009596:	b901      	cbnz	r1, 800959a <__ascii_mbtowc+0x6>
 8009598:	a901      	add	r1, sp, #4
 800959a:	b142      	cbz	r2, 80095ae <__ascii_mbtowc+0x1a>
 800959c:	b14b      	cbz	r3, 80095b2 <__ascii_mbtowc+0x1e>
 800959e:	7813      	ldrb	r3, [r2, #0]
 80095a0:	600b      	str	r3, [r1, #0]
 80095a2:	7812      	ldrb	r2, [r2, #0]
 80095a4:	1e10      	subs	r0, r2, #0
 80095a6:	bf18      	it	ne
 80095a8:	2001      	movne	r0, #1
 80095aa:	b002      	add	sp, #8
 80095ac:	4770      	bx	lr
 80095ae:	4610      	mov	r0, r2
 80095b0:	e7fb      	b.n	80095aa <__ascii_mbtowc+0x16>
 80095b2:	f06f 0001 	mvn.w	r0, #1
 80095b6:	e7f8      	b.n	80095aa <__ascii_mbtowc+0x16>

080095b8 <memmove>:
 80095b8:	4288      	cmp	r0, r1
 80095ba:	b510      	push	{r4, lr}
 80095bc:	eb01 0402 	add.w	r4, r1, r2
 80095c0:	d902      	bls.n	80095c8 <memmove+0x10>
 80095c2:	4284      	cmp	r4, r0
 80095c4:	4623      	mov	r3, r4
 80095c6:	d807      	bhi.n	80095d8 <memmove+0x20>
 80095c8:	1e43      	subs	r3, r0, #1
 80095ca:	42a1      	cmp	r1, r4
 80095cc:	d008      	beq.n	80095e0 <memmove+0x28>
 80095ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095d6:	e7f8      	b.n	80095ca <memmove+0x12>
 80095d8:	4601      	mov	r1, r0
 80095da:	4402      	add	r2, r0
 80095dc:	428a      	cmp	r2, r1
 80095de:	d100      	bne.n	80095e2 <memmove+0x2a>
 80095e0:	bd10      	pop	{r4, pc}
 80095e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095ea:	e7f7      	b.n	80095dc <memmove+0x24>

080095ec <_read_r>:
 80095ec:	b538      	push	{r3, r4, r5, lr}
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	4611      	mov	r1, r2
 80095f4:	2200      	movs	r2, #0
 80095f6:	4d05      	ldr	r5, [pc, #20]	; (800960c <_read_r+0x20>)
 80095f8:	602a      	str	r2, [r5, #0]
 80095fa:	461a      	mov	r2, r3
 80095fc:	f7f7 fdf8 	bl	80011f0 <_read>
 8009600:	1c43      	adds	r3, r0, #1
 8009602:	d102      	bne.n	800960a <_read_r+0x1e>
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	b103      	cbz	r3, 800960a <_read_r+0x1e>
 8009608:	6023      	str	r3, [r4, #0]
 800960a:	bd38      	pop	{r3, r4, r5, pc}
 800960c:	20000ec8 	.word	0x20000ec8

08009610 <_realloc_r>:
 8009610:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	460c      	mov	r4, r1
 8009616:	4681      	mov	r9, r0
 8009618:	4611      	mov	r1, r2
 800961a:	b924      	cbnz	r4, 8009626 <_realloc_r+0x16>
 800961c:	b003      	add	sp, #12
 800961e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009622:	f7fa ba37 	b.w	8003a94 <_malloc_r>
 8009626:	9201      	str	r2, [sp, #4]
 8009628:	f7fa fc7e 	bl	8003f28 <__malloc_lock>
 800962c:	9901      	ldr	r1, [sp, #4]
 800962e:	f101 080b 	add.w	r8, r1, #11
 8009632:	f1b8 0f16 	cmp.w	r8, #22
 8009636:	d90b      	bls.n	8009650 <_realloc_r+0x40>
 8009638:	f038 0807 	bics.w	r8, r8, #7
 800963c:	d50a      	bpl.n	8009654 <_realloc_r+0x44>
 800963e:	230c      	movs	r3, #12
 8009640:	f04f 0b00 	mov.w	fp, #0
 8009644:	f8c9 3000 	str.w	r3, [r9]
 8009648:	4658      	mov	r0, fp
 800964a:	b003      	add	sp, #12
 800964c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009650:	f04f 0810 	mov.w	r8, #16
 8009654:	4588      	cmp	r8, r1
 8009656:	d3f2      	bcc.n	800963e <_realloc_r+0x2e>
 8009658:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800965c:	f1a4 0a08 	sub.w	sl, r4, #8
 8009660:	f025 0603 	bic.w	r6, r5, #3
 8009664:	45b0      	cmp	r8, r6
 8009666:	f340 8173 	ble.w	8009950 <_realloc_r+0x340>
 800966a:	48aa      	ldr	r0, [pc, #680]	; (8009914 <_realloc_r+0x304>)
 800966c:	eb0a 0306 	add.w	r3, sl, r6
 8009670:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8009674:	685a      	ldr	r2, [r3, #4]
 8009676:	459c      	cmp	ip, r3
 8009678:	9001      	str	r0, [sp, #4]
 800967a:	d005      	beq.n	8009688 <_realloc_r+0x78>
 800967c:	f022 0001 	bic.w	r0, r2, #1
 8009680:	4418      	add	r0, r3
 8009682:	6840      	ldr	r0, [r0, #4]
 8009684:	07c7      	lsls	r7, r0, #31
 8009686:	d427      	bmi.n	80096d8 <_realloc_r+0xc8>
 8009688:	f022 0203 	bic.w	r2, r2, #3
 800968c:	459c      	cmp	ip, r3
 800968e:	eb06 0702 	add.w	r7, r6, r2
 8009692:	d119      	bne.n	80096c8 <_realloc_r+0xb8>
 8009694:	f108 0010 	add.w	r0, r8, #16
 8009698:	42b8      	cmp	r0, r7
 800969a:	dc1f      	bgt.n	80096dc <_realloc_r+0xcc>
 800969c:	9a01      	ldr	r2, [sp, #4]
 800969e:	eba7 0708 	sub.w	r7, r7, r8
 80096a2:	eb0a 0308 	add.w	r3, sl, r8
 80096a6:	f047 0701 	orr.w	r7, r7, #1
 80096aa:	6093      	str	r3, [r2, #8]
 80096ac:	605f      	str	r7, [r3, #4]
 80096ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80096b2:	4648      	mov	r0, r9
 80096b4:	f003 0301 	and.w	r3, r3, #1
 80096b8:	ea43 0308 	orr.w	r3, r3, r8
 80096bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80096c0:	f7fa fc38 	bl	8003f34 <__malloc_unlock>
 80096c4:	46a3      	mov	fp, r4
 80096c6:	e7bf      	b.n	8009648 <_realloc_r+0x38>
 80096c8:	45b8      	cmp	r8, r7
 80096ca:	dc07      	bgt.n	80096dc <_realloc_r+0xcc>
 80096cc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80096d0:	60da      	str	r2, [r3, #12]
 80096d2:	6093      	str	r3, [r2, #8]
 80096d4:	4655      	mov	r5, sl
 80096d6:	e080      	b.n	80097da <_realloc_r+0x1ca>
 80096d8:	2200      	movs	r2, #0
 80096da:	4613      	mov	r3, r2
 80096dc:	07e8      	lsls	r0, r5, #31
 80096de:	f100 80e8 	bmi.w	80098b2 <_realloc_r+0x2a2>
 80096e2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80096e6:	ebaa 0505 	sub.w	r5, sl, r5
 80096ea:	6868      	ldr	r0, [r5, #4]
 80096ec:	f020 0003 	bic.w	r0, r0, #3
 80096f0:	eb00 0b06 	add.w	fp, r0, r6
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f000 80a7 	beq.w	8009848 <_realloc_r+0x238>
 80096fa:	459c      	cmp	ip, r3
 80096fc:	eb02 070b 	add.w	r7, r2, fp
 8009700:	d14b      	bne.n	800979a <_realloc_r+0x18a>
 8009702:	f108 0310 	add.w	r3, r8, #16
 8009706:	42bb      	cmp	r3, r7
 8009708:	f300 809e 	bgt.w	8009848 <_realloc_r+0x238>
 800970c:	46ab      	mov	fp, r5
 800970e:	68eb      	ldr	r3, [r5, #12]
 8009710:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009714:	60d3      	str	r3, [r2, #12]
 8009716:	609a      	str	r2, [r3, #8]
 8009718:	1f32      	subs	r2, r6, #4
 800971a:	2a24      	cmp	r2, #36	; 0x24
 800971c:	d838      	bhi.n	8009790 <_realloc_r+0x180>
 800971e:	2a13      	cmp	r2, #19
 8009720:	d934      	bls.n	800978c <_realloc_r+0x17c>
 8009722:	6823      	ldr	r3, [r4, #0]
 8009724:	2a1b      	cmp	r2, #27
 8009726:	60ab      	str	r3, [r5, #8]
 8009728:	6863      	ldr	r3, [r4, #4]
 800972a:	60eb      	str	r3, [r5, #12]
 800972c:	d81b      	bhi.n	8009766 <_realloc_r+0x156>
 800972e:	3408      	adds	r4, #8
 8009730:	f105 0310 	add.w	r3, r5, #16
 8009734:	6822      	ldr	r2, [r4, #0]
 8009736:	601a      	str	r2, [r3, #0]
 8009738:	6862      	ldr	r2, [r4, #4]
 800973a:	605a      	str	r2, [r3, #4]
 800973c:	68a2      	ldr	r2, [r4, #8]
 800973e:	609a      	str	r2, [r3, #8]
 8009740:	9a01      	ldr	r2, [sp, #4]
 8009742:	eba7 0708 	sub.w	r7, r7, r8
 8009746:	eb05 0308 	add.w	r3, r5, r8
 800974a:	f047 0701 	orr.w	r7, r7, #1
 800974e:	6093      	str	r3, [r2, #8]
 8009750:	605f      	str	r7, [r3, #4]
 8009752:	686b      	ldr	r3, [r5, #4]
 8009754:	f003 0301 	and.w	r3, r3, #1
 8009758:	ea43 0308 	orr.w	r3, r3, r8
 800975c:	606b      	str	r3, [r5, #4]
 800975e:	4648      	mov	r0, r9
 8009760:	f7fa fbe8 	bl	8003f34 <__malloc_unlock>
 8009764:	e770      	b.n	8009648 <_realloc_r+0x38>
 8009766:	68a3      	ldr	r3, [r4, #8]
 8009768:	2a24      	cmp	r2, #36	; 0x24
 800976a:	612b      	str	r3, [r5, #16]
 800976c:	68e3      	ldr	r3, [r4, #12]
 800976e:	bf18      	it	ne
 8009770:	3410      	addne	r4, #16
 8009772:	616b      	str	r3, [r5, #20]
 8009774:	bf09      	itett	eq
 8009776:	6923      	ldreq	r3, [r4, #16]
 8009778:	f105 0318 	addne.w	r3, r5, #24
 800977c:	61ab      	streq	r3, [r5, #24]
 800977e:	6962      	ldreq	r2, [r4, #20]
 8009780:	bf02      	ittt	eq
 8009782:	f105 0320 	addeq.w	r3, r5, #32
 8009786:	61ea      	streq	r2, [r5, #28]
 8009788:	3418      	addeq	r4, #24
 800978a:	e7d3      	b.n	8009734 <_realloc_r+0x124>
 800978c:	465b      	mov	r3, fp
 800978e:	e7d1      	b.n	8009734 <_realloc_r+0x124>
 8009790:	4621      	mov	r1, r4
 8009792:	4658      	mov	r0, fp
 8009794:	f7ff ff10 	bl	80095b8 <memmove>
 8009798:	e7d2      	b.n	8009740 <_realloc_r+0x130>
 800979a:	45b8      	cmp	r8, r7
 800979c:	dc54      	bgt.n	8009848 <_realloc_r+0x238>
 800979e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80097a2:	4628      	mov	r0, r5
 80097a4:	60da      	str	r2, [r3, #12]
 80097a6:	6093      	str	r3, [r2, #8]
 80097a8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80097ac:	68eb      	ldr	r3, [r5, #12]
 80097ae:	60d3      	str	r3, [r2, #12]
 80097b0:	609a      	str	r2, [r3, #8]
 80097b2:	1f32      	subs	r2, r6, #4
 80097b4:	2a24      	cmp	r2, #36	; 0x24
 80097b6:	d843      	bhi.n	8009840 <_realloc_r+0x230>
 80097b8:	2a13      	cmp	r2, #19
 80097ba:	d908      	bls.n	80097ce <_realloc_r+0x1be>
 80097bc:	6823      	ldr	r3, [r4, #0]
 80097be:	2a1b      	cmp	r2, #27
 80097c0:	60ab      	str	r3, [r5, #8]
 80097c2:	6863      	ldr	r3, [r4, #4]
 80097c4:	60eb      	str	r3, [r5, #12]
 80097c6:	d828      	bhi.n	800981a <_realloc_r+0x20a>
 80097c8:	3408      	adds	r4, #8
 80097ca:	f105 0010 	add.w	r0, r5, #16
 80097ce:	6823      	ldr	r3, [r4, #0]
 80097d0:	6003      	str	r3, [r0, #0]
 80097d2:	6863      	ldr	r3, [r4, #4]
 80097d4:	6043      	str	r3, [r0, #4]
 80097d6:	68a3      	ldr	r3, [r4, #8]
 80097d8:	6083      	str	r3, [r0, #8]
 80097da:	686a      	ldr	r2, [r5, #4]
 80097dc:	eba7 0008 	sub.w	r0, r7, r8
 80097e0:	280f      	cmp	r0, #15
 80097e2:	f002 0201 	and.w	r2, r2, #1
 80097e6:	eb05 0307 	add.w	r3, r5, r7
 80097ea:	f240 80b3 	bls.w	8009954 <_realloc_r+0x344>
 80097ee:	eb05 0108 	add.w	r1, r5, r8
 80097f2:	ea48 0202 	orr.w	r2, r8, r2
 80097f6:	f040 0001 	orr.w	r0, r0, #1
 80097fa:	606a      	str	r2, [r5, #4]
 80097fc:	6048      	str	r0, [r1, #4]
 80097fe:	685a      	ldr	r2, [r3, #4]
 8009800:	4648      	mov	r0, r9
 8009802:	f042 0201 	orr.w	r2, r2, #1
 8009806:	605a      	str	r2, [r3, #4]
 8009808:	3108      	adds	r1, #8
 800980a:	f7fe f921 	bl	8007a50 <_free_r>
 800980e:	4648      	mov	r0, r9
 8009810:	f7fa fb90 	bl	8003f34 <__malloc_unlock>
 8009814:	f105 0b08 	add.w	fp, r5, #8
 8009818:	e716      	b.n	8009648 <_realloc_r+0x38>
 800981a:	68a3      	ldr	r3, [r4, #8]
 800981c:	2a24      	cmp	r2, #36	; 0x24
 800981e:	612b      	str	r3, [r5, #16]
 8009820:	68e3      	ldr	r3, [r4, #12]
 8009822:	bf18      	it	ne
 8009824:	f105 0018 	addne.w	r0, r5, #24
 8009828:	616b      	str	r3, [r5, #20]
 800982a:	bf09      	itett	eq
 800982c:	6923      	ldreq	r3, [r4, #16]
 800982e:	3410      	addne	r4, #16
 8009830:	61ab      	streq	r3, [r5, #24]
 8009832:	6963      	ldreq	r3, [r4, #20]
 8009834:	bf02      	ittt	eq
 8009836:	f105 0020 	addeq.w	r0, r5, #32
 800983a:	61eb      	streq	r3, [r5, #28]
 800983c:	3418      	addeq	r4, #24
 800983e:	e7c6      	b.n	80097ce <_realloc_r+0x1be>
 8009840:	4621      	mov	r1, r4
 8009842:	f7ff feb9 	bl	80095b8 <memmove>
 8009846:	e7c8      	b.n	80097da <_realloc_r+0x1ca>
 8009848:	45d8      	cmp	r8, fp
 800984a:	dc32      	bgt.n	80098b2 <_realloc_r+0x2a2>
 800984c:	4628      	mov	r0, r5
 800984e:	68eb      	ldr	r3, [r5, #12]
 8009850:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009854:	60d3      	str	r3, [r2, #12]
 8009856:	609a      	str	r2, [r3, #8]
 8009858:	1f32      	subs	r2, r6, #4
 800985a:	2a24      	cmp	r2, #36	; 0x24
 800985c:	d825      	bhi.n	80098aa <_realloc_r+0x29a>
 800985e:	2a13      	cmp	r2, #19
 8009860:	d908      	bls.n	8009874 <_realloc_r+0x264>
 8009862:	6823      	ldr	r3, [r4, #0]
 8009864:	2a1b      	cmp	r2, #27
 8009866:	60ab      	str	r3, [r5, #8]
 8009868:	6863      	ldr	r3, [r4, #4]
 800986a:	60eb      	str	r3, [r5, #12]
 800986c:	d80a      	bhi.n	8009884 <_realloc_r+0x274>
 800986e:	3408      	adds	r4, #8
 8009870:	f105 0010 	add.w	r0, r5, #16
 8009874:	6823      	ldr	r3, [r4, #0]
 8009876:	6003      	str	r3, [r0, #0]
 8009878:	6863      	ldr	r3, [r4, #4]
 800987a:	6043      	str	r3, [r0, #4]
 800987c:	68a3      	ldr	r3, [r4, #8]
 800987e:	6083      	str	r3, [r0, #8]
 8009880:	465f      	mov	r7, fp
 8009882:	e7aa      	b.n	80097da <_realloc_r+0x1ca>
 8009884:	68a3      	ldr	r3, [r4, #8]
 8009886:	2a24      	cmp	r2, #36	; 0x24
 8009888:	612b      	str	r3, [r5, #16]
 800988a:	68e3      	ldr	r3, [r4, #12]
 800988c:	bf18      	it	ne
 800988e:	f105 0018 	addne.w	r0, r5, #24
 8009892:	616b      	str	r3, [r5, #20]
 8009894:	bf09      	itett	eq
 8009896:	6923      	ldreq	r3, [r4, #16]
 8009898:	3410      	addne	r4, #16
 800989a:	61ab      	streq	r3, [r5, #24]
 800989c:	6963      	ldreq	r3, [r4, #20]
 800989e:	bf02      	ittt	eq
 80098a0:	f105 0020 	addeq.w	r0, r5, #32
 80098a4:	61eb      	streq	r3, [r5, #28]
 80098a6:	3418      	addeq	r4, #24
 80098a8:	e7e4      	b.n	8009874 <_realloc_r+0x264>
 80098aa:	4621      	mov	r1, r4
 80098ac:	f7ff fe84 	bl	80095b8 <memmove>
 80098b0:	e7e6      	b.n	8009880 <_realloc_r+0x270>
 80098b2:	4648      	mov	r0, r9
 80098b4:	f7fa f8ee 	bl	8003a94 <_malloc_r>
 80098b8:	4683      	mov	fp, r0
 80098ba:	2800      	cmp	r0, #0
 80098bc:	f43f af4f 	beq.w	800975e <_realloc_r+0x14e>
 80098c0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80098c4:	f1a0 0208 	sub.w	r2, r0, #8
 80098c8:	f023 0301 	bic.w	r3, r3, #1
 80098cc:	4453      	add	r3, sl
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d105      	bne.n	80098de <_realloc_r+0x2ce>
 80098d2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80098d6:	f027 0703 	bic.w	r7, r7, #3
 80098da:	4437      	add	r7, r6
 80098dc:	e6fa      	b.n	80096d4 <_realloc_r+0xc4>
 80098de:	1f32      	subs	r2, r6, #4
 80098e0:	2a24      	cmp	r2, #36	; 0x24
 80098e2:	d831      	bhi.n	8009948 <_realloc_r+0x338>
 80098e4:	2a13      	cmp	r2, #19
 80098e6:	d92c      	bls.n	8009942 <_realloc_r+0x332>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	2a1b      	cmp	r2, #27
 80098ec:	6003      	str	r3, [r0, #0]
 80098ee:	6863      	ldr	r3, [r4, #4]
 80098f0:	6043      	str	r3, [r0, #4]
 80098f2:	d811      	bhi.n	8009918 <_realloc_r+0x308>
 80098f4:	f104 0208 	add.w	r2, r4, #8
 80098f8:	f100 0308 	add.w	r3, r0, #8
 80098fc:	6811      	ldr	r1, [r2, #0]
 80098fe:	6019      	str	r1, [r3, #0]
 8009900:	6851      	ldr	r1, [r2, #4]
 8009902:	6059      	str	r1, [r3, #4]
 8009904:	6892      	ldr	r2, [r2, #8]
 8009906:	609a      	str	r2, [r3, #8]
 8009908:	4621      	mov	r1, r4
 800990a:	4648      	mov	r0, r9
 800990c:	f7fe f8a0 	bl	8007a50 <_free_r>
 8009910:	e725      	b.n	800975e <_realloc_r+0x14e>
 8009912:	bf00      	nop
 8009914:	20000448 	.word	0x20000448
 8009918:	68a3      	ldr	r3, [r4, #8]
 800991a:	2a24      	cmp	r2, #36	; 0x24
 800991c:	6083      	str	r3, [r0, #8]
 800991e:	68e3      	ldr	r3, [r4, #12]
 8009920:	bf18      	it	ne
 8009922:	f104 0210 	addne.w	r2, r4, #16
 8009926:	60c3      	str	r3, [r0, #12]
 8009928:	bf09      	itett	eq
 800992a:	6923      	ldreq	r3, [r4, #16]
 800992c:	f100 0310 	addne.w	r3, r0, #16
 8009930:	6103      	streq	r3, [r0, #16]
 8009932:	6961      	ldreq	r1, [r4, #20]
 8009934:	bf02      	ittt	eq
 8009936:	f104 0218 	addeq.w	r2, r4, #24
 800993a:	f100 0318 	addeq.w	r3, r0, #24
 800993e:	6141      	streq	r1, [r0, #20]
 8009940:	e7dc      	b.n	80098fc <_realloc_r+0x2ec>
 8009942:	4603      	mov	r3, r0
 8009944:	4622      	mov	r2, r4
 8009946:	e7d9      	b.n	80098fc <_realloc_r+0x2ec>
 8009948:	4621      	mov	r1, r4
 800994a:	f7ff fe35 	bl	80095b8 <memmove>
 800994e:	e7db      	b.n	8009908 <_realloc_r+0x2f8>
 8009950:	4637      	mov	r7, r6
 8009952:	e6bf      	b.n	80096d4 <_realloc_r+0xc4>
 8009954:	4317      	orrs	r7, r2
 8009956:	606f      	str	r7, [r5, #4]
 8009958:	685a      	ldr	r2, [r3, #4]
 800995a:	f042 0201 	orr.w	r2, r2, #1
 800995e:	605a      	str	r2, [r3, #4]
 8009960:	e755      	b.n	800980e <_realloc_r+0x1fe>
 8009962:	bf00      	nop

08009964 <__swbuf_r>:
 8009964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009966:	460e      	mov	r6, r1
 8009968:	4614      	mov	r4, r2
 800996a:	4605      	mov	r5, r0
 800996c:	b118      	cbz	r0, 8009976 <__swbuf_r+0x12>
 800996e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009970:	b90b      	cbnz	r3, 8009976 <__swbuf_r+0x12>
 8009972:	f7fd ffdd 	bl	8007930 <__sinit>
 8009976:	69a3      	ldr	r3, [r4, #24]
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	0719      	lsls	r1, r3, #28
 800997e:	d529      	bpl.n	80099d4 <__swbuf_r+0x70>
 8009980:	6923      	ldr	r3, [r4, #16]
 8009982:	b33b      	cbz	r3, 80099d4 <__swbuf_r+0x70>
 8009984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009988:	b2f6      	uxtb	r6, r6
 800998a:	049a      	lsls	r2, r3, #18
 800998c:	4637      	mov	r7, r6
 800998e:	d52a      	bpl.n	80099e6 <__swbuf_r+0x82>
 8009990:	6823      	ldr	r3, [r4, #0]
 8009992:	6920      	ldr	r0, [r4, #16]
 8009994:	1a18      	subs	r0, r3, r0
 8009996:	6963      	ldr	r3, [r4, #20]
 8009998:	4283      	cmp	r3, r0
 800999a:	dc04      	bgt.n	80099a6 <__swbuf_r+0x42>
 800999c:	4621      	mov	r1, r4
 800999e:	4628      	mov	r0, r5
 80099a0:	f7fd ff5a 	bl	8007858 <_fflush_r>
 80099a4:	b9e0      	cbnz	r0, 80099e0 <__swbuf_r+0x7c>
 80099a6:	68a3      	ldr	r3, [r4, #8]
 80099a8:	3001      	adds	r0, #1
 80099aa:	3b01      	subs	r3, #1
 80099ac:	60a3      	str	r3, [r4, #8]
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	6022      	str	r2, [r4, #0]
 80099b4:	701e      	strb	r6, [r3, #0]
 80099b6:	6963      	ldr	r3, [r4, #20]
 80099b8:	4283      	cmp	r3, r0
 80099ba:	d004      	beq.n	80099c6 <__swbuf_r+0x62>
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	07db      	lsls	r3, r3, #31
 80099c0:	d506      	bpl.n	80099d0 <__swbuf_r+0x6c>
 80099c2:	2e0a      	cmp	r6, #10
 80099c4:	d104      	bne.n	80099d0 <__swbuf_r+0x6c>
 80099c6:	4621      	mov	r1, r4
 80099c8:	4628      	mov	r0, r5
 80099ca:	f7fd ff45 	bl	8007858 <_fflush_r>
 80099ce:	b938      	cbnz	r0, 80099e0 <__swbuf_r+0x7c>
 80099d0:	4638      	mov	r0, r7
 80099d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099d4:	4621      	mov	r1, r4
 80099d6:	4628      	mov	r0, r5
 80099d8:	f7fc fffa 	bl	80069d0 <__swsetup_r>
 80099dc:	2800      	cmp	r0, #0
 80099de:	d0d1      	beq.n	8009984 <__swbuf_r+0x20>
 80099e0:	f04f 37ff 	mov.w	r7, #4294967295
 80099e4:	e7f4      	b.n	80099d0 <__swbuf_r+0x6c>
 80099e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80099ea:	81a3      	strh	r3, [r4, #12]
 80099ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80099f2:	6663      	str	r3, [r4, #100]	; 0x64
 80099f4:	e7cc      	b.n	8009990 <__swbuf_r+0x2c>
	...

080099f8 <_wcrtomb_r>:
 80099f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099fa:	4c09      	ldr	r4, [pc, #36]	; (8009a20 <_wcrtomb_r+0x28>)
 80099fc:	4605      	mov	r5, r0
 80099fe:	461e      	mov	r6, r3
 8009a00:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8009a04:	b085      	sub	sp, #20
 8009a06:	b909      	cbnz	r1, 8009a0c <_wcrtomb_r+0x14>
 8009a08:	460a      	mov	r2, r1
 8009a0a:	a901      	add	r1, sp, #4
 8009a0c:	47b8      	blx	r7
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	bf01      	itttt	eq
 8009a12:	2300      	moveq	r3, #0
 8009a14:	6033      	streq	r3, [r6, #0]
 8009a16:	238a      	moveq	r3, #138	; 0x8a
 8009a18:	602b      	streq	r3, [r5, #0]
 8009a1a:	b005      	add	sp, #20
 8009a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a1e:	bf00      	nop
 8009a20:	2000085c 	.word	0x2000085c

08009a24 <__ascii_wctomb>:
 8009a24:	4603      	mov	r3, r0
 8009a26:	4608      	mov	r0, r1
 8009a28:	b141      	cbz	r1, 8009a3c <__ascii_wctomb+0x18>
 8009a2a:	2aff      	cmp	r2, #255	; 0xff
 8009a2c:	d904      	bls.n	8009a38 <__ascii_wctomb+0x14>
 8009a2e:	228a      	movs	r2, #138	; 0x8a
 8009a30:	f04f 30ff 	mov.w	r0, #4294967295
 8009a34:	601a      	str	r2, [r3, #0]
 8009a36:	4770      	bx	lr
 8009a38:	2001      	movs	r0, #1
 8009a3a:	700a      	strb	r2, [r1, #0]
 8009a3c:	4770      	bx	lr

08009a3e <abort>:
 8009a3e:	2006      	movs	r0, #6
 8009a40:	b508      	push	{r3, lr}
 8009a42:	f000 f82d 	bl	8009aa0 <raise>
 8009a46:	2001      	movs	r0, #1
 8009a48:	f7f7 fb2c 	bl	80010a4 <_exit>

08009a4c <_raise_r>:
 8009a4c:	291f      	cmp	r1, #31
 8009a4e:	b538      	push	{r3, r4, r5, lr}
 8009a50:	4604      	mov	r4, r0
 8009a52:	460d      	mov	r5, r1
 8009a54:	d904      	bls.n	8009a60 <_raise_r+0x14>
 8009a56:	2316      	movs	r3, #22
 8009a58:	6003      	str	r3, [r0, #0]
 8009a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8009a64:	b112      	cbz	r2, 8009a6c <_raise_r+0x20>
 8009a66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a6a:	b94b      	cbnz	r3, 8009a80 <_raise_r+0x34>
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f000 f831 	bl	8009ad4 <_getpid_r>
 8009a72:	462a      	mov	r2, r5
 8009a74:	4601      	mov	r1, r0
 8009a76:	4620      	mov	r0, r4
 8009a78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a7c:	f000 b818 	b.w	8009ab0 <_kill_r>
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	d00a      	beq.n	8009a9a <_raise_r+0x4e>
 8009a84:	1c59      	adds	r1, r3, #1
 8009a86:	d103      	bne.n	8009a90 <_raise_r+0x44>
 8009a88:	2316      	movs	r3, #22
 8009a8a:	6003      	str	r3, [r0, #0]
 8009a8c:	2001      	movs	r0, #1
 8009a8e:	e7e6      	b.n	8009a5e <_raise_r+0x12>
 8009a90:	2400      	movs	r4, #0
 8009a92:	4628      	mov	r0, r5
 8009a94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a98:	4798      	blx	r3
 8009a9a:	2000      	movs	r0, #0
 8009a9c:	e7df      	b.n	8009a5e <_raise_r+0x12>
	...

08009aa0 <raise>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	; (8009aac <raise+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f7ff bfd1 	b.w	8009a4c <_raise_r>
 8009aaa:	bf00      	nop
 8009aac:	2000001c 	.word	0x2000001c

08009ab0 <_kill_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	4d06      	ldr	r5, [pc, #24]	; (8009ad0 <_kill_r+0x20>)
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	4611      	mov	r1, r2
 8009abc:	602b      	str	r3, [r5, #0]
 8009abe:	f7f7 fb13 	bl	80010e8 <_kill>
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	d102      	bne.n	8009acc <_kill_r+0x1c>
 8009ac6:	682b      	ldr	r3, [r5, #0]
 8009ac8:	b103      	cbz	r3, 8009acc <_kill_r+0x1c>
 8009aca:	6023      	str	r3, [r4, #0]
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop
 8009ad0:	20000ec8 	.word	0x20000ec8

08009ad4 <_getpid_r>:
 8009ad4:	f7f7 bb01 	b.w	80010da <_getpid>

08009ad8 <findslot>:
 8009ad8:	4b0a      	ldr	r3, [pc, #40]	; (8009b04 <findslot+0x2c>)
 8009ada:	b510      	push	{r4, lr}
 8009adc:	4604      	mov	r4, r0
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	b118      	cbz	r0, 8009aea <findslot+0x12>
 8009ae2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009ae4:	b90b      	cbnz	r3, 8009aea <findslot+0x12>
 8009ae6:	f7fd ff23 	bl	8007930 <__sinit>
 8009aea:	2c13      	cmp	r4, #19
 8009aec:	d807      	bhi.n	8009afe <findslot+0x26>
 8009aee:	4806      	ldr	r0, [pc, #24]	; (8009b08 <findslot+0x30>)
 8009af0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8009af4:	3201      	adds	r2, #1
 8009af6:	d002      	beq.n	8009afe <findslot+0x26>
 8009af8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8009afc:	bd10      	pop	{r4, pc}
 8009afe:	2000      	movs	r0, #0
 8009b00:	e7fc      	b.n	8009afc <findslot+0x24>
 8009b02:	bf00      	nop
 8009b04:	2000001c 	.word	0x2000001c
 8009b08:	20000e18 	.word	0x20000e18

08009b0c <checkerror>:
 8009b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b0e:	1c43      	adds	r3, r0, #1
 8009b10:	4604      	mov	r4, r0
 8009b12:	d109      	bne.n	8009b28 <checkerror+0x1c>
 8009b14:	f7f9 ff8c 	bl	8003a30 <__errno>
 8009b18:	2613      	movs	r6, #19
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	2700      	movs	r7, #0
 8009b1e:	4630      	mov	r0, r6
 8009b20:	4639      	mov	r1, r7
 8009b22:	beab      	bkpt	0x00ab
 8009b24:	4606      	mov	r6, r0
 8009b26:	602e      	str	r6, [r5, #0]
 8009b28:	4620      	mov	r0, r4
 8009b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b2c <_swilseek>:
 8009b2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b2e:	460c      	mov	r4, r1
 8009b30:	4616      	mov	r6, r2
 8009b32:	f7ff ffd1 	bl	8009ad8 <findslot>
 8009b36:	4605      	mov	r5, r0
 8009b38:	b940      	cbnz	r0, 8009b4c <_swilseek+0x20>
 8009b3a:	f7f9 ff79 	bl	8003a30 <__errno>
 8009b3e:	2309      	movs	r3, #9
 8009b40:	6003      	str	r3, [r0, #0]
 8009b42:	f04f 34ff 	mov.w	r4, #4294967295
 8009b46:	4620      	mov	r0, r4
 8009b48:	b003      	add	sp, #12
 8009b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b4c:	2e02      	cmp	r6, #2
 8009b4e:	d903      	bls.n	8009b58 <_swilseek+0x2c>
 8009b50:	f7f9 ff6e 	bl	8003a30 <__errno>
 8009b54:	2316      	movs	r3, #22
 8009b56:	e7f3      	b.n	8009b40 <_swilseek+0x14>
 8009b58:	2e01      	cmp	r6, #1
 8009b5a:	d112      	bne.n	8009b82 <_swilseek+0x56>
 8009b5c:	6843      	ldr	r3, [r0, #4]
 8009b5e:	18e4      	adds	r4, r4, r3
 8009b60:	d4f6      	bmi.n	8009b50 <_swilseek+0x24>
 8009b62:	682b      	ldr	r3, [r5, #0]
 8009b64:	260a      	movs	r6, #10
 8009b66:	466f      	mov	r7, sp
 8009b68:	e9cd 3400 	strd	r3, r4, [sp]
 8009b6c:	4630      	mov	r0, r6
 8009b6e:	4639      	mov	r1, r7
 8009b70:	beab      	bkpt	0x00ab
 8009b72:	4606      	mov	r6, r0
 8009b74:	4630      	mov	r0, r6
 8009b76:	f7ff ffc9 	bl	8009b0c <checkerror>
 8009b7a:	2800      	cmp	r0, #0
 8009b7c:	dbe1      	blt.n	8009b42 <_swilseek+0x16>
 8009b7e:	606c      	str	r4, [r5, #4]
 8009b80:	e7e1      	b.n	8009b46 <_swilseek+0x1a>
 8009b82:	2e02      	cmp	r6, #2
 8009b84:	d1ed      	bne.n	8009b62 <_swilseek+0x36>
 8009b86:	6803      	ldr	r3, [r0, #0]
 8009b88:	260c      	movs	r6, #12
 8009b8a:	466f      	mov	r7, sp
 8009b8c:	9300      	str	r3, [sp, #0]
 8009b8e:	4630      	mov	r0, r6
 8009b90:	4639      	mov	r1, r7
 8009b92:	beab      	bkpt	0x00ab
 8009b94:	4606      	mov	r6, r0
 8009b96:	4630      	mov	r0, r6
 8009b98:	f7ff ffb8 	bl	8009b0c <checkerror>
 8009b9c:	1c43      	adds	r3, r0, #1
 8009b9e:	d0d0      	beq.n	8009b42 <_swilseek+0x16>
 8009ba0:	4404      	add	r4, r0
 8009ba2:	e7de      	b.n	8009b62 <_swilseek+0x36>

08009ba4 <_lseek>:
 8009ba4:	f7ff bfc2 	b.w	8009b2c <_swilseek>

08009ba8 <_swiclose>:
 8009ba8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009baa:	2402      	movs	r4, #2
 8009bac:	9001      	str	r0, [sp, #4]
 8009bae:	ad01      	add	r5, sp, #4
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	4629      	mov	r1, r5
 8009bb4:	beab      	bkpt	0x00ab
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f7ff ffa7 	bl	8009b0c <checkerror>
 8009bbe:	b003      	add	sp, #12
 8009bc0:	bd30      	pop	{r4, r5, pc}
	...

08009bc4 <_close>:
 8009bc4:	b538      	push	{r3, r4, r5, lr}
 8009bc6:	4605      	mov	r5, r0
 8009bc8:	f7ff ff86 	bl	8009ad8 <findslot>
 8009bcc:	4604      	mov	r4, r0
 8009bce:	b930      	cbnz	r0, 8009bde <_close+0x1a>
 8009bd0:	f7f9 ff2e 	bl	8003a30 <__errno>
 8009bd4:	2309      	movs	r3, #9
 8009bd6:	6003      	str	r3, [r0, #0]
 8009bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bdc:	bd38      	pop	{r3, r4, r5, pc}
 8009bde:	3d01      	subs	r5, #1
 8009be0:	2d01      	cmp	r5, #1
 8009be2:	d809      	bhi.n	8009bf8 <_close+0x34>
 8009be4:	4b09      	ldr	r3, [pc, #36]	; (8009c0c <_close+0x48>)
 8009be6:	689a      	ldr	r2, [r3, #8]
 8009be8:	691b      	ldr	r3, [r3, #16]
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d104      	bne.n	8009bf8 <_close+0x34>
 8009bee:	f04f 33ff 	mov.w	r3, #4294967295
 8009bf2:	6003      	str	r3, [r0, #0]
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	e7f1      	b.n	8009bdc <_close+0x18>
 8009bf8:	6820      	ldr	r0, [r4, #0]
 8009bfa:	f7ff ffd5 	bl	8009ba8 <_swiclose>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d1ec      	bne.n	8009bdc <_close+0x18>
 8009c02:	f04f 33ff 	mov.w	r3, #4294967295
 8009c06:	6023      	str	r3, [r4, #0]
 8009c08:	e7e8      	b.n	8009bdc <_close+0x18>
 8009c0a:	bf00      	nop
 8009c0c:	20000e18 	.word	0x20000e18

08009c10 <_isatty>:
 8009c10:	b570      	push	{r4, r5, r6, lr}
 8009c12:	f7ff ff61 	bl	8009ad8 <findslot>
 8009c16:	2509      	movs	r5, #9
 8009c18:	4604      	mov	r4, r0
 8009c1a:	b920      	cbnz	r0, 8009c26 <_isatty+0x16>
 8009c1c:	f7f9 ff08 	bl	8003a30 <__errno>
 8009c20:	6005      	str	r5, [r0, #0]
 8009c22:	4620      	mov	r0, r4
 8009c24:	bd70      	pop	{r4, r5, r6, pc}
 8009c26:	4628      	mov	r0, r5
 8009c28:	4621      	mov	r1, r4
 8009c2a:	beab      	bkpt	0x00ab
 8009c2c:	4604      	mov	r4, r0
 8009c2e:	2c01      	cmp	r4, #1
 8009c30:	d0f7      	beq.n	8009c22 <_isatty+0x12>
 8009c32:	f7f9 fefd 	bl	8003a30 <__errno>
 8009c36:	2400      	movs	r4, #0
 8009c38:	4605      	mov	r5, r0
 8009c3a:	2613      	movs	r6, #19
 8009c3c:	4630      	mov	r0, r6
 8009c3e:	4621      	mov	r1, r4
 8009c40:	beab      	bkpt	0x00ab
 8009c42:	4606      	mov	r6, r0
 8009c44:	602e      	str	r6, [r5, #0]
 8009c46:	e7ec      	b.n	8009c22 <_isatty+0x12>

08009c48 <_init>:
 8009c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4a:	bf00      	nop
 8009c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c4e:	bc08      	pop	{r3}
 8009c50:	469e      	mov	lr, r3
 8009c52:	4770      	bx	lr

08009c54 <_fini>:
 8009c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c56:	bf00      	nop
 8009c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c5a:	bc08      	pop	{r3}
 8009c5c:	469e      	mov	lr, r3
 8009c5e:	4770      	bx	lr
