/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:39 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MCPB_CH21_H__
#define BCHP_XPT_MCPB_CH21_H__

/***************************************************************************
 *XPT_MCPB_CH21 - MCPB Channel 21 Configuration
 ***************************************************************************/
#define BCHP_XPT_MCPB_CH21_DMA_DESC_CONTROL      0x00a73600 /* [RW] MCPB Channel x Descriptor control information */
#define BCHP_XPT_MCPB_CH21_DMA_DATA_CONTROL      0x00a73604 /* [RW] MCPB Channel x Data control information */
#define BCHP_XPT_MCPB_CH21_DMA_CURR_DESC_ADDRESS 0x00a73608 /* [RW] MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MCPB_CH21_DMA_NEXT_DESC_ADDRESS 0x00a7360c /* [RW] MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_BASE_ADDRESS_UPPER 0x00a73610 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_BASE_ADDRESS_LOWER 0x00a73614 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_END_ADDRESS_UPPER 0x00a73618 /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_END_ADDRESS_LOWER 0x00a7361c /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_CURR_RD_ADDRESS_UPPER 0x00a73620 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_CURR_RD_ADDRESS_LOWER 0x00a73624 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_WRITE_ADDRESS_UPPER 0x00a73628 /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MCPB_CH21_DMA_BUFF_WRITE_ADDRESS_LOWER 0x00a7362c /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MCPB_CH21_DMA_STATUS_0          0x00a73630 /* [RW] MCPB Channel x Status information */
#define BCHP_XPT_MCPB_CH21_DMA_STATUS_1          0x00a73634 /* [RW] MCPB Channel x CRC value */
#define BCHP_XPT_MCPB_CH21_DMA_STATUS_2          0x00a73638 /* [RW] MCPB Channel x Manual mode status */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_STATUS_0 0x00a7363c /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_STATUS_1 0x00a73640 /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x00a73644 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_CURR_DATA_ADDR_UPPER 0x00a73648 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_CURR_DATA_ADDR_LOWER 0x00a7364c /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x00a73650 /* [RW] MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x00a73654 /* [RW] MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_STATUS_0 0x00a73658 /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_STATUS_1 0x00a7365c /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x00a73660 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_CURR_DATA_ADDR_UPPER 0x00a73664 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_CURR_DATA_ADDR_LOWER 0x00a73668 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x00a7366c /* [RW] MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MCPB_CH21_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x00a73670 /* [RW] MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MCPB_CH21_SP_PKT_LEN            0x00a73674 /* [RW] MCPB Channel x Packet length control */
#define BCHP_XPT_MCPB_CH21_SP_PARSER_CTRL        0x00a73678 /* [RW] MCPB Channel x Parser control */
#define BCHP_XPT_MCPB_CH21_SP_PARSER_CTRL1       0x00a7367c /* [RW] MCPB Channel x Parser control 1 */
#define BCHP_XPT_MCPB_CH21_SP_TS_CONFIG          0x00a73680 /* [RW] MCPB Channel x TS Configuration */
#define BCHP_XPT_MCPB_CH21_SP_PES_ES_CONFIG      0x00a73684 /* [RW] MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MCPB_CH21_SP_PES_SYNC_COUNTER   0x00a73688 /* [RW] MCPB Channel x PES Sync counter */
#define BCHP_XPT_MCPB_CH21_SP_ASF_CONFIG         0x00a7368c /* [RW] MCPB Channel x ASF Configuration */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_0        0x00a73690 /* [RW] MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_1        0x00a73694 /* [RW] MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_2        0x00a73698 /* [RW] MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_3        0x00a7369c /* [RW] MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_4        0x00a736a0 /* [RW] MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_5        0x00a736a4 /* [RW] MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_6        0x00a736a8 /* [RW] MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_7        0x00a736ac /* [RW] MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_8        0x00a736b0 /* [RW] MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_9        0x00a736b4 /* [RW] MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_10       0x00a736b8 /* [RW] MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_11       0x00a736bc /* [RW] MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_12       0x00a736c0 /* [RW] MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MCPB_CH21_SP_STATE_REG_13       0x00a736c4 /* [RW] MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MCPB_CH21_DMA_BBUFF_CTRL        0x00a736c8 /* [RW] MCPB Channel x Burst buffer control */
#define BCHP_XPT_MCPB_CH21_DMA_BBUFF_CRC         0x00a736cc /* [RW] MCPB Channel x Current CRC value */
#define BCHP_XPT_MCPB_CH21_DMA_BBUFF0_RW_STATUS  0x00a736d0 /* [RW] MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MCPB_CH21_DMA_BBUFF0_RO_STATUS  0x00a736d4 /* [RW] MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MCPB_CH21_DMA_BBUFF1_RW_STATUS  0x00a736d8 /* [RW] MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MCPB_CH21_DMA_BBUFF1_RO_STATUS  0x00a736dc /* [RW] MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MCPB_CH21_TMEU_BLOCKOUT_CTRL    0x00a736e0 /* [RW] MCPB Channel x Blockout control information */
#define BCHP_XPT_MCPB_CH21_TMEU_NEXT_BO_MON      0x00a736e4 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_CTRL      0x00a736e8 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MCPB_CH21_TMEU_REF_DIFF_VALUE_TS_MBOX 0x00a736ec /* [RW] MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MCPB_CH21_TMEU_TS_ERR_BOUND_EARLY 0x00a736f0 /* [RW] MCPB Channel x TS error bound early information */
#define BCHP_XPT_MCPB_CH21_TMEU_TS_ERR_BOUND_LATE 0x00a736f4 /* [RW] MCPB Channel x TS error bound late information */
#define BCHP_XPT_MCPB_CH21_TMEU_NEXT_GPC_MON     0x00a736f8 /* [RW] MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MCPB_CH21_TMEU_REF_DIFF_VALUE_SIGN 0x00a736fc /* [RW] MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MCPB_CH21_TMEU_PES_PACING_CTRL  0x00a73700 /* [RW] MCPB Channel x PES pacing control information */
#define BCHP_XPT_MCPB_CH21_TMEU_SLOT_STATUS      0x00a73704 /* [RW] MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_INFO_SLOT0_REG1 0x00a73708 /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_INFO_SLOT0_REG2 0x00a7370c /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_INFO_SLOT1_REG1 0x00a73710 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_INFO_SLOT1_REG2 0x00a73714 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x00a73718 /* [RW] MCPB Channel x last TS delta value */
#define BCHP_XPT_MCPB_CH21_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x00a7371c /* [RW] MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MCPB_CH21_DCPM_STATUS           0x00a73720 /* [RW] MCPB Channel x DCPM status information */
#define BCHP_XPT_MCPB_CH21_DCPM_DESC_ADDR        0x00a73724 /* [RW] MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DESC_DONE_INT_ADDR 0x00a73728 /* [RW] MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MCPB_CH21_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x00a7372c /* [RW] MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MCPB_CH21_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x00a73730 /* [RW] MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MCPB_CH21_DCPM_LOCAL_PACKET_COUNTER 0x00a73734 /* [RW] MCPB Channel x local packet counter */
#define BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_UPPER  0x00a73738 /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_LOWER  0x00a7373c /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MCPB_CH21_DCPM_CURR_DESC_ADDR   0x00a73740 /* [RW] MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MCPB_CH21_DCPM_SLOT_STATUS      0x00a73744 /* [RW] MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MCPB_CH21_DCPM_DESC_ADDR_SLOT_0 0x00a73748 /* [RW] MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_SLOT_0_UPPER 0x00a7374c /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_SLOT_0_LOWER 0x00a73750 /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DESC_ADDR_SLOT_1 0x00a73754 /* [RW] MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_SLOT_1_UPPER 0x00a73758 /* [RW] MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MCPB_CH21_DCPM_DATA_ADDR_SLOT_1_LOWER 0x00a7375c /* [RW] MCPB Channel x DCPM completed slot 1 data address information */

#endif /* #ifndef BCHP_XPT_MCPB_CH21_H__ */

/* End of File */
