Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: VGA_Driver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Driver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Driver"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : VGA_Driver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student1/ymadhu/Courses/7th-sem/COE-758/Design_Project_2/VGA_Driver.vhd" in Library work.
Entity <vga_driver> compiled.
Entity <vga_driver> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA_Driver> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA_Driver> in library <work> (Architecture <behavioral>).
Entity <VGA_Driver> analyzed. Unit <VGA_Driver> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA_Driver>.
    Related source file is "/home/student1/ymadhu/Courses/7th-sem/COE-758/Design_Project_2/VGA_Driver.vhd".
INFO:Xst:1533 - Unexpected state value "01100010" found while examining if signal <direction<1>> describes a FSM.
INFO:Xst:1533 - Unexpected state value "01110010" found while examining if signal <direction<2>> describes a FSM.
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 8-bit register for signal <Rout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Bout>.
    Found 32-bit subtractor for signal <$sub0000> created at line 263.
    Found 32-bit register for signal <ball_h>.
    Found 32-bit adder for signal <ball_h$add0000> created at line 362.
    Found 32-bit comparator greatequal for signal <ball_h$cmp_ge0000> created at line 335.
    Found 32-bit comparator greater for signal <ball_h$cmp_gt0000> created at line 335.
    Found 32-bit comparator lessequal for signal <ball_h$cmp_le0000> created at line 335.
    Found 32-bit comparator less for signal <ball_h$cmp_lt0000> created at line 335.
    Found 32-bit subtractor for signal <ball_h$sub0000> created at line 366.
    Found 32-bit register for signal <ball_v>.
    Found 32-bit adder for signal <ball_v$add0000> created at line 359.
    Found 32-bit adder for signal <ball_v$add0001> created at line 365.
    Found 32-bit subtractor for signal <ball_v$sub0000> created at line 361.
    Found 1-bit register for signal <clk25_set>.
    Found 32-bit up counter for signal <clk_cycle>.
    Found 32-bit adder for signal <clk_cycle$addsub0000> created at line 227.
    Found 32-bit comparator greatequal for signal <clk_cycle$cmp_ge0000> created at line 404.
    Found 16-bit register for signal <direction>.
    Found 32-bit adder for signal <direction_1$add0000> created at line 580.
    Found 32-bit adder for signal <direction_1$add0001> created at line 495.
    Found 32-bit comparator equal for signal <direction_1$cmp_eq0009> created at line 594.
    Found 32-bit comparator equal for signal <direction_1$cmp_eq0010> created at line 580.
    Found 32-bit comparator equal for signal <direction_1$cmp_eq0013> created at line 495.
    Found 32-bit comparator equal for signal <direction_1$cmp_eq0014> created at line 509.
    Found 32-bit comparator greatequal for signal <direction_1$cmp_ge0000> created at line 546.
    Found 32-bit comparator greatequal for signal <direction_1$cmp_ge0001> created at line 460.
    Found 32-bit comparator greater for signal <direction_1$cmp_gt0000> created at line 460.
    Found 32-bit comparator greater for signal <direction_1$cmp_gt0001> created at line 546.
    Found 32-bit comparator lessequal for signal <direction_1$cmp_le0000> created at line 546.
    Found 32-bit comparator lessequal for signal <direction_1$cmp_le0001> created at line 460.
    Found 32-bit comparator less for signal <direction_1$cmp_lt0000> created at line 460.
    Found 32-bit comparator less for signal <direction_1$cmp_lt0001> created at line 546.
    Found 32-bit comparator less for signal <direction_1$cmp_lt0002> created at line 404.
    Found 32-bit subtractor for signal <direction_1$sub0000> created at line 594.
    Found 32-bit subtractor for signal <direction_1$sub0001> created at line 509.
    Found 32-bit comparator greater for signal <H$cmp_gt0000> created at line 174.
    Found 32-bit comparator less for signal <H$cmp_lt0000> created at line 174.
    Found 32-bit up counter for signal <hPos>.
    Found 1-bit register for signal <isDraw>.
    Found 32-bit comparator greater for signal <isDraw$cmp_gt0000> created at line 203.
    Found 32-bit comparator greater for signal <isDraw$cmp_gt0001> created at line 204.
    Found 32-bit comparator less for signal <isDraw$cmp_lt0000> created at line 203.
    Found 32-bit comparator less for signal <isDraw$cmp_lt0001> created at line 204.
    Found 32-bit register for signal <l_paddle_v>.
    Found 32-bit addsub for signal <l_paddle_v$addsub0000>.
    Found 32-bit 4-to-1 multiplexer for signal <l_paddle_v$mux0003>.
    Found 32-bit register for signal <r_paddle_v>.
    Found 32-bit addsub for signal <r_paddle_v$addsub0000>.
    Found 32-bit 4-to-1 multiplexer for signal <r_paddle_v$mux0003>.
    Found 32-bit adder for signal <Rout$add0000> created at line 293.
    Found 32-bit adder for signal <Rout$add0001> created at line 303.
    Found 32-bit adder for signal <Rout$add0002> created at line 321.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 250.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 250.
    Found 6-bit comparator lessequal for signal <Rout$cmp_ge0002> created at line 263.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0003> created at line 256.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0004> created at line 321.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0005> created at line 321.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0006> created at line 315.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0007> created at line 315.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0008> created at line 303.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0009> created at line 303.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0010> created at line 293.
    Found 32-bit comparator greatequal for signal <Rout$cmp_ge0011> created at line 293.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0000> created at line 241.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0001> created at line 241.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0002> created at line 256.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0003> created at line 293.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0004> created at line 293.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0005> created at line 303.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0006> created at line 303.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0007> created at line 315.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0008> created at line 315.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0009> created at line 612.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0010> created at line 612.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0011> created at line 230.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0012> created at line 230.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 250.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 250.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0002> created at line 256.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0003> created at line 321.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0004> created at line 321.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0005> created at line 315.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0006> created at line 315.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0007> created at line 303.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0008> created at line 303.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0009> created at line 293.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0010> created at line 293.
    Found 32-bit comparator less for signal <Rout$cmp_lt0000> created at line 241.
    Found 32-bit comparator less for signal <Rout$cmp_lt0001> created at line 241.
    Found 32-bit comparator less for signal <Rout$cmp_lt0002> created at line 256.
    Found 32-bit comparator less for signal <Rout$cmp_lt0003> created at line 293.
    Found 32-bit comparator less for signal <Rout$cmp_lt0004> created at line 293.
    Found 32-bit comparator less for signal <Rout$cmp_lt0005> created at line 303.
    Found 32-bit comparator less for signal <Rout$cmp_lt0006> created at line 303.
    Found 32-bit comparator less for signal <Rout$cmp_lt0007> created at line 315.
    Found 32-bit comparator less for signal <Rout$cmp_lt0008> created at line 315.
    Found 32-bit comparator less for signal <Rout$cmp_lt0009> created at line 612.
    Found 32-bit comparator less for signal <Rout$cmp_lt0010> created at line 612.
    Found 32-bit comparator less for signal <Rout$cmp_lt0011> created at line 230.
    Found 32-bit comparator less for signal <Rout$cmp_lt0012> created at line 230.
    Found 32-bit subtractor for signal <Rout$sub0000> created at line 293.
    Found 32-bit subtractor for signal <Rout$sub0001> created at line 303.
    Found 32-bit subtractor for signal <Rout$sub0002> created at line 321.
    Found 32-bit subtractor for signal <Rout$sub0003> created at line 321.
    Found 32-bit subtractor for signal <sub0000$addsub0000> created at line 263.
    Found 32-bit comparator greater for signal <V$cmp_gt0000> created at line 188.
    Found 32-bit comparator less for signal <V$cmp_lt0000> created at line 188.
    Found 32-bit up counter for signal <vPos>.
    Summary:
	inferred   3 Counter(s).
	inferred 172 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred  75 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <VGA_Driver> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 32-bit adder                                          : 9
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 10
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 13
 1-bit register                                        : 4
 32-bit register                                       : 4
 8-bit register                                        : 5
# Comparators                                          : 75
 32-bit comparator equal                               : 4
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 20
 32-bit comparator less                                : 21
 32-bit comparator lessequal                           : 14
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <direction_1_0> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_1_3> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_1_7> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_2_0> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_2_7> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 32-bit adder                                          : 9
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 8
 6-bit subtractor                                      : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 172
 Flip-Flops                                            : 172
# Comparators                                          : 75
 32-bit comparator equal                               : 4
 32-bit comparator greatequal                          : 15
 32-bit comparator greater                             : 20
 32-bit comparator less                                : 21
 32-bit comparator lessequal                           : 14
 6-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <direction_1_0> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_1_3> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_1_7> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_2_0> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <direction_2_7> (without init value) has a constant value of 0 in block <VGA_Driver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <VGA_Driver> is equivalent to the following 3 FFs/Latches, which will be removed : <Bout_1> <Bout_4> <Bout_5> 
INFO:Xst:2261 - The FF/Latch <Bout_2> in Unit <VGA_Driver> is equivalent to the following FF/Latch, which will be removed : <Bout_3> 
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <VGA_Driver> is equivalent to the following 3 FFs/Latches, which will be removed : <Gout_3> <Gout_4> <Gout_7> 
INFO:Xst:2261 - The FF/Latch <Rout_6> in Unit <VGA_Driver> is equivalent to the following FF/Latch, which will be removed : <Gout_6> 
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <VGA_Driver> is equivalent to the following 8 FFs/Latches, which will be removed : <Rout_1> <Rout_2> <Rout_3> <Rout_4> <Rout_5> <Gout_1> <Gout_2> <Gout_5> 

Optimizing unit <VGA_Driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_Driver, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 247
 Flip-Flops                                            : 247

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_Driver.ngr
Top Level Output File Name         : VGA_Driver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 128

Cell Usage :
# BELS                             : 4650
#      GND                         : 1
#      INV                         : 338
#      LUT1                        : 388
#      LUT2                        : 593
#      LUT2_D                      : 8
#      LUT2_L                      : 7
#      LUT3                        : 196
#      LUT3_D                      : 18
#      LUT3_L                      : 49
#      LUT4                        : 656
#      LUT4_D                      : 57
#      LUT4_L                      : 106
#      MUXCY                       : 1536
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 680
# FlipFlops/Latches                : 247
#      FDC                         : 35
#      FDCE                        : 40
#      FDE                         : 171
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 127
#      IBUF                        : 3
#      OBUF                        : 124
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1240  out of   4656    26%  
 Number of Slice Flip Flops:            247  out of   9312     2%  
 Number of 4 input LUTs:               2416  out of   9312    25%  
 Number of IOs:                         128
 Number of bonded IOBs:                 128  out of    232    55%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk25_set1                         | BUFG                   | 246   |
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 75    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.045ns (Maximum Frequency: 58.669MHz)
   Minimum input arrival time before clock: 6.897ns
   Maximum output required time after clock: 4.763ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_set1'
  Clock period: 17.045ns (frequency: 58.669MHz)
  Total number of paths / destination ports: 16854786 / 425
-------------------------------------------------------------------------
Delay:               17.045ns (Levels of Logic = 40)
  Source:            ball_h_4 (FF)
  Destination:       ball_h_9 (FF)
  Source Clock:      clk25_set1 rising
  Destination Clock: clk25_set1 rising

  Data Path: ball_h_4 to ball_h_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.514   0.754  ball_h_4 (ball_h_4)
     LUT1:I0->O            1   0.612   0.000  Madd_Rout_add0002_cy<4>_rt (Madd_Rout_add0002_cy<4>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_Rout_add0002_cy<4> (Madd_Rout_add0002_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<5> (Madd_Rout_add0002_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<6> (Madd_Rout_add0002_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<7> (Madd_Rout_add0002_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<8> (Madd_Rout_add0002_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<9> (Madd_Rout_add0002_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<10> (Madd_Rout_add0002_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<11> (Madd_Rout_add0002_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<12> (Madd_Rout_add0002_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<13> (Madd_Rout_add0002_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<14> (Madd_Rout_add0002_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<15> (Madd_Rout_add0002_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<16> (Madd_Rout_add0002_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<17> (Madd_Rout_add0002_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<18> (Madd_Rout_add0002_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<19> (Madd_Rout_add0002_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<20> (Madd_Rout_add0002_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<21> (Madd_Rout_add0002_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<22> (Madd_Rout_add0002_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<23> (Madd_Rout_add0002_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<24> (Madd_Rout_add0002_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<25> (Madd_Rout_add0002_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<26> (Madd_Rout_add0002_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<27> (Madd_Rout_add0002_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<28> (Madd_Rout_add0002_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Madd_Rout_add0002_cy<29> (Madd_Rout_add0002_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Madd_Rout_add0002_cy<30> (Madd_Rout_add0002_cy<30>)
     XORCY:CI->O           3   0.699   0.454  Madd_Rout_add0002_xor<31> (Rout_add0002<31>)
     LUT4:I3->O            1   0.612   0.000  direction_1_cmp_eq00011_wg_lut<5> (direction_1_cmp_eq00011_wg_lut<5>)
     MUXCY:S->O           24   0.752   1.133  direction_1_cmp_eq00011_wg_cy<5> (direction_1_cmp_eq00011_wg_cy<5>)
     LUT2:I1->O           12   0.612   0.820  direction_1_cmp_eq000832 (direction_1_cmp_eq0008)
     LUT4:I3->O           45   0.612   1.079  direction_1_and00161 (direction_1_and0016)
     LUT4:I3->O            3   0.612   0.454  direction_1_mux0001<6>1 (ball_h_mux0001<0>4140)
     LUT4:I3->O            1   0.612   0.000  ball_h_mux0001<0>411_SW0_G (N571)
     MUXF5:I1->O           4   0.278   0.502  ball_h_mux0001<0>411_SW0 (N94)
     LUT4:I3->O            1   0.612   0.387  ball_h_mux0001<0>411_SW4 (N380)
     LUT4_D:I2->O          9   0.612   0.700  ball_h_mux0001<0>4 (N58)
     LUT4:I3->O            1   0.612   0.387  ball_h_mux0001<9>_SW0_SW0 (N1651)
     LUT3:I2->O            1   0.612   0.000  ball_h_mux0001<9> (ball_h_mux0001<9>)
     FDE:D                     0.268          ball_h_9
    ----------------------------------------
    Total                     17.045ns (10.374ns logic, 6.671ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            clk25_set (FF)
  Destination:       clk25_set (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk25_set to clk25_set
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clk25_set (clk25_set1)
     FDR:R                     0.795          clk25_set
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_set1'
  Total number of paths / destination ports: 1291 / 235
-------------------------------------------------------------------------
Offset:              6.897ns (Levels of Logic = 35)
  Source:            SW1 (PAD)
  Destination:       r_paddle_v_31 (FF)
  Destination Clock: clk25_set1 rising

  Data Path: SW1 to r_paddle_v_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.106   1.142  SW1_IBUF (SW11)
     LUT2:I1->O            1   0.612   0.000  Maddsub_r_paddle_v_addsub0000_lut<0> (Maddsub_r_paddle_v_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_r_paddle_v_addsub0000_cy<0> (Maddsub_r_paddle_v_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<1> (Maddsub_r_paddle_v_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<2> (Maddsub_r_paddle_v_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<3> (Maddsub_r_paddle_v_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<4> (Maddsub_r_paddle_v_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<5> (Maddsub_r_paddle_v_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<6> (Maddsub_r_paddle_v_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<7> (Maddsub_r_paddle_v_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<8> (Maddsub_r_paddle_v_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<9> (Maddsub_r_paddle_v_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<10> (Maddsub_r_paddle_v_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<11> (Maddsub_r_paddle_v_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<12> (Maddsub_r_paddle_v_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<13> (Maddsub_r_paddle_v_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<14> (Maddsub_r_paddle_v_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<15> (Maddsub_r_paddle_v_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<16> (Maddsub_r_paddle_v_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<17> (Maddsub_r_paddle_v_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<18> (Maddsub_r_paddle_v_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<19> (Maddsub_r_paddle_v_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<20> (Maddsub_r_paddle_v_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<21> (Maddsub_r_paddle_v_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<22> (Maddsub_r_paddle_v_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<23> (Maddsub_r_paddle_v_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<24> (Maddsub_r_paddle_v_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<25> (Maddsub_r_paddle_v_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<26> (Maddsub_r_paddle_v_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<27> (Maddsub_r_paddle_v_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<28> (Maddsub_r_paddle_v_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<29> (Maddsub_r_paddle_v_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Maddsub_r_paddle_v_addsub0000_cy<30> (Maddsub_r_paddle_v_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.509  Maddsub_r_paddle_v_addsub0000_xor<31> (r_paddle_v_addsub0000<31>)
     LUT3:I0->O            1   0.612   0.000  Mmux_r_paddle_v_mux000311 (r_paddle_v_mux0003<0>)
     FDE:D                     0.268          r_paddle_v_31
    ----------------------------------------
    Total                      6.897ns (5.246ns logic, 1.651ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_set1'
  Total number of paths / destination ports: 123 / 123
-------------------------------------------------------------------------
Offset:              4.763ns (Levels of Logic = 1)
  Source:            isDraw (FF)
  Destination:       isDrawOut (PAD)
  Source Clock:      clk25_set1 rising

  Data Path: isDraw to isDrawOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             58   0.514   1.080  isDraw (isDraw)
     OBUF:I->O                 3.169          isDrawOut_OBUF (isDrawOut)
    ----------------------------------------
    Total                      4.763ns (3.683ns logic, 1.080ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            clk25_set (FF)
  Destination:       clk25 (PAD)
  Source Clock:      clk rising

  Data Path: clk25_set to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clk25_set (clk25_set1)
     OBUF:I->O                 3.169          clk25_OBUF (clk25)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 35.20 secs
 
--> 


Total memory usage is 888784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    8 (   0 filtered)

