diff --git a/arch/arm/boot/dts/nxp/imx/imx6ul-14x14-evk.dtsi b/arch/arm/boot/dts/nxp/imx/imx6ul-14x14-evk.dtsi
index f10f05254..1400264c0 100644
--- a/arch/arm/boot/dts/nxp/imx/imx6ul-14x14-evk.dtsi
+++ b/arch/arm/boot/dts/nxp/imx/imx6ul-14x14-evk.dtsi
@@ -88,7 +88,7 @@ spi-4 {
 		compatible = "spi-gpio";
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_spi4>;
-		status = "okay";
+		status = "disabled";
 		sck-gpios = <&gpio5 11 0>;
 		mosi-gpios = <&gpio5 10 0>;
 		cs-gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
@@ -178,41 +178,77 @@ parallel_from_ov5640: endpoint {
 };
 
 &fec1 {
+#if 0
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_enet1>;
 	phy-mode = "rmii";
 	phy-handle = <&ethphy0>;
 	phy-supply = <&reg_peri_3v3>;
 	status = "okay";
+#else
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1
+		     &pinctrl_fec1_reset>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	phy-reset-gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
+	phy-reset-duration = <200>;
+	status = "okay";
+#endif
 };
 
 &fec2 {
+#if 0
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_enet2>;
 	phy-mode = "rmii";
 	phy-handle = <&ethphy1>;
 	phy-supply = <&reg_peri_3v3>;
 	status = "okay";
-
+#else
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2
+		     &pinctrl_fec2_reset>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy1>;
+	phy-reset-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
+	phy-reset-duration = <200>;
+	status = "okay";
+#endif
 	mdio {
 		#address-cells = <1>;
 		#size-cells = <0>;
 
 		ethphy0: ethernet-phy@2 {
+#if 0
 			compatible = "ethernet-phy-id0022.1560";
 			reg = <2>;
 			micrel,led-mode = <1>;
 			clocks = <&clks IMX6UL_CLK_ENET_REF>;
 			clock-names = "rmii-ref";
-
+#else
+            compatible = "ethernet-phy-id0007.c0f0";
+            reg = <2>;
+            smsc,led-mode = <1>;
+            clocks = <&clks IMX6UL_CLK_ENET_REF>;
+            clock-names = "rmii-ref";
+#endif
 		};
 
 		ethphy1: ethernet-phy@1 {
+#if 0
 			compatible = "ethernet-phy-id0022.1560";
 			reg = <1>;
 			micrel,led-mode = <1>;
 			clocks = <&clks IMX6UL_CLK_ENET2_REF>;
 			clock-names = "rmii-ref";
+#else
+            compatible = "ethernet-phy-id0007.c0f0";
+            reg = <1>;
+            smsc,led-mode = <1>;
+            clocks = <&clks IMX6UL_CLK_ENET2_REF>;
+            clock-names = "rmii-ref";
+#endif
 		};
 	};
 };
@@ -442,6 +478,18 @@ MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
 		>;
 	};
 
+    pinctrl_fec1_reset: fec1_resetgrp {
+        fsl,pins = <
+            MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x79
+        >;
+    };
+
+    pinctrl_fec2_reset: fec2_resetgrp {
+        fsl,pins = <
+            MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x79
+        >;
+    };
+
 	pinctrl_flexcan1: flexcan1grp {
 		fsl,pins = <
 			MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
