# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
MY_CLK(R)->MY_CLK(R)	12.292   9.391/*         0.038/*         DP_output_register_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.463/*         0.038/*         DP_output_register_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.534/*         0.038/*         DP_output_register_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.606/*         0.038/*         DP_output_register_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.677/*         0.038/*         DP_output_register_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.750/*         0.038/*         DP_output_register_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.822/*         0.038/*         DP_output_register_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.894/*         0.038/*         DP_output_register_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   9.965/*         0.038/*         DP_output_register_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   10.040/*        0.036/*         DP_output_register_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   10.112/*        0.038/*         DP_output_register_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   10.395/*        0.038/*         DP_output_register_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.581/*        -0.036/*        DP_i_register_8_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.582/*        -0.036/*        DP_i_register_8_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.582/*        -0.036/*        DP_i_register_8_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.582/*        -0.036/*        DP_i_register_7_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_7_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_6_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.583/*        -0.036/*        DP_i_register_6_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_7_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_7_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_7_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_7_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.584/*        -0.036/*        DP_i_register_6_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.585/*        -0.036/*        DP_output_register_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.586/*        -0.036/*        DP_output_register_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.587/*        -0.036/*        DP_output_register_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.588/*        -0.036/*        DP_output_register_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.589/*        -0.036/*        DP_output_register_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.590/*        -0.036/*        DP_output_register_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.366   11.590/*        -0.036/*        DP_output_register_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.294   11.612/*        0.036/*         DP_i_register_8_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.612/*        0.036/*         DP_i_register_8_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.613/*        0.036/*         DP_i_register_1_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.613/*        0.036/*         DP_i_register_8_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.613/*        0.036/*         DP_i_register_8_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.613/*        0.036/*         DP_i_register_8_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_i_register_8_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_i_register_8_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_input_register_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_i_register_7_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_input_register_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_i_register_1_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.614/*        0.036/*         DP_i_register_8_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.615/*        0.036/*         DP_i_register_8_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.615/*        0.036/*         DP_i_register_1_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.615/*        0.036/*         DP_i_register_8_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.615/*        0.036/*         DP_input_register_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.615/*        0.036/*         DP_i_register_8_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.615/*        0.036/*         DP_i_register_7_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.616/*        0.036/*         DP_i_register_8_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.616/*        0.036/*         DP_i_register_1_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.616/*        0.036/*         DP_input_register_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.616/*        0.036/*         DP_input_register_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.616/*        0.036/*         DP_input_register_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.617/*        0.036/*         DP_input_register_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.618/*        0.036/*         DP_i_register_7_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.618/*        0.036/*         DP_i_register_1_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.618/*        0.036/*         DP_i_register_7_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.618/*        0.036/*         DP_i_register_1_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.619/*        0.036/*         DP_i_register_7_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.619/*        0.036/*         DP_i_register_7_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.619/*        0.036/*         DP_i_register_7_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.619/*        0.036/*         DP_input_register_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.619/*        0.036/*         DP_i_register_7_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.620/*        0.036/*         DP_i_register_7_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.620/*        0.036/*         DP_i_register_7_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.621/*        0.036/*         DP_i_register_7_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.622/*        0.036/*         DP_i_register_7_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	11.830   11.695/*        0.500/*         DOUT[6]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.695/*        0.500/*         DOUT[7]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.696/*        0.500/*         DOUT[5]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.696/*        0.500/*         DOUT[4]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.697/*        0.500/*         DOUT[8]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.698/*        0.500/*         DOUT[1]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.698/*        0.500/*         DOUT[9]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.698/*        0.500/*         DOUT[10]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.698/*        0.500/*         DOUT[0]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.698/*        0.500/*         DOUT[3]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.699/*        0.500/*         DOUT[2]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.700/*        0.500/*         DOUT[11]    1
MY_CLK(R)->MY_CLK(R)	11.830   11.709/*        0.500/*         VOUT    1
MY_CLK(R)->MY_CLK(R)	12.372   11.734/*        -0.042/*        DP_i_register_5_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.734/*        -0.042/*        DP_i_register_5_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.734/*        -0.042/*        DP_i_register_5_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.734/*        -0.042/*        DP_i_register_5_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.734/*        -0.042/*        DP_i_register_5_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.734/*        -0.042/*        DP_i_register_5_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.735/*        -0.042/*        DP_i_register_5_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.735/*        -0.042/*        DP_i_register_5_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.735/*        -0.042/*        DP_i_register_5_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.735/*        -0.042/*        DP_i_register_5_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.736/*        -0.042/*        DP_i_register_5_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.736/*        -0.042/*        DP_i_register_5_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.737/*        -0.042/*        DP_output_register_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.737/*        -0.042/*        DP_output_register_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.737/*        -0.042/*        DP_output_register_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.737/*        -0.042/*        DP_output_register_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.737/*        -0.042/*        DP_output_register_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.739/*        -0.042/*        DP_i_register_4_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.739/*        -0.042/*        CU_STATE_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.739/*        -0.042/*        CU_STATE_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.739/*        -0.042/*        DP_i_register_4_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.739/*        -0.042/*        DP_i_register_4_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.740/*        -0.042/*        DP_i_register_4_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.746/*        -0.042/*        DP_i_register_3_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.747/*        -0.042/*        DP_i_register_3_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.747/*        -0.042/*        DP_i_register_3_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.747/*        -0.042/*        DP_i_register_3_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.372   11.749/*        -0.042/*        DP_i_register_3_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.283   */11.751        */0.047         DP_input_register_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.283   */11.751        */0.047         DP_input_register_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.283   */11.752        */0.047         DP_input_register_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.283   */11.752        */0.047         DP_input_register_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.293   11.755/*        0.037/*         CU_STATE_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.756/*        0.038/*         DP_i_register_6_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.757/*        0.038/*         DP_i_register_6_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.758/*        0.038/*         DP_i_register_6_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.758/*        0.038/*         DP_i_register_6_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.760/*        0.038/*         DP_i_register_6_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.760/*        0.038/*         DP_i_register_6_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.760/*        0.038/*         DP_i_register_6_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.761/*        0.038/*         DP_i_register_6_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.761/*        0.038/*         DP_i_register_6_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.762/*        0.038/*         DP_i_register_6_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.762/*        0.038/*         DP_i_register_6_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.291   */11.762        */0.039         CU_STATE_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.762/*        0.038/*         DP_i_register_6_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.768/*        0.036/*         DP_i_register_1_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.769/*        0.036/*         DP_i_register_1_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.769/*        0.036/*         DP_i_register_1_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.769/*        0.036/*         DP_i_register_1_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.769/*        0.036/*         DP_i_register_1_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.771/*        0.036/*         DP_i_register_2_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.771/*        0.036/*         DP_i_register_2_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.771/*        0.036/*         DP_i_register_1_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.771/*        0.036/*         DP_i_register_2_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.772/*        0.036/*         DP_i_register_2_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.772/*        0.036/*         DP_i_register_2_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.773/*        0.036/*         DP_i_register_2_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.773/*        0.036/*         DP_i_register_2_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.773/*        0.036/*         DP_i_register_2_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.773/*        0.036/*         DP_i_register_2_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.774/*        0.036/*         DP_i_register_2_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.774/*        0.036/*         DP_i_register_2_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.775/*        0.036/*         DP_i_register_2_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.777/*        0.038/*         DP_i_register_5_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.780/*        0.038/*         DP_i_register_5_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.781/*        0.038/*         DP_i_register_5_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.781/*        0.038/*         DP_i_register_5_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.292   11.783/*        0.038/*         DP_i_register_5_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.297   11.789/*        0.033/*         delay1_FF_OUT_reg/D    1
MY_CLK(R)->MY_CLK(R)	12.284   */11.795        */0.046         DP_i_register_5_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.383   11.865/*        -0.053/*        DP_i_register_2_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.865/*        -0.053/*        delay1_FF_OUT_reg/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.865/*        -0.053/*        DP_i_register_2_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.865/*        -0.053/*        DP_i_register_2_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.865/*        -0.053/*        DP_i_register_2_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.865/*        -0.053/*        DP_i_register_2_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.866/*        -0.053/*        DP_i_register_2_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.866/*        -0.053/*        DP_i_register_2_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.866/*        -0.053/*        DP_i_register_2_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.866/*        -0.053/*        DP_i_register_2_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.866/*        -0.053/*        DP_i_register_2_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.867/*        -0.053/*        DP_i_register_2_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.867/*        -0.053/*        DP_i_register_2_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.869/*        -0.053/*        DP_input_register_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.869/*        -0.053/*        DP_i_register_1_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.869/*        -0.053/*        DP_input_register_REG_OUT_reg_9_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.869/*        -0.053/*        DP_i_register_1_REG_OUT_reg_10_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.869/*        -0.053/*        DP_i_register_1_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.869/*        -0.053/*        DP_i_register_1_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.870/*        -0.053/*        DP_i_register_1_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.870/*        -0.053/*        DP_i_register_1_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.871/*        -0.053/*        DP_input_register_REG_OUT_reg_8_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.871/*        -0.053/*        DP_input_register_REG_OUT_reg_7_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.872/*        -0.053/*        DP_input_register_REG_OUT_reg_11_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.872/*        -0.053/*        DP_input_register_REG_OUT_reg_6_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.874/*        -0.053/*        DP_i_register_1_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.875/*        -0.053/*        DP_i_register_1_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.875/*        -0.053/*        DP_i_register_1_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.875/*        -0.053/*        DP_i_register_1_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.876/*        -0.053/*        DP_i_register_1_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.876/*        -0.053/*        DP_input_register_REG_OUT_reg_5_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.877/*        -0.053/*        DP_input_register_REG_OUT_reg_4_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.878/*        -0.053/*        DP_input_register_REG_OUT_reg_3_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.879/*        -0.053/*        DP_input_register_REG_OUT_reg_2_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.880/*        -0.053/*        DP_input_register_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.880/*        -0.053/*        DP_i_register_1_REG_OUT_reg_0_/RN    1
MY_CLK(R)->MY_CLK(R)	12.383   11.881/*        -0.053/*        DP_input_register_REG_OUT_reg_1_/RN    1
MY_CLK(R)->MY_CLK(R)	12.294   11.916/*        0.036/*         DP_i_register_3_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.917/*        0.036/*         DP_i_register_3_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.917/*        0.036/*         DP_i_register_3_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.917/*        0.036/*         DP_i_register_3_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.917/*        0.036/*         DP_i_register_3_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.918/*        0.036/*         DP_i_register_3_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.918/*        0.036/*         DP_i_register_3_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_3_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_5_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_3_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_3_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_5_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_5_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.919/*        0.036/*         DP_i_register_5_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.920/*        0.036/*         DP_i_register_3_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.920/*        0.036/*         DP_i_register_3_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.920/*        0.036/*         DP_i_register_5_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.920/*        0.036/*         DP_i_register_5_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.922/*        0.036/*         DP_i_register_4_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.923/*        0.036/*         DP_i_register_4_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.923/*        0.036/*         DP_i_register_4_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   11.925/*        0.036/*         DP_i_register_4_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	12.283   */11.933        */0.047         DP_i_register_4_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.068/*        0.036/*         DP_i_register_4_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.068/*        0.036/*         DP_i_register_4_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.068/*        0.036/*         DP_i_register_4_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.069/*        0.036/*         DP_i_register_4_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.069/*        0.036/*         DP_i_register_4_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.069/*        0.036/*         DP_i_register_4_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	12.294   12.069/*        0.036/*         DP_i_register_4_REG_OUT_reg_1_/D    1
