<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CIRCUITO-TESTE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="circuito.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="circuito.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="circuito.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="circuito.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="circuito.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuito.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="circuito.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="circuito.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="circuito.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="circuito.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="circuito.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="circuito_circuito_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="circuito_circuito_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="circuito_circuito_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="circuito_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="circuito_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="circuito_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="codigojunto.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="codigojunto.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="codigojunto_codigojunto_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="codigojunto_codigojunto_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="codigojunto_codigojunto_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulacao_teste_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulacao_teste_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simulacao_teste_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="verilog_projecto.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="verilog_projecto.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637584403" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637584403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637944819" xil_pn:in_ck="2723265830141328863" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637944819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="codigo_verilog.v"/>
      <outfile xil_pn:name="simula.v"/>
    </transform>
    <transform xil_pn:end_ts="1637668083" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2872611630301245707" xil_pn:start_ts="1637668083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637698699" xil_pn:in_ck="7513377328793805343" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2862119470676145321" xil_pn:start_ts="1637698697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="circuito.vf"/>
      <outfile xil_pn:name="codigojunto.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637666213" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4595340543878828578" xil_pn:start_ts="1637666213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637944819" xil_pn:in_ck="-6761559678796703782" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637944819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="circuito.vf"/>
      <outfile xil_pn:name="codigo_verilog.v"/>
      <outfile xil_pn:name="codigojunto.vf"/>
      <outfile xil_pn:name="simula.v"/>
    </transform>
    <transform xil_pn:end_ts="1637944821" xil_pn:in_ck="-6761559678796703782" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5607933434967288788" xil_pn:start_ts="1637944819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="codigojunto_codigojunto_sch_tb_beh.prj"/>
      <outfile xil_pn:name="codigojunto_codigojunto_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637944909" xil_pn:in_ck="8757660178028595647" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-557438512997858897" xil_pn:start_ts="1637944909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="codigojunto_codigojunto_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1637584301" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637584301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
