=====
SETUP
-1.476
23.569
22.093
uart0rxd_ibuf
18.518
19.502
uart01rxd_s2
22.470
23.569
ahb_uart1/RX_samp_regs_5_s0
23.569
=====
SETUP
0.466
21.627
22.093
adcSdo0_ibuf
18.518
19.502
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0
21.001
21.627
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0
21.627
=====
SETUP
0.466
21.627
22.093
adcSdo0_ibuf
18.518
19.502
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0
21.001
21.627
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0
21.627
=====
SETUP
2.293
9.432
11.725
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
2.956
3.982
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.401
5.500
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s17
6.851
7.912
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15
8.333
9.432
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
9.432
=====
SETUP
2.374
9.352
11.725
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s24
3.933
4.965
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s26
5.769
6.868
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.677
8.303
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s16
8.320
9.352
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
9.352
=====
SETUP
2.589
9.136
11.725
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s24
3.933
4.965
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s26
5.769
6.868
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
7.677
8.303
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s17
8.314
9.136
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
9.136
=====
SETUP
4.915
7.167
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
2.956
3.982
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.401
5.500
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.021
6.823
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
7.167
=====
SETUP
4.915
7.167
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
2.956
3.982
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.401
5.500
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.021
6.823
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
7.167
=====
SETUP
4.915
7.167
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
2.956
3.982
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.401
5.500
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.021
6.823
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
7.167
=====
SETUP
4.970
7.112
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
7.112
=====
SETUP
4.970
7.112
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
7.112
=====
SETUP
4.970
7.112
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
7.112
=====
SETUP
4.970
7.112
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
7.112
=====
SETUP
4.970
7.112
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
7.112
=====
SETUP
4.970
7.112
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
7.112
=====
SETUP
5.047
7.035
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
7.035
=====
SETUP
5.047
7.035
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
7.035
=====
SETUP
5.047
7.035
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
7.035
=====
SETUP
5.047
7.035
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
7.035
=====
SETUP
5.047
7.035
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
7.035
=====
SETUP
5.047
7.035
12.082
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.590
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
3.601
4.423
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.287
6.313
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
7.035
=====
SETUP
5.059
17.064
22.123
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
12.125
12.584
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
13.007
14.106
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
14.111
14.933
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n716_s0
16.242
17.064
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1
17.064
=====
SETUP
5.059
17.064
22.123
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
12.125
12.584
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
13.007
14.106
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
14.111
14.933
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n709_s0
16.242
17.064
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1
17.064
=====
SETUP
5.069
17.054
22.123
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
12.125
12.584
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
13.007
14.106
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
14.111
14.933
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n708_s0
16.573
17.045
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1
17.054
=====
SETUP
5.292
17.188
22.480
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
12.125
12.584
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
13.007
14.106
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
14.111
14.933
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
15.765
16.390
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1
17.188
=====
HOLD
0.531
2.192
1.661
adcSdo0_ibuf
0.000
0.844
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n436_s0
1.820
2.192
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0
2.192
=====
HOLD
0.531
2.192
1.661
adcSdo0_ibuf
0.000
0.844
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n429_s0
1.820
2.192
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0
2.192
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4
2.339
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
out2_s1
1.811
2.144
n213_s2
2.146
2.518
out2_s1
2.518
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_shiftIN_cnt_1_s1
1.631
1.964
ahb_uart1/n1928_s2
1.968
2.340
ahb_uart1/RX_shiftIN_cnt_1_s1
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_shiftIN_cnt_4_s1
1.631
1.964
ahb_uart1/n1925_s2
1.968
2.340
ahb_uart1/RX_shiftIN_cnt_4_s1
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/TX_fifo_rd_ptr_1_s1
1.631
1.964
ahb_uart1/n1167_s1
1.968
2.340
ahb_uart1/TX_fifo_rd_ptr_1_s1
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/TX_shiftOUT_cnt_1_s1
1.631
1.964
ahb_uart1/n1142_s2
1.968
2.340
ahb_uart1/TX_shiftOUT_cnt_1_s1
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_3_s0
1.631
1.964
ahb_uart1/n1282_s4
1.968
2.340
ahb_uart1/RX_DIV_cnt_3_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_4_s0
1.631
1.964
ahb_uart1/n1281_s4
1.968
2.340
ahb_uart1/RX_DIV_cnt_4_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_5_s0
1.631
1.964
ahb_uart1/n1280_s4
1.968
2.340
ahb_uart1/RX_DIV_cnt_5_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_6_s0
1.631
1.964
ahb_uart1/n1279_s2
1.968
2.340
ahb_uart1/RX_DIV_cnt_6_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_10_s0
1.631
1.964
ahb_uart1/n1275_s2
1.968
2.340
ahb_uart1/RX_DIV_cnt_10_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_12_s0
1.631
1.964
ahb_uart1/n1273_s2
1.968
2.340
ahb_uart1/RX_DIV_cnt_12_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/RX_DIV_cnt_14_s0
1.631
1.964
ahb_uart1/n1271_s2
1.968
2.340
ahb_uart1/RX_DIV_cnt_14_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/TX_DIV_cnt_5_s0
1.631
1.964
ahb_uart1/n1042_s4
1.968
2.340
ahb_uart1/TX_DIV_cnt_5_s0
2.340
=====
HOLD
0.709
2.340
1.631
ahb_uart1/TX_DIV_cnt_8_s0
1.631
1.964
ahb_uart1/n1039_s2
1.968
2.340
ahb_uart1/TX_DIV_cnt_8_s0
2.340
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
2.340
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
cnt_0_s0
1.811
2.144
n80_s2
2.148
2.520
cnt_0_s0
2.520
=====
HOLD
0.710
2.341
1.631
ahb_uart1/RX_fifo_rd_ptr_0_s1
1.631
1.964
ahb_uart1/n966_s1
1.969
2.341
ahb_uart1/RX_fifo_rd_ptr_0_s1
2.341
=====
HOLD
0.710
2.341
1.631
ahb_uart1/RX_fifo_rd_ptr_2_s1
1.631
1.964
ahb_uart1/n964_s1
1.969
2.341
ahb_uart1/RX_fifo_rd_ptr_2_s1
2.341
=====
HOLD
0.710
2.341
1.631
ahb_uart1/RX_DIV_cnt_2_s0
1.631
1.964
ahb_uart1/n1283_s2
1.969
2.341
ahb_uart1/RX_DIV_cnt_2_s0
2.341
=====
HOLD
0.710
2.341
1.631
ahb_uart1/TX_DIV_cnt_4_s0
1.631
1.964
ahb_uart1/n1043_s4
1.969
2.341
ahb_uart1/TX_DIV_cnt_4_s0
2.341
=====
HOLD
0.710
2.341
1.631
ahb_uart1/TX_DIV_cnt_7_s0
1.631
1.964
ahb_uart1/n1040_s4
1.969
2.341
ahb_uart1/TX_DIV_cnt_7_s0
2.341
=====
HOLD
0.710
2.341
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
1.969
2.341
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.341
