#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60e33e26bfa0 .scope module, "instruction_decoder_tb" "instruction_decoder_tb" 2 1;
 .timescale 0 0;
v0x60e33e28c350_0 .var "clk", 0 0;
v0x60e33e28c410_0 .var "instruction", 7 0;
v0x60e33e28c4e0_0 .net "operation", 3 0, v0x60e33e28bc20_0;  1 drivers
v0x60e33e28c5e0_0 .net "read_reg1", 2 0, v0x60e33e28bce0_0;  1 drivers
v0x60e33e28c6b0_0 .net "read_reg2", 2 0, v0x60e33e28bdc0_0;  1 drivers
v0x60e33e28c750_0 .net "reg_write", 0 0, v0x60e33e28bef0_0;  1 drivers
v0x60e33e28c820_0 .net "write_data", 7 0, v0x60e33e28bfb0_0;  1 drivers
v0x60e33e28c8f0_0 .net "write_enable", 0 0, v0x60e33e28c090_0;  1 drivers
v0x60e33e28c9c0_0 .net "write_reg", 2 0, v0x60e33e28c150_0;  1 drivers
S_0x60e33e26c130 .scope task, "check_results" "check_results" 2 52, 2 52 0, S_0x60e33e26bfa0;
 .timescale 0 0;
v0x60e33e266c40_0 .var "expected_operation", 3 0;
v0x60e33e254970_0 .var "expected_read_reg1", 2 0;
v0x60e33e28b090_0 .var "expected_read_reg2", 2 0;
v0x60e33e28b150_0 .var "expected_reg_write", 0 0;
v0x60e33e28b210_0 .var "expected_write_data", 7 0;
v0x60e33e28b340_0 .var "expected_write_enable", 0 0;
v0x60e33e28b400_0 .var "expected_write_reg", 2 0;
TD_instruction_decoder_tb.check_results ;
    %load/vec4 v0x60e33e28c5e0_0;
    %load/vec4 v0x60e33e254970_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x60e33e28c6b0_0;
    %load/vec4 v0x60e33e28b090_0;
    %cmp/ne;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x60e33e28c9c0_0;
    %load/vec4 v0x60e33e28b400_0;
    %cmp/ne;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x60e33e28c820_0;
    %load/vec4 v0x60e33e28b210_0;
    %cmp/ne;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x60e33e28c4e0_0;
    %load/vec4 v0x60e33e266c40_0;
    %cmp/ne;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x60e33e28c8f0_0;
    %load/vec4 v0x60e33e28b340_0;
    %cmp/ne;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x60e33e28c750_0;
    %load/vec4 v0x60e33e28b150_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 69 "$display", "Test failed! Expected: read_reg1=%b, read_reg2=%b, write_reg=%b, write_data=%b, operation=%b, write_enable=%b, reg_write=%b", v0x60e33e254970_0, v0x60e33e28b090_0, v0x60e33e28b400_0, v0x60e33e28b210_0, v0x60e33e266c40_0, v0x60e33e28b340_0, v0x60e33e28b150_0 {0 0 0};
    %vpi_call 2 71 "$stop" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 74 "$display", "Test passed! read_reg1=%b, read_reg2=%b, write_reg=%b, write_data=%b, operation=%b, write_enable=%b, reg_write=%b", v0x60e33e28c5e0_0, v0x60e33e28c6b0_0, v0x60e33e28c9c0_0, v0x60e33e28c820_0, v0x60e33e28c4e0_0, v0x60e33e28c8f0_0, v0x60e33e28c750_0 {0 0 0};
T_0.1 ;
    %end;
S_0x60e33e28b4e0 .scope module, "uut" "instruction_decoder" 2 15, 3 1 0, S_0x60e33e26bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 3 "read_reg1";
    .port_info 3 /OUTPUT 3 "read_reg2";
    .port_info 4 /OUTPUT 3 "write_reg";
    .port_info 5 /OUTPUT 8 "write_data";
    .port_info 6 /OUTPUT 4 "operation";
    .port_info 7 /OUTPUT 1 "write_enable";
    .port_info 8 /OUTPUT 1 "reg_write";
P_0x60e33e22dc40 .param/l "ADD" 0 3 14, C4<0001>;
P_0x60e33e22dc80 .param/l "AND" 0 3 18, C4<0101>;
P_0x60e33e22dcc0 .param/l "DIV" 0 3 17, C4<0100>;
P_0x60e33e22dd00 .param/l "MUL" 0 3 16, C4<0011>;
P_0x60e33e22dd40 .param/l "OR" 0 3 19, C4<0110>;
P_0x60e33e22dd80 .param/l "SUB" 0 3 15, C4<0010>;
P_0x60e33e22ddc0 .param/l "XOR" 0 3 20, C4<0111>;
v0x60e33e28ba60_0 .net "clk", 0 0, v0x60e33e28c350_0;  1 drivers
v0x60e33e28bb40_0 .net "instruction", 7 0, v0x60e33e28c410_0;  1 drivers
v0x60e33e28bc20_0 .var "operation", 3 0;
v0x60e33e28bce0_0 .var "read_reg1", 2 0;
v0x60e33e28bdc0_0 .var "read_reg2", 2 0;
v0x60e33e28bef0_0 .var "reg_write", 0 0;
v0x60e33e28bfb0_0 .var "write_data", 7 0;
v0x60e33e28c090_0 .var "write_enable", 0 0;
v0x60e33e28c150_0 .var "write_reg", 2 0;
E_0x60e33e2650a0 .event edge, v0x60e33e28bb40_0;
    .scope S_0x60e33e28b4e0;
T_1 ;
    %wait E_0x60e33e2650a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e33e28c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e33e28bef0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60e33e28bfb0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e28bce0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e28bdc0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e28c150_0, 0, 3;
    %load/vec4 v0x60e33e28bb40_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e33e28c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e33e28bef0_0, 0, 1;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60e33e28bc20_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x60e33e28bb40_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0x60e33e28bce0_0, 0, 3;
    %load/vec4 v0x60e33e28bb40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x60e33e28bdc0_0, 0, 3;
    %load/vec4 v0x60e33e28bb40_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0x60e33e28c150_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e33e28c090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e33e28bef0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x60e33e26bfa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60e33e28c350_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x60e33e28c350_0;
    %inv;
    %store/vec4 v0x60e33e28c350_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x60e33e26bfa0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60e33e28c410_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x60e33e28c410_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e254970_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e28b090_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e28b400_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60e33e28b210_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60e33e266c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e33e28b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e33e28b150_0, 0, 1;
    %fork TD_instruction_decoder_tb.check_results, S_0x60e33e26c130;
    %join;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0x60e33e28c410_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e254970_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x60e33e28b090_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60e33e28b400_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60e33e28b210_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60e33e266c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e33e28b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60e33e28b150_0, 0, 1;
    %fork TD_instruction_decoder_tb.check_results, S_0x60e33e26c130;
    %join;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/testbench/instruction_decoder_tb.v";
    "/home/nirdesh/vicharak/github-work/8-bit-cpu/src/instruction_decoder.v";
