// Seed: 2468105417
`resetall
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3
    , id_8,
    input wor id_4,
    input id_5,
    input id_6,
    input id_7
);
  assign id_8 = id_4[1 : 1'h0];
endmodule
