Timing Analyzer report for DE2_CCD_PIP
Tue Apr 04 19:16:19 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'GPIO_1[10]'
  7. Clock Setup: 'GPIO_1[30]'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 10. Clock Hold: 'GPIO_1[10]'
 11. Clock Hold: 'GPIO_1[30]'
 12. Clock Hold: 'CLOCK_50'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                                ; To                                                                                                                                                           ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A       ; None                              ; 6.694 ns                         ; DRAM_DQ[12]                                                                                                                         ; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                                                                          ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Worst-case tco                                                                           ; N/A       ; None                              ; 16.490 ns                        ; VGA_Controller:u1|V_Cont[2]                                                                                                         ; VGA_B[7]                                                                                                                                                     ; CLOCK_50                                                                  ; --                                                                        ; 0            ;
; Worst-case tpd                                                                           ; N/A       ; None                              ; 9.856 ns                         ; SW[14]                                                                                                                              ; LEDR[14]                                                                                                                                                     ; --                                                                        ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                              ; 3.484 ns                         ; SW[0]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[0]                                                                                                                               ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 1.708 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 120.60 MHz ( period = 8.292 ns ) ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]       ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_50'                                                                  ; 13.443 ns ; 50.00 MHz ( period = 20.000 ns )  ; 152.51 MHz ( period = 6.557 ns ) ; VGA_Controller:u1|oCoord_X[4]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'GPIO_1[10]'                                                                ; 34.653 ns ; 25.00 MHz ( period = 40.000 ns )  ; 187.02 MHz ( period = 5.347 ns ) ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15] ; RAW2RGB_2X:u4|mCCD_G[10]                                                                                                                                     ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Setup: 'GPIO_1[30]'                                                                ; 35.124 ns ; 25.00 MHz ( period = 40.000 ns )  ; 205.09 MHz ( period = 4.876 ns ) ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]  ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                     ; GPIO_1[30]                                                                ; GPIO_1[30]                                                                ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Sdram_Control_4Port:u6|ST[0]                                                                                                        ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'GPIO_1[10]'                                                                 ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                            ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Hold: 'GPIO_1[30]'                                                                 ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; CCD_Capture:v3|mCCD_FVAL                                                                                                            ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                     ; GPIO_1[30]                                                                ; GPIO_1[30]                                                                ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                   ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; Reset_Delay:u2|oRST_1                                                                                                               ; Reset_Delay:u2|oRST_1                                                                                                                                        ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Total number of failed paths                                                             ;           ;                                   ;                                  ;                                                                                                                                     ;                                                                                                                                                              ;                                                                           ;                                                                           ; 0            ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C35F672C6       ;                 ;                         ;             ;
; Timing Models                                         ; Preliminary        ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; Ccd1 Pixclk        ;                 ; GPIO_1[10]              ;             ;
; Clock Settings                                        ; Ccd1 Mclk          ;                 ; GPIO_1[11]              ;             ;
; Clock Settings                                        ; Ccd2 Pixclk        ;                 ; GPIO_1[30]              ;             ;
; Clock Settings                                        ; Ccd2 Mclk          ;                 ; GPIO_1[31]              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a ; dcfifo_7lb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_7lb1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.368 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -5.368 ns ;              ;
; GPIO_1[10]                                                                ; CCD1_PIXCLK        ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[30]                                                                ; CCD2_PIXCLK        ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[11]                                                                ; CCD1_MCLK          ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[31]                                                                ; CCD2_MCLK          ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_50                                                                  ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 1.708 ns                                ; 120.60 MHz ( period = 8.292 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 8.074 ns                ;
; 1.708 ns                                ; 120.60 MHz ( period = 8.292 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 8.074 ns                ;
; 1.783 ns                                ; 121.70 MHz ( period = 8.217 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 7.999 ns                ;
; 1.783 ns                                ; 121.70 MHz ( period = 8.217 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 7.999 ns                ;
; 1.943 ns                                ; 124.12 MHz ( period = 8.057 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.773 ns                  ; 7.830 ns                ;
; 1.943 ns                                ; 124.12 MHz ( period = 8.057 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.773 ns                  ; 7.830 ns                ;
; 1.968 ns                                ; 124.50 MHz ( period = 8.032 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 7.813 ns                ;
; 1.968 ns                                ; 124.50 MHz ( period = 8.032 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 7.813 ns                ;
; 1.968 ns                                ; 124.50 MHz ( period = 8.032 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 7.813 ns                ;
; 1.971 ns                                ; 124.55 MHz ( period = 8.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.773 ns                  ; 7.802 ns                ;
; 1.971 ns                                ; 124.55 MHz ( period = 8.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.773 ns                  ; 7.802 ns                ;
; 2.043 ns                                ; 125.68 MHz ( period = 7.957 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 7.738 ns                ;
; 2.043 ns                                ; 125.68 MHz ( period = 7.957 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 7.738 ns                ;
; 2.043 ns                                ; 125.68 MHz ( period = 7.957 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 7.738 ns                ;
; 2.062 ns                                ; 125.98 MHz ( period = 7.938 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.709 ns                ;
; 2.062 ns                                ; 125.98 MHz ( period = 7.938 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.709 ns                ;
; 2.093 ns                                ; 126.47 MHz ( period = 7.907 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.678 ns                ;
; 2.093 ns                                ; 126.47 MHz ( period = 7.907 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.678 ns                ;
; 2.196 ns                                ; 128.14 MHz ( period = 7.804 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.575 ns                ;
; 2.196 ns                                ; 128.14 MHz ( period = 7.804 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.575 ns                ;
; 2.203 ns                                ; 128.25 MHz ( period = 7.797 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.569 ns                ;
; 2.203 ns                                ; 128.25 MHz ( period = 7.797 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.569 ns                ;
; 2.203 ns                                ; 128.25 MHz ( period = 7.797 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.569 ns                ;
; 2.225 ns                                ; 128.62 MHz ( period = 7.775 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.547 ns                ;
; 2.225 ns                                ; 128.62 MHz ( period = 7.775 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.547 ns                ;
; 2.231 ns                                ; 128.72 MHz ( period = 7.769 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.541 ns                ;
; 2.231 ns                                ; 128.72 MHz ( period = 7.769 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.541 ns                ;
; 2.231 ns                                ; 128.72 MHz ( period = 7.769 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.541 ns                ;
; 2.240 ns                                ; 128.87 MHz ( period = 7.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.569 ns                ;
; 2.240 ns                                ; 128.87 MHz ( period = 7.760 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.569 ns                ;
; 2.259 ns                                ; 129.18 MHz ( period = 7.741 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.512 ns                ;
; 2.259 ns                                ; 129.18 MHz ( period = 7.741 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.512 ns                ;
; 2.288 ns                                ; 129.67 MHz ( period = 7.712 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.483 ns                ;
; 2.288 ns                                ; 129.67 MHz ( period = 7.712 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.483 ns                ;
; 2.294 ns                                ; 129.77 MHz ( period = 7.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 7.514 ns                ;
; 2.294 ns                                ; 129.77 MHz ( period = 7.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 7.514 ns                ;
; 2.294 ns                                ; 129.77 MHz ( period = 7.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 7.514 ns                ;
; 2.315 ns                                ; 130.12 MHz ( period = 7.685 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.494 ns                ;
; 2.315 ns                                ; 130.12 MHz ( period = 7.685 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.494 ns                ;
; 2.322 ns                                ; 130.24 MHz ( period = 7.678 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.448 ns                ;
; 2.322 ns                                ; 130.24 MHz ( period = 7.678 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.448 ns                ;
; 2.322 ns                                ; 130.24 MHz ( period = 7.678 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.448 ns                ;
; 2.325 ns                                ; 130.29 MHz ( period = 7.675 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.446 ns                ;
; 2.325 ns                                ; 130.29 MHz ( period = 7.675 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.446 ns                ;
; 2.332 ns                                ; 130.41 MHz ( period = 7.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.440 ns                ;
; 2.332 ns                                ; 130.41 MHz ( period = 7.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.440 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.417 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.417 ns                ;
; 2.353 ns                                ; 130.77 MHz ( period = 7.647 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.417 ns                ;
; 2.369 ns                                ; 131.04 MHz ( period = 7.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 7.439 ns                ;
; 2.369 ns                                ; 131.04 MHz ( period = 7.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 7.439 ns                ;
; 2.369 ns                                ; 131.04 MHz ( period = 7.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 7.439 ns                ;
; 2.447 ns                                ; 132.40 MHz ( period = 7.553 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.324 ns                ;
; 2.447 ns                                ; 132.40 MHz ( period = 7.553 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.324 ns                ;
; 2.456 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.314 ns                ;
; 2.456 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.314 ns                ;
; 2.456 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.314 ns                ;
; 2.472 ns                                ; 132.84 MHz ( period = 7.528 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.337 ns                ;
; 2.472 ns                                ; 132.84 MHz ( period = 7.528 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.337 ns                ;
; 2.472 ns                                ; 132.84 MHz ( period = 7.528 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.337 ns                ;
; 2.472 ns                                ; 132.84 MHz ( period = 7.528 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.299 ns                ;
; 2.472 ns                                ; 132.84 MHz ( period = 7.528 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.299 ns                ;
; 2.475 ns                                ; 132.89 MHz ( period = 7.525 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.325 ns                ;
; 2.475 ns                                ; 132.89 MHz ( period = 7.525 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.325 ns                ;
; 2.479 ns                                ; 132.96 MHz ( period = 7.521 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 7.301 ns                ;
; 2.485 ns                                ; 133.07 MHz ( period = 7.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.286 ns                ;
; 2.485 ns                                ; 133.07 MHz ( period = 7.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.286 ns                ;
; 2.485 ns                                ; 133.07 MHz ( period = 7.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.286 ns                ;
; 2.496 ns                                ; 133.26 MHz ( period = 7.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.313 ns                ;
; 2.496 ns                                ; 133.26 MHz ( period = 7.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.313 ns                ;
; 2.503 ns                                ; 133.39 MHz ( period = 7.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.297 ns                ;
; 2.503 ns                                ; 133.39 MHz ( period = 7.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.297 ns                ;
; 2.512 ns                                ; 133.55 MHz ( period = 7.488 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.259 ns                ;
; 2.512 ns                                ; 133.55 MHz ( period = 7.488 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.259 ns                ;
; 2.519 ns                                ; 133.67 MHz ( period = 7.481 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.251 ns                ;
; 2.519 ns                                ; 133.67 MHz ( period = 7.481 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.251 ns                ;
; 2.519 ns                                ; 133.67 MHz ( period = 7.481 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.251 ns                ;
; 2.529 ns                                ; 133.85 MHz ( period = 7.471 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.270 ns                ;
; 2.529 ns                                ; 133.85 MHz ( period = 7.471 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.270 ns                ;
; 2.529 ns                                ; 133.85 MHz ( period = 7.471 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.270 ns                ;
; 2.540 ns                                ; 134.05 MHz ( period = 7.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.269 ns                ;
; 2.540 ns                                ; 134.05 MHz ( period = 7.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.269 ns                ;
; 2.540 ns                                ; 134.05 MHz ( period = 7.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.269 ns                ;
; 2.540 ns                                ; 134.05 MHz ( period = 7.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.269 ns                ;
; 2.540 ns                                ; 134.05 MHz ( period = 7.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.269 ns                ;
; 2.547 ns                                ; 134.17 MHz ( period = 7.453 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.262 ns                ;
; 2.547 ns                                ; 134.17 MHz ( period = 7.453 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.262 ns                ;
; 2.547 ns                                ; 134.17 MHz ( period = 7.453 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.262 ns                ;
; 2.548 ns                                ; 134.19 MHz ( period = 7.452 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.222 ns                ;
; 2.548 ns                                ; 134.19 MHz ( period = 7.452 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.222 ns                ;
; 2.548 ns                                ; 134.19 MHz ( period = 7.452 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.222 ns                ;
; 2.554 ns                                ; 134.30 MHz ( period = 7.446 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 7.226 ns                ;
; 2.557 ns                                ; 134.35 MHz ( period = 7.443 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.242 ns                ;
; 2.557 ns                                ; 134.35 MHz ( period = 7.443 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.242 ns                ;
; 2.557 ns                                ; 134.35 MHz ( period = 7.443 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.242 ns                ;
; 2.563 ns                                ; 134.46 MHz ( period = 7.437 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.209 ns                ;
; 2.563 ns                                ; 134.46 MHz ( period = 7.437 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.772 ns                  ; 7.209 ns                ;
; 2.571 ns                                ; 134.61 MHz ( period = 7.429 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.238 ns                ;
; 2.571 ns                                ; 134.61 MHz ( period = 7.429 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.238 ns                ;
; 2.585 ns                                ; 134.86 MHz ( period = 7.415 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.185 ns                ;
; 2.585 ns                                ; 134.86 MHz ( period = 7.415 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.185 ns                ;
; 2.585 ns                                ; 134.86 MHz ( period = 7.415 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.185 ns                ;
; 2.592 ns                                ; 134.99 MHz ( period = 7.408 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.179 ns                ;
; 2.592 ns                                ; 134.99 MHz ( period = 7.408 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.179 ns                ;
; 2.592 ns                                ; 134.99 MHz ( period = 7.408 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.179 ns                ;
; 2.594 ns                                ; 135.03 MHz ( period = 7.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.204 ns                ;
; 2.594 ns                                ; 135.03 MHz ( period = 7.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.204 ns                ;
; 2.615 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.194 ns                ;
; 2.615 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.194 ns                ;
; 2.615 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.194 ns                ;
; 2.615 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.194 ns                ;
; 2.615 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 7.194 ns                ;
; 2.625 ns                                ; 135.59 MHz ( period = 7.375 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.173 ns                ;
; 2.625 ns                                ; 135.59 MHz ( period = 7.375 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.173 ns                ;
; 2.648 ns                                ; 136.02 MHz ( period = 7.352 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.149 ns                ;
; 2.648 ns                                ; 136.02 MHz ( period = 7.352 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.149 ns                ;
; 2.648 ns                                ; 136.02 MHz ( period = 7.352 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.149 ns                ;
; 2.675 ns                                ; 136.52 MHz ( period = 7.325 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 7.090 ns                ;
; 2.675 ns                                ; 136.52 MHz ( period = 7.325 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 7.090 ns                ;
; 2.679 ns                                ; 136.59 MHz ( period = 7.321 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.118 ns                ;
; 2.679 ns                                ; 136.59 MHz ( period = 7.321 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.118 ns                ;
; 2.679 ns                                ; 136.59 MHz ( period = 7.321 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.118 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.093 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.093 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.093 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.063 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.063 ns                ;
; 2.707 ns                                ; 137.12 MHz ( period = 7.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.063 ns                ;
; 2.714 ns                                ; 137.25 MHz ( period = 7.286 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.057 ns                ;
; 2.728 ns                                ; 137.51 MHz ( period = 7.272 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.070 ns                ;
; 2.728 ns                                ; 137.51 MHz ( period = 7.272 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.070 ns                ;
; 2.731 ns                                ; 137.57 MHz ( period = 7.269 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.069 ns                ;
; 2.731 ns                                ; 137.57 MHz ( period = 7.269 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.069 ns                ;
; 2.732 ns                                ; 137.59 MHz ( period = 7.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.038 ns                ;
; 2.732 ns                                ; 137.59 MHz ( period = 7.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.038 ns                ;
; 2.732 ns                                ; 137.59 MHz ( period = 7.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 7.038 ns                ;
; 2.735 ns                                ; 137.65 MHz ( period = 7.265 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.065 ns                ;
; 2.735 ns                                ; 137.65 MHz ( period = 7.265 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.065 ns                ;
; 2.735 ns                                ; 137.65 MHz ( period = 7.265 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.065 ns                ;
; 2.742 ns                                ; 137.78 MHz ( period = 7.258 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.029 ns                ;
; 2.744 ns                                ; 137.82 MHz ( period = 7.256 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 7.044 ns                ;
; 2.757 ns                                ; 138.06 MHz ( period = 7.243 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.042 ns                ;
; 2.757 ns                                ; 138.06 MHz ( period = 7.243 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 7.042 ns                ;
; 2.759 ns                                ; 138.10 MHz ( period = 7.241 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.041 ns                ;
; 2.759 ns                                ; 138.10 MHz ( period = 7.241 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.041 ns                ;
; 2.772 ns                                ; 138.35 MHz ( period = 7.228 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.998 ns                ;
; 2.772 ns                                ; 138.35 MHz ( period = 7.228 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.998 ns                ;
; 2.772 ns                                ; 138.35 MHz ( period = 7.228 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.998 ns                ;
; 2.775 ns                                ; 138.41 MHz ( period = 7.225 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.025 ns                ;
; 2.775 ns                                ; 138.41 MHz ( period = 7.225 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.025 ns                ;
; 2.775 ns                                ; 138.41 MHz ( period = 7.225 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.025 ns                ;
; 2.775 ns                                ; 138.41 MHz ( period = 7.225 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.025 ns                ;
; 2.775 ns                                ; 138.41 MHz ( period = 7.225 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 7.025 ns                ;
; 2.777 ns                                ; 138.45 MHz ( period = 7.223 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 7.011 ns                ;
; 2.782 ns                                ; 138.54 MHz ( period = 7.218 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.015 ns                ;
; 2.782 ns                                ; 138.54 MHz ( period = 7.218 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.015 ns                ;
; 2.782 ns                                ; 138.54 MHz ( period = 7.218 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 7.015 ns                ;
; 2.791 ns                                ; 138.72 MHz ( period = 7.209 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.007 ns                ;
; 2.791 ns                                ; 138.72 MHz ( period = 7.209 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 7.007 ns                ;
; 2.803 ns                                ; 138.95 MHz ( period = 7.197 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 6.997 ns                ;
; 2.803 ns                                ; 138.95 MHz ( period = 7.197 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 6.997 ns                ;
; 2.803 ns                                ; 138.95 MHz ( period = 7.197 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 6.997 ns                ;
; 2.803 ns                                ; 138.95 MHz ( period = 7.197 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 6.997 ns                ;
; 2.803 ns                                ; 138.95 MHz ( period = 7.197 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 6.997 ns                ;
; 2.807 ns                                ; 139.02 MHz ( period = 7.193 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.953 ns                ;
; 2.811 ns                                ; 139.10 MHz ( period = 7.189 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.987 ns                ;
; 2.811 ns                                ; 139.10 MHz ( period = 7.189 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.987 ns                ;
; 2.811 ns                                ; 139.10 MHz ( period = 7.189 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.987 ns                ;
; 2.812 ns                                ; 139.12 MHz ( period = 7.188 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.948 ns                ;
; 2.820 ns                                ; 139.28 MHz ( period = 7.180 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.978 ns                ;
; 2.820 ns                                ; 139.28 MHz ( period = 7.180 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.978 ns                ;
; 2.821 ns                                ; 139.30 MHz ( period = 7.179 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.967 ns                ;
; 2.823 ns                                ; 139.33 MHz ( period = 7.177 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.948 ns                ;
; 2.823 ns                                ; 139.33 MHz ( period = 7.177 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.948 ns                ;
; 2.823 ns                                ; 139.33 MHz ( period = 7.177 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.948 ns                ;
; 2.826 ns                                ; 139.39 MHz ( period = 7.174 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.972 ns                ;
; 2.826 ns                                ; 139.39 MHz ( period = 7.174 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.972 ns                ;
; 2.826 ns                                ; 139.39 MHz ( period = 7.174 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.972 ns                ;
; 2.828 ns                                ; 139.43 MHz ( period = 7.172 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.960 ns                ;
; 2.833 ns                                ; 139.53 MHz ( period = 7.167 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.936 ns                ;
; 2.840 ns                                ; 139.66 MHz ( period = 7.160 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.920 ns                ;
; 2.845 ns                                ; 139.76 MHz ( period = 7.155 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 6.952 ns                ;
; 2.845 ns                                ; 139.76 MHz ( period = 7.155 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 6.952 ns                ;
; 2.845 ns                                ; 139.76 MHz ( period = 7.155 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 6.952 ns                ;
; 2.845 ns                                ; 139.76 MHz ( period = 7.155 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.915 ns                ;
; 2.850 ns                                ; 139.86 MHz ( period = 7.150 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.948 ns                ;
; 2.850 ns                                ; 139.86 MHz ( period = 7.150 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.948 ns                ;
; 2.851 ns                                ; 139.88 MHz ( period = 7.149 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.937 ns                ;
; 2.854 ns                                ; 139.94 MHz ( period = 7.146 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.934 ns                ;
; 2.854 ns                                ; 139.94 MHz ( period = 7.146 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.934 ns                ;
; 2.854 ns                                ; 139.94 MHz ( period = 7.146 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.934 ns                ;
; 2.857 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.941 ns                ;
; 2.857 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.941 ns                ;
; 2.857 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.941 ns                ;
; 2.857 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.941 ns                ;
; 2.857 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 6.941 ns                ;
; 2.857 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.931 ns                ;
; 2.860 ns                                ; 140.06 MHz ( period = 7.140 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.928 ns                ;
; 2.861 ns                                ; 140.08 MHz ( period = 7.139 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.927 ns                ;
; 2.864 ns                                ; 140.13 MHz ( period = 7.136 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 6.935 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                   ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 34.653 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]                           ; RAW2RGB_2X:u4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.157 ns                ;
; 34.724 ns                               ; 189.54 MHz ( period = 5.276 ns )                    ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]                           ; RAW2RGB_2X:u4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.086 ns                ;
; 34.795 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]                           ; RAW2RGB_2X:u4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.015 ns                ;
; 34.866 ns                               ; 194.78 MHz ( period = 5.134 ns )                    ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]                           ; RAW2RGB_2X:u4|mCCD_G[7]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 4.944 ns                ;
; 34.937 ns                               ; 197.51 MHz ( period = 5.063 ns )                    ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]                           ; RAW2RGB_2X:u4|mCCD_G[6]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 4.873 ns                ;
; 34.943 ns                               ; 197.75 MHz ( period = 5.057 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.843 ns                ;
; 34.990 ns                               ; 199.60 MHz ( period = 5.010 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.796 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.020 ns                               ; 200.80 MHz ( period = 4.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.766 ns                ;
; 35.061 ns                               ; 202.47 MHz ( period = 4.939 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.725 ns                ;
; 35.085 ns                               ; 203.46 MHz ( period = 4.915 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.701 ns                ;
; 35.091 ns                               ; 203.71 MHz ( period = 4.909 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.695 ns                ;
; 35.115 ns                               ; 204.71 MHz ( period = 4.885 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.671 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.132 ns                               ; 205.42 MHz ( period = 4.868 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.654 ns                ;
; 35.156 ns                               ; 206.44 MHz ( period = 4.844 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.630 ns                ;
; 35.162 ns                               ; 206.70 MHz ( period = 4.838 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.624 ns                ;
; 35.186 ns                               ; 207.73 MHz ( period = 4.814 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.600 ns                ;
; 35.201 ns                               ; 208.38 MHz ( period = 4.799 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.585 ns                ;
; 35.203 ns                               ; 208.46 MHz ( period = 4.797 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.583 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.582 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.224 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.566 ns                ;
; 35.227 ns                               ; 209.51 MHz ( period = 4.773 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.559 ns                ;
; 35.233 ns                               ; 209.78 MHz ( period = 4.767 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.553 ns                ;
; 35.238 ns                               ; 210.00 MHz ( period = 4.762 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.548 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.558 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.246 ns                               ; 210.35 MHz ( period = 4.754 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.542 ns                ;
; 35.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.529 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.535 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.519 ns                ;
; 35.272 ns                               ; 211.51 MHz ( period = 4.728 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.514 ns                ;
; 35.274 ns                               ; 211.60 MHz ( period = 4.726 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.512 ns                ;
; 35.287 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.499 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.511 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.293 ns                               ; 212.45 MHz ( period = 4.707 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.495 ns                ;
; 35.298 ns                               ; 212.68 MHz ( period = 4.702 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.488 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.505 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.301 ns                               ; 212.81 MHz ( period = 4.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.489 ns                ;
; 35.303 ns                               ; 212.90 MHz ( period = 4.697 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.483 ns                ;
; 35.304 ns                               ; 212.95 MHz ( period = 4.696 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.482 ns                ;
; 35.309 ns                               ; 213.17 MHz ( period = 4.691 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.477 ns                ;
; 35.314 ns                               ; 213.40 MHz ( period = 4.686 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.480 ns                ;
; 35.314 ns                               ; 213.40 MHz ( period = 4.686 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.480 ns                ;
; 35.314 ns                               ; 213.40 MHz ( period = 4.686 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.480 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.481 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.323 ns                               ; 213.81 MHz ( period = 4.677 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.465 ns                ;
; 35.328 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.458 ns                ;
; 35.343 ns                               ; 214.73 MHz ( period = 4.657 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.443 ns                ;
; 35.345 ns                               ; 214.82 MHz ( period = 4.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.441 ns                ;
; 35.358 ns                               ; 215.42 MHz ( period = 4.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.428 ns                ;
; 35.361 ns                               ; 215.56 MHz ( period = 4.639 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.433 ns                ;
; 35.361 ns                               ; 215.56 MHz ( period = 4.639 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.433 ns                ;
; 35.361 ns                               ; 215.56 MHz ( period = 4.639 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.433 ns                ;
; 35.369 ns                               ; 215.94 MHz ( period = 4.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.417 ns                ;
; 35.374 ns                               ; 216.17 MHz ( period = 4.626 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.412 ns                ;
; 35.375 ns                               ; 216.22 MHz ( period = 4.625 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.411 ns                ;
; 35.380 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.406 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.386 ns                               ; 216.73 MHz ( period = 4.614 ns )                    ; rCCD1_FVAL                                                                                                                                                    ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.049 ns                 ; 4.663 ns                ;
; 35.391 ns                               ; 216.97 MHz ( period = 4.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.403 ns                ;
; 35.391 ns                               ; 216.97 MHz ( period = 4.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.403 ns                ;
; 35.391 ns                               ; 216.97 MHz ( period = 4.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.794 ns                 ; 4.403 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.410 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.396 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.394 ns                ;
; 35.399 ns                               ; 217.34 MHz ( period = 4.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.387 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.379 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; 35.411 ns                               ; 217.91 MHz ( period = 4.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.806 ns                 ; 4.395 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                               ;                                                                                                                                                                                      ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[30]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 35.124 ns                               ; 205.09 MHz ( period = 4.876 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                            ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.789 ns                 ; 4.665 ns                ;
; 35.195 ns                               ; 208.12 MHz ( period = 4.805 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                            ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.789 ns                 ; 4.594 ns                ;
; 35.244 ns                               ; 210.26 MHz ( period = 4.756 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]                           ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.789 ns                 ; 4.545 ns                ;
; 35.315 ns                               ; 213.45 MHz ( period = 4.685 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]                           ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.789 ns                 ; 4.474 ns                ;
; 35.437 ns                               ; 219.15 MHz ( period = 4.563 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                            ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.768 ns                 ; 4.331 ns                ;
; 35.473 ns                               ; 220.90 MHz ( period = 4.527 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.788 ns                 ; 4.315 ns                ;
; 35.499 ns                               ; 222.17 MHz ( period = 4.501 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19]                           ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.777 ns                 ; 4.278 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                            ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.768 ns                 ; 4.260 ns                ;
; 35.531 ns                               ; 223.76 MHz ( period = 4.469 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                            ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.774 ns                 ; 4.243 ns                ;
; 35.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.788 ns                 ; 4.244 ns                ;
; 35.568 ns                               ; 225.63 MHz ( period = 4.432 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]                            ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.777 ns                 ; 4.209 ns                ;
; 35.569 ns                               ; 225.68 MHz ( period = 4.431 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.775 ns                 ; 4.206 ns                ;
; 35.579 ns                               ; 226.19 MHz ( period = 4.421 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                            ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.768 ns                 ; 4.189 ns                ;
; 35.581 ns                               ; 226.30 MHz ( period = 4.419 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                            ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.789 ns                 ; 4.208 ns                ;
; 35.602 ns                               ; 227.38 MHz ( period = 4.398 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                            ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.774 ns                 ; 4.172 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_we_reg       ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg8 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.811 ns                 ; 4.204 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg7  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg8  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.795 ns                 ; 4.188 ns                ;
; 35.607 ns                               ; 227.63 MHz ( period = 4.393 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                            ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.781 ns                 ; 4.174 ns                ;
; 35.610 ns                               ; 227.79 MHz ( period = 4.390 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                           ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.781 ns                 ; 4.171 ns                ;
; 35.615 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.788 ns                 ; 4.173 ns                ;
; 35.640 ns                               ; 229.36 MHz ( period = 4.360 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.775 ns                 ; 4.135 ns                ;
; 35.646 ns                               ; 229.67 MHz ( period = 4.354 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.786 ns                 ; 4.140 ns                ;
; 35.650 ns                               ; 229.89 MHz ( period = 4.350 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                            ; RAW2RGB_4X:v4|mCCD_G[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.768 ns                 ; 4.118 ns                ;
; 35.673 ns                               ; 231.11 MHz ( period = 4.327 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                            ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.774 ns                 ; 4.101 ns                ;
; 35.678 ns                               ; 231.37 MHz ( period = 4.322 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                            ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.781 ns                 ; 4.103 ns                ;
; 35.681 ns                               ; 231.54 MHz ( period = 4.319 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                           ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.781 ns                 ; 4.100 ns                ;
; 35.686 ns                               ; 231.80 MHz ( period = 4.314 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.788 ns                 ; 4.102 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                                                   ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.747 ns                 ; 4.055 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]                                                  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.747 ns                 ; 4.055 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_datain_reg0                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.771 ns                 ; 4.079 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.772 ns                 ; 4.080 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~portb_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.800 ns                 ; 4.108 ns                ;
; 35.692 ns                               ; 232.13 MHz ( period = 4.308 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.771 ns                 ; 4.079 ns                ;
; 35.699 ns                               ; 232.50 MHz ( period = 4.301 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.776 ns                 ; 4.077 ns                ;
; 35.701 ns                               ; 232.61 MHz ( period = 4.299 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18]                           ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.789 ns                 ; 4.088 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_we_reg       ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg8 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.798 ns                 ; 4.095 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg7  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg8  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.782 ns                 ; 4.079 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]                                                   ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.759 ns                 ; 4.056 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19]                                                  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.759 ns                 ; 4.056 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg0                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.783 ns                 ; 4.080 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.784 ns                 ; 4.081 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~portb_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.812 ns                 ; 4.109 ns                ;
; 35.703 ns                               ; 232.72 MHz ( period = 4.297 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.783 ns                 ; 4.080 ns                ;
; 35.711 ns                               ; 233.15 MHz ( period = 4.289 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.775 ns                 ; 4.064 ns                ;
; 35.717 ns                               ; 233.48 MHz ( period = 4.283 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.786 ns                 ; 4.069 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                                                   ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.755 ns                 ; 4.027 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                                                  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.755 ns                 ; 4.027 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg0                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.779 ns                 ; 4.051 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.780 ns                 ; 4.052 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~portb_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.808 ns                 ; 4.080 ns                ;
; 35.728 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.779 ns                 ; 4.051 ns                ;
; 35.729 ns                               ; 234.14 MHz ( period = 4.271 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.777 ns                 ; 4.048 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.786 ns                 ; 4.044 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                                                   ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.768 ns                 ; 4.026 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[16]                                                  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.768 ns                 ; 4.026 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg0                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.792 ns                 ; 4.050 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.051 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg7                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.821 ns                 ; 4.079 ns                ;
; 35.742 ns                               ; 234.85 MHz ( period = 4.258 ns )                    ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.792 ns                 ; 4.050 ns                ;
; 35.744 ns                               ; 234.96 MHz ( period = 4.256 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                            ; RAW2RGB_4X:v4|mCCD_G[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.774 ns                 ; 4.030 ns                ;
; 35.749 ns                               ; 235.24 MHz ( period = 4.251 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                            ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.781 ns                 ; 4.032 ns                ;
; 35.752 ns                               ; 235.40 MHz ( period = 4.248 ns )                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                           ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.781 ns                 ; 4.029 ns                ;
; 35.757 ns                               ; 235.68 MHz ( period = 4.243 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.788 ns                 ; 4.031 ns                ;
; 35.770 ns                               ; 236.41 MHz ( period = 4.230 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.776 ns                 ; 4.006 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_we_reg       ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg8 ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.809 ns                 ; 4.029 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg7  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.780 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg8  ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.793 ns                 ; 4.013 ns                ;
; 35.782 ns                               ; 237.08 MHz ( period = 4.218 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.775 ns                 ; 3.993 ns                ;
; 35.788 ns                               ; 237.42 MHz ( period = 4.212 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.786 ns                 ; 3.998 ns                ;
; 35.800 ns                               ; 238.10 MHz ( period = 4.200 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 40.000 ns                   ; 39.777 ns                 ; 3.977 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                               ;                                                                                                                                                                                      ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                      ; To                                                                                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.443 ns                               ; 152.51 MHz ( period = 6.557 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 6.334 ns                ;
; 13.514 ns                               ; 154.18 MHz ( period = 6.486 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 6.263 ns                ;
; 13.567 ns                               ; 155.45 MHz ( period = 6.433 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 6.219 ns                ;
; 13.585 ns                               ; 155.88 MHz ( period = 6.415 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 6.192 ns                ;
; 13.638 ns                               ; 157.18 MHz ( period = 6.362 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 6.148 ns                ;
; 13.656 ns                               ; 157.63 MHz ( period = 6.344 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 6.121 ns                ;
; 13.709 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 6.077 ns                ;
; 13.727 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 6.050 ns                ;
; 13.732 ns                               ; 159.54 MHz ( period = 6.268 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 6.045 ns                ;
; 13.780 ns                               ; 160.77 MHz ( period = 6.220 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 6.006 ns                ;
; 13.803 ns                               ; 161.37 MHz ( period = 6.197 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.974 ns                ;
; 13.851 ns                               ; 162.63 MHz ( period = 6.149 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.935 ns                ;
; 13.852 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.934 ns                ;
; 13.852 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.934 ns                ;
; 13.852 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.934 ns                ;
; 13.852 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.934 ns                ;
; 13.852 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.934 ns                ;
; 13.852 ns                               ; 162.65 MHz ( period = 6.148 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.934 ns                ;
; 13.853 ns                               ; 162.68 MHz ( period = 6.147 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.933 ns                ;
; 13.853 ns                               ; 162.68 MHz ( period = 6.147 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.933 ns                ;
; 13.853 ns                               ; 162.68 MHz ( period = 6.147 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.933 ns                ;
; 13.874 ns                               ; 163.24 MHz ( period = 6.126 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.903 ns                ;
; 13.886 ns                               ; 163.56 MHz ( period = 6.114 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.891 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.895 ns                               ; 163.80 MHz ( period = 6.105 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.843 ns                ;
; 13.897 ns                               ; 163.85 MHz ( period = 6.103 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.887 ns                ;
; 13.904 ns                               ; 164.04 MHz ( period = 6.096 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.884 ns                ;
; 13.906 ns                               ; 164.10 MHz ( period = 6.094 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 5.877 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.938 ns                               ; 164.96 MHz ( period = 6.062 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.826 ns                ;
; 13.945 ns                               ; 165.15 MHz ( period = 6.055 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.832 ns                ;
; 13.957 ns                               ; 165.48 MHz ( period = 6.043 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.820 ns                ;
; 13.968 ns                               ; 165.78 MHz ( period = 6.032 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.816 ns                ;
; 13.975 ns                               ; 165.98 MHz ( period = 6.025 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.813 ns                ;
; 13.977 ns                               ; 166.03 MHz ( period = 6.023 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 5.806 ns                ;
; 14.010 ns                               ; 166.94 MHz ( period = 5.990 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.776 ns                ;
; 14.016 ns                               ; 167.11 MHz ( period = 5.984 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.761 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.746 ns                 ; 5.729 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.724 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.724 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.724 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.724 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.724 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.724 ns                ;
; 14.028 ns                               ; 167.45 MHz ( period = 5.972 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.749 ns                ;
; 14.039 ns                               ; 167.76 MHz ( period = 5.961 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.745 ns                ;
; 14.046 ns                               ; 167.95 MHz ( period = 5.954 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.742 ns                ;
; 14.048 ns                               ; 168.01 MHz ( period = 5.952 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 5.735 ns                ;
; 14.060 ns                               ; 168.35 MHz ( period = 5.940 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.724 ns                ;
; 14.081 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.705 ns                ;
; 14.092 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.692 ns                ;
; 14.099 ns                               ; 169.46 MHz ( period = 5.901 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.678 ns                ;
; 14.110 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; VGA_Controller:u1|oCoord_X[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.667 ns                ;
; 14.110 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.674 ns                ;
; 14.117 ns                               ; 169.98 MHz ( period = 5.883 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.671 ns                ;
; 14.119 ns                               ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 5.664 ns                ;
; 14.131 ns                               ; 170.39 MHz ( period = 5.869 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.653 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.634 ns                ;
; 14.163 ns                               ; 171.32 MHz ( period = 5.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.621 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.740 ns                 ; 5.568 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.740 ns                 ; 5.568 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.740 ns                 ; 5.568 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.740 ns                 ; 5.568 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.740 ns                 ; 5.568 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.740 ns                 ; 5.568 ns                ;
; 14.175 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.602 ns                ;
; 14.181 ns                               ; 171.85 MHz ( period = 5.819 ns )                    ; VGA_Controller:u1|oCoord_X[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.596 ns                ;
; 14.181 ns                               ; 171.85 MHz ( period = 5.819 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.603 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.184 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 5.554 ns                ;
; 14.188 ns                               ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.600 ns                ;
; 14.190 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 5.593 ns                ;
; 14.202 ns                               ; 172.47 MHz ( period = 5.798 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.582 ns                ;
; 14.218 ns                               ; 172.95 MHz ( period = 5.782 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.566 ns                ;
; 14.223 ns                               ; 173.10 MHz ( period = 5.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.563 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 5.537 ns                ;
; 14.234 ns                               ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.550 ns                ;
; 14.246 ns                               ; 173.79 MHz ( period = 5.754 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.531 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; VGA_Controller:u1|oCoord_X[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.525 ns                ;
; 14.273 ns                               ; 174.61 MHz ( period = 5.727 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.511 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.278 ns                               ; 174.76 MHz ( period = 5.722 ns )                    ; VGA_Controller:u1|oCoord_X[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.766 ns                 ; 5.488 ns                ;
; 14.287 ns                               ; 175.04 MHz ( period = 5.713 ns )                    ; VGA_Controller:u1|oCoord_Y[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 5.491 ns                ;
; 14.289 ns                               ; 175.10 MHz ( period = 5.711 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.495 ns                ;
; 14.305 ns                               ; 175.59 MHz ( period = 5.695 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.479 ns                ;
; 14.317 ns                               ; 175.96 MHz ( period = 5.683 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.460 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; VGA_Controller:u1|oCoord_X[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.454 ns                ;
; 14.338 ns                               ; 176.62 MHz ( period = 5.662 ns )                    ; VGA_Controller:u1|oCoord_X[7]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.439 ns                ;
; 14.340 ns                               ; 176.68 MHz ( period = 5.660 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.444 ns                ;
; 14.344 ns                               ; 176.80 MHz ( period = 5.656 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.440 ns                ;
; 14.347 ns                               ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.441 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 5.434 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.745 ns                 ; 5.396 ns                ;
; 14.355 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.429 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.356 ns                               ; 177.18 MHz ( period = 5.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.749 ns                 ; 5.393 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; VGA_Controller:u1|oCoord_Y[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 5.420 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.358 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.744 ns                 ; 5.386 ns                ;
; 14.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.424 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.421 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[6]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[8]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[3]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[2]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[7]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[4]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oCoord_X[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.420 ns                ;
; 14.376 ns                               ; 177.81 MHz ( period = 5.624 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.784 ns                 ; 5.408 ns                ;
; 14.388 ns                               ; 178.19 MHz ( period = 5.612 ns )                    ; VGA_Controller:u1|oCoord_X[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.389 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 5.379 ns                ;
; 14.394 ns                               ; 178.38 MHz ( period = 5.606 ns )                    ; VGA_Controller:u1|oCoord_X[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 5.383 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.399 ns                               ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.775 ns                 ; 5.376 ns                ;
; 14.401 ns                               ; 178.60 MHz ( period = 5.599 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.369 ns                ;
; 14.401 ns                               ; 178.60 MHz ( period = 5.599 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.369 ns                ;
; 14.401 ns                               ; 178.60 MHz ( period = 5.599 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.369 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                           ;                                                                                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|Read                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|Write                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|rWR2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                 ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                 ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                 ; Sdram_Control_4Port:u6|SA[1]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                 ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                 ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                 ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                 ; Sdram_Control_4Port:u6|SA[5]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                 ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                 ; Sdram_Control_4Port:u6|SA[6]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                 ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                 ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                   ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.555 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.650 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.655 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.672 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.691 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.680 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.692 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.708 ns                 ;
; 0.693 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.735 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.740 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.741 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.720 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REFRESH                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.720 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.722 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.748 ns                 ;
; 0.709 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.709 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.724 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.725 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.730 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.720 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.737 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.740 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.742 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.741 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.744 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.755 ns                 ;
; 0.743 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.759 ns                 ;
; 0.752 ns                                ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.768 ns                 ;
; 0.756 ns                                ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.772 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.784 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ                                                                                                    ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.800 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.822 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.823 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                            ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                      ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; RAW2RGB_2X:u4|mDATAd_0[7]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[7]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.527 ns                                ; RAW2RGB_2X:u4|mDATAd_0[8]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[8]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; RAW2RGB_2X:u4|mDVAL                                                                                                                                           ; Mirror_Col_2X:u8|mCCD_DVAL                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; RAW2RGB_2X:u4|mDATAd_1[9]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[9]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; RAW2RGB_2X:u4|mDATAd_1[9]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_R[9]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; RAW2RGB_2X:u4|mDATAd_1[7]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_R[7]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.568 ns                                ; Mirror_Col_2X:u8|Z_Cont[9]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[9]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.648 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.657 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a5~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.657 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.657 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.657 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.658 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 0.733 ns                 ;
; 0.693 ns                                ; Mirror_Col_2X:u8|Z_Cont[3]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg3                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.735 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.697 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~portb_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.767 ns                 ;
; 0.698 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.713 ns                 ;
; 0.698 ns                                ; Mirror_Col_2X:u8|Z_Cont[4]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg4                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.740 ns                 ;
; 0.699 ns                                ; Mirror_Col_2X:u8|Z_Cont[8]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg8                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.741 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 0.719 ns                 ;
; 0.708 ns                                ; Mirror_Col_2X:u8|Z_Cont[6]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg6                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.750 ns                 ;
; 0.712 ns                                ; Mirror_Col_2X:u8|Z_Cont[9]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg9                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.754 ns                 ;
; 0.716 ns                                ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg5                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.758 ns                 ;
; 0.725 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.767 ns                 ;
; 0.781 ns                                ; RAW2RGB_2X:u4|mDATAd_0[5]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_R[5]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.787 ns                                ; RAW2RGB_2X:u4|mDATAd_0[6]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_R[6]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.801 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                      ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                      ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Mirror_Col_2X:u8|Z_Cont[1]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[1]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Mirror_Col_2X:u8|Z_Cont[3]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[3]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; RAW2RGB_2X:u4|mDATAd_0[9]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[9]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                      ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                      ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; RAW2RGB_2X:u4|mDATAd_1[7]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[7]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.820 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.827 ns                                ; Mirror_Col_2X:u8|Z_Cont[0]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[0]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.832 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.835 ns                                ; RAW2RGB_2X:u4|mDATAd_1[5]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_R[5]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; Mirror_Col_2X:u8|Z_Cont[8]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[8]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                     ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                      ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                      ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                      ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; RAW2RGB_2X:u4|mDATAd_1[5]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[5]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                      ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                      ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.845 ns                                ; Mirror_Col_2X:u8|Z_Cont[2]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[2]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.848 ns                                ; Mirror_Col_2X:u8|Z_Cont[4]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[4]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; Mirror_Col_2X:u8|Z_Cont[6]                                                                                                                                    ; Mirror_Col_2X:u8|Z_Cont[6]                                                                                                                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                    ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.860 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.913 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.065 ns                   ; 0.978 ns                 ;
; 0.915 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                            ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg1                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.964 ns                 ;
; 0.919 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.073 ns                   ; 0.992 ns                 ;
; 0.920 ns                                ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                   ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg0                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.032 ns                   ; 0.952 ns                 ;
; 0.923 ns                                ; RAW2RGB_2X:u4|mDATAd_1[6]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_R[6]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.939 ns                 ;
; 0.924 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 0.941 ns                 ;
; 0.931 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~portb_address_reg6                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.065 ns                   ; 0.996 ns                 ;
; 0.932 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 0.999 ns                 ;
; 0.935 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.020 ns                   ; 0.955 ns                 ;
; 0.937 ns                                ; Mirror_Col_2X:u8|Z_Cont[2]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg2                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.979 ns                 ;
; 0.940 ns                                ; RAW2RGB_2X:u4|mDATAd_0[6]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[6]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.956 ns                 ;
; 0.944 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg3                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 1.011 ns                 ;
; 0.951 ns                                ; rCCD1_DATA[0]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.287 ns                   ; 1.238 ns                 ;
; 0.953 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg7                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 1.020 ns                 ;
; 0.959 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~porta_address_reg6                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.037 ns                   ; 0.996 ns                 ;
; 0.963 ns                                ; Mirror_Col_2X:u8|Z_Cont[0]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 1.005 ns                 ;
; 0.969 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]                            ; RAW2RGB_2X:u4|mDATAd_1[3]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.024 ns                   ; 0.993 ns                 ;
; 0.974 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg3                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.039 ns                   ; 1.013 ns                 ;
; 0.976 ns                                ; Mirror_Col_2X:u8|Z_Cont[8]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a7~porta_address_reg8                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.051 ns                   ; 1.027 ns                 ;
; 0.976 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a7~portb_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.079 ns                   ; 1.055 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.977 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.993 ns                 ;
; 0.979 ns                                ; Mirror_Col_2X:u8|Z_Cont[6]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a7~porta_address_reg6                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.051 ns                   ; 1.030 ns                 ;
; 0.981 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg7                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.039 ns                   ; 1.020 ns                 ;
; 0.983 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a8~portb_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.087 ns                   ; 1.070 ns                 ;
; 0.984 ns                                ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a7~porta_address_reg5                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.051 ns                   ; 1.035 ns                 ;
; 0.984 ns                                ; Mirror_Col_2X:u8|Z_Cont[8]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a8~porta_address_reg8                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.059 ns                   ; 1.043 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.988 ns                                ; Mirror_Col_2X:u8|Z_Cont[6]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a8~porta_address_reg6                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.059 ns                   ; 1.047 ns                 ;
; 0.988 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]                            ; RAW2RGB_2X:u4|mDATAd_1[1]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.026 ns                   ; 1.014 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.005 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 1.056 ns                 ;
; 0.991 ns                                ; Mirror_Col_2X:u8|Z_Cont[3]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a7~porta_address_reg3                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.051 ns                   ; 1.042 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.008 ns                 ;
; 0.992 ns                                ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a8~porta_address_reg5                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.059 ns                   ; 1.051 ns                 ;
; 0.994 ns                                ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a6~porta_address_reg5                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 1.060 ns                 ;
; 0.995 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a6~portb_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.094 ns                   ; 1.089 ns                 ;
; 0.996 ns                                ; Mirror_Col_2X:u8|Z_Cont[8]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a6~porta_address_reg8                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 1.062 ns                 ;
; 0.997 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.012 ns                   ; 1.009 ns                 ;
; 1.000 ns                                ; Mirror_Col_2X:u8|Z_Cont[3]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a8~porta_address_reg3                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.059 ns                   ; 1.059 ns                 ;
; 1.001 ns                                ; RAW2RGB_2X:u4|mDATAd_0[5]                                                                                                                                     ; RAW2RGB_2X:u4|mCCD_B[5]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.017 ns                 ;
; 1.002 ns                                ; Mirror_Col_2X:u8|Z_Cont[3]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a6~porta_address_reg3                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 1.068 ns                 ;
; 1.004 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a7~porta_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.051 ns                   ; 1.055 ns                 ;
; 1.007 ns                                ; Mirror_Col_2X:u8|Z_Cont[6]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a6~porta_address_reg6                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 1.073 ns                 ;
; 1.011 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a8~porta_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.059 ns                   ; 1.070 ns                 ;
; 1.013 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                         ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.015 ns                   ; 1.028 ns                 ;
; 1.014 ns                                ; Mirror_Col_2X:u8|Z_Cont[1]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~porta_address_reg1                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 1.056 ns                 ;
; 1.018 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.034 ns                 ;
; 1.023 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a6~porta_address_reg7                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 1.089 ns                 ;
; 1.070 ns                                ; Mirror_Col_2X:u8|Z_Cont[5]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~portb_address_reg5                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 1.140 ns                 ;
; 1.093 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11]                           ; RAW2RGB_2X:u4|mDATAd_0[1]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.026 ns                   ; 1.119 ns                 ;
; 1.106 ns                                ; Mirror_Col_2X:u8|Z_Cont[7]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~portb_address_reg8                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 1.176 ns                 ;
; 1.110 ns                                ; Mirror_Col_2X:u8|Z_Cont[9]                                                                                                                                    ; Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a5~portb_address_reg9                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 1.180 ns                 ;
; 1.117 ns                                ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                   ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg0                           ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.034 ns                   ; 1.151 ns                 ;
; 1.148 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]                           ; RAW2RGB_2X:u4|mDATAd_0[7]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.024 ns                   ; 1.172 ns                 ;
; 1.154 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                            ; RAW2RGB_2X:u4|mDATAd_1[7]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.024 ns                   ; 1.178 ns                 ;
; 1.157 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg8                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 1.224 ns                 ;
; 1.178 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.182 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg9                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.067 ns                   ; 1.249 ns                 ;
; 1.184 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                      ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                      ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                     ; RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg8                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.039 ns                   ; 1.224 ns                 ;
; 1.188 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                      ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_1[30]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.527 ns                                ; CCD_Capture:v3|X_Cont[10]                                                                                                                                     ; CCD_Capture:v3|X_Cont[10]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; RAW2RGB_4X:v4|mDATAd_1[8]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_R[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; RAW2RGB_4X:v4|mDATAd_0[5]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[5]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; CCD_Capture:v3|Y_Cont[1]                                                                                                                                      ; CCD_Capture:v3|Y_Cont[1]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; RAW2RGB_4X:v4|mDATAd_0[8]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.546 ns                                ; Mirror_Col_4X:u9|Z_Cont[9]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[9]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.632 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.064 ns                   ; 0.696 ns                 ;
; 0.647 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.722 ns                 ;
; 0.648 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a5~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.649 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.653 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.702 ns                 ;
; 0.653 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.702 ns                 ;
; 0.653 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.702 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.729 ns                 ;
; 0.656 ns                                ; RAW2RGB_4X:v4|mDATAd_0[9]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.658 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                            ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_datain_reg1                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.673 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.690 ns                 ;
; 0.678 ns                                ; Mirror_Col_4X:u9|Z_Cont[0]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.047 ns                   ; 0.725 ns                 ;
; 0.688 ns                                ; Mirror_Col_4X:u9|Z_Cont[1]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_address_reg1                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.047 ns                   ; 0.735 ns                 ;
; 0.688 ns                                ; CCD_Capture:v3|Y_Cont[0]                                                                                                                                      ; RAW2RGB_4X:v4|mCCD_B[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.704 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.728 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.735 ns                 ;
; 0.718 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]                            ; RAW2RGB_4X:v4|mDATAd_1[1]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 0.737 ns                 ;
; 0.722 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.739 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.740 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.743 ns                 ;
; 0.734 ns                                ; RAW2RGB_4X:v4|mDATAd_1[6]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_R[6]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.750 ns                 ;
; 0.736 ns                                ; RAW2RGB_4X:v4|mDATAd_1[6]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[6]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.752 ns                 ;
; 0.746 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]                           ; RAW2RGB_4X:v4|mCCD_B[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 0.765 ns                 ;
; 0.749 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]                           ; RAW2RGB_4X:v4|mCCD_R[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 0.768 ns                 ;
; 0.795 ns                                ; Mirror_Col_4X:u9|Z_Cont[1]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[1]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; CCD_Capture:v3|X_Cont[5]                                                                                                                                      ; CCD_Capture:v3|X_Cont[5]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; RAW2RGB_4X:v4|mDATAd_1[8]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[8]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; CCD_Capture:v3|X_Cont[0]                                                                                                                                      ; CCD_Capture:v3|X_Cont[0]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; CCD_Capture:v3|X_Cont[9]                                                                                                                                      ; CCD_Capture:v3|X_Cont[9]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; CCD_Capture:v3|X_Cont[3]                                                                                                                                      ; CCD_Capture:v3|X_Cont[3]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; CCD_Capture:v3|X_Cont[7]                                                                                                                                      ; CCD_Capture:v3|X_Cont[7]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:v3|Y_Cont[0]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:v3|Y_Cont[1]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.829 ns                 ;
; 0.815 ns                                ; Mirror_Col_4X:u9|Z_Cont[3]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[3]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; Mirror_Col_4X:u9|Z_Cont[5]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[5]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.827 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.831 ns                                ; Mirror_Col_4X:u9|Z_Cont[7]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[7]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; Mirror_Col_4X:u9|Z_Cont[8]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[8]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; RAW2RGB_4X:v4|mDATAd_0[6]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[6]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.835 ns                                ; CCD_Capture:v3|X_Cont[1]                                                                                                                                      ; CCD_Capture:v3|X_Cont[1]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; CCD_Capture:v3|X_Cont[2]                                                                                                                                      ; CCD_Capture:v3|X_Cont[2]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; CCD_Capture:v3|X_Cont[8]                                                                                                                                      ; CCD_Capture:v3|X_Cont[8]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:v3|X_Cont[6]                                                                                                                                      ; CCD_Capture:v3|X_Cont[6]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:v3|X_Cont[4]                                                                                                                                      ; CCD_Capture:v3|X_Cont[4]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.845 ns                                ; CCD_Capture:v3|Pre_FVAL                                                                                                                                       ; CCD_Capture:v3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.849 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; Mirror_Col_4X:u9|Z_Cont[2]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[2]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.853 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.856 ns                                ; Mirror_Col_4X:u9|Z_Cont[4]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[4]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 0.875 ns                 ;
; 0.859 ns                                ; CCD_Capture:v3|Y_Cont[0]                                                                                                                                      ; CCD_Capture:v3|Y_Cont[0]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.860 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.863 ns                                ; Mirror_Col_4X:u9|Z_Cont[6]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[6]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.898 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.973 ns                 ;
; 0.900 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.975 ns                 ;
; 0.917 ns                                ; RAW2RGB_4X:v4|mCCD_R[8]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_datain_reg0                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.063 ns                   ; 0.980 ns                 ;
; 0.918 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.993 ns                 ;
; 0.918 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.993 ns                 ;
; 0.919 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 0.994 ns                 ;
; 0.921 ns                                ; RAW2RGB_4X:v4|mCCD_R[7]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg2                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.054 ns                   ; 0.975 ns                 ;
; 0.924 ns                                ; RAW2RGB_4X:v4|mCCD_B[9]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg8                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.066 ns                   ; 0.990 ns                 ;
; 0.925 ns                                ; RAW2RGB_4X:v4|mCCD_G[8]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_datain_reg3                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.057 ns                   ; 0.982 ns                 ;
; 0.925 ns                                ; Mirror_Col_4X:u9|Z_Cont[6]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~portb_address_reg6                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.075 ns                   ; 1.000 ns                 ;
; 0.926 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.064 ns                   ; 0.990 ns                 ;
; 0.926 ns                                ; RAW2RGB_4X:v4|mCCD_R[9]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg3                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.066 ns                   ; 0.992 ns                 ;
; 0.928 ns                                ; RAW2RGB_4X:v4|mCCD_G[6]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_datain_reg1                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.057 ns                   ; 0.985 ns                 ;
; 0.934 ns                                ; RAW2RGB_4X:v4|mCCD_B[8]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg7                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.066 ns                   ; 1.000 ns                 ;
; 0.936 ns                                ; RAW2RGB_4X:v4|mCCD_B[7]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg6                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.054 ns                   ; 0.990 ns                 ;
; 0.937 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.064 ns                   ; 1.001 ns                 ;
; 0.937 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.004 ns                 ;
; 0.938 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg7  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.066 ns                   ; 1.004 ns                 ;
; 0.940 ns                                ; CCD_Capture:v3|Y_Cont[1]                                                                                                                                      ; RAW2RGB_4X:v4|mDVAL                                                                                                                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.956 ns                 ;
; 0.940 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg3  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.069 ns                   ; 1.009 ns                 ;
; 0.940 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.007 ns                 ;
; 0.943 ns                                ; Mirror_Col_4X:u9|Z_Cont[2]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_address_reg2                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.047 ns                   ; 0.990 ns                 ;
; 0.945 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.012 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg0 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.024 ns                 ;
; 0.948 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.015 ns                 ;
; 0.948 ns                                ; Mirror_Col_4X:u9|Z_Cont[3]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_address_reg3                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.047 ns                   ; 0.995 ns                 ;
; 0.948 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.015 ns                 ;
; 0.949 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.951 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg2  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.069 ns                   ; 1.020 ns                 ;
; 0.952 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.019 ns                 ;
; 0.953 ns                                ; Mirror_Col_4X:u9|Z_Cont[6]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_address_reg6                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.047 ns                   ; 1.000 ns                 ;
; 0.954 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg6  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.069 ns                   ; 1.023 ns                 ;
; 0.955 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.022 ns                 ;
; 0.959 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg0  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.069 ns                   ; 1.028 ns                 ;
; 0.959 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg4  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.066 ns                   ; 1.025 ns                 ;
; 0.959 ns                                ; Mirror_Col_4X:u9|Z_Cont[4]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_address_reg4                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.047 ns                   ; 1.006 ns                 ;
; 0.964 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg1 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.041 ns                 ;
; 0.965 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg5  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.066 ns                   ; 1.031 ns                 ;
; 0.965 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg9                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.004 ns                 ;
; 0.966 ns                                ; RAW2RGB_4X:v4|mDATAd_0[9]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_R[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 0.982 ns                 ;
; 0.968 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg8                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.007 ns                 ;
; 0.970 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.026 ns                   ; 0.996 ns                 ;
; 0.973 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg1                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.012 ns                 ;
; 0.973 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.040 ns                 ;
; 0.976 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg6                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.015 ns                 ;
; 0.980 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg5                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.019 ns                 ;
; 0.982 ns                                ; Mirror_Col_4X:u9|Z_Cont[1]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_address_reg1                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.044 ns                   ; 1.026 ns                 ;
; 0.983 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg4                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.022 ns                 ;
; 0.985 ns                                ; Mirror_Col_4X:u9|Z_Cont[0]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_address_reg0                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.044 ns                   ; 1.029 ns                 ;
; 0.986 ns                                ; Mirror_Col_4X:u9|Z_Cont[0]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[0]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 1.001 ns                                ; RAW2RGB_4X:v4|mDATAd_0[7]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_B[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.017 ns                 ;
; 1.004 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg0                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.043 ns                 ;
; 1.008 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.075 ns                 ;
; 1.011 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.078 ns                 ;
; 1.023 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12]                           ; RAW2RGB_4X:v4|mDATAd_0[2]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.024 ns                   ; 1.047 ns                 ;
; 1.026 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~portb_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.067 ns                   ; 1.093 ns                 ;
; 1.032 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg3                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.071 ns                 ;
; 1.033 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.049 ns                 ;
; 1.039 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg2                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.078 ns                 ;
; 1.054 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                    ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_address_reg10                         ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.039 ns                   ; 1.093 ns                 ;
; 1.092 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                            ; RAW2RGB_4X:v4|mDATAd_1[7]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 1.111 ns                 ;
; 1.094 ns                                ; RAW2RGB_4X:v4|mDATAd_1[5]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_R[5]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.110 ns                 ;
; 1.095 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                            ; RAW2RGB_4X:v4|mCCD_R[7]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 1.114 ns                 ;
; 1.095 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]                           ; RAW2RGB_4X:v4|mDATAd_0[7]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 1.114 ns                 ;
; 1.096 ns                                ; CCD_Capture:v3|Y_Cont[0]                                                                                                                                      ; RAW2RGB_4X:v4|mDVAL                                                                                                                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.112 ns                 ;
; 1.098 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[13]                           ; RAW2RGB_4X:v4|mDATAd_0[3]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.027 ns                   ; 1.125 ns                 ;
; 1.101 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11]                           ; RAW2RGB_4X:v4|mDATAd_0[1]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.019 ns                   ; 1.120 ns                 ;
; 1.107 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                          ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.123 ns                 ;
; 1.107 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.123 ns                 ;
; 1.113 ns                                ; RAW2RGB_4X:v4|mDATAd_1[9]                                                                                                                                     ; RAW2RGB_4X:v4|mCCD_R[9]                                                                                                                                                              ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.129 ns                 ;
; 1.137 ns                                ; CCD_Capture:v3|mCCD_DATA[4]                                                                                                                                   ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg0                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.059 ns                   ; 1.196 ns                 ;
; 1.139 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]                                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.017 ns                   ; 1.156 ns                 ;
; 1.159 ns                                ; RAW2RGB_4X:v4|mCCD_G[10]                                                                                                                                      ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_datain_reg5                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.057 ns                   ; 1.216 ns                 ;
; 1.162 ns                                ; RAW2RGB_4X:v4|mCCD_G[9]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_datain_reg4                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.057 ns                   ; 1.219 ns                 ;
; 1.165 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]                            ; RAW2RGB_4X:v4|mDATAd_1[3]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.027 ns                   ; 1.192 ns                 ;
; 1.169 ns                                ; RAW2RGB_4X:v4|mCCD_G[7]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~porta_datain_reg2                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.057 ns                   ; 1.226 ns                 ;
; 1.174 ns                                ; RAW2RGB_4X:v4|mCCD_R[6]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg1                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.060 ns                   ; 1.234 ns                 ;
; 1.175 ns                                ; RAW2RGB_4X:v4|mCCD_B[6]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg5                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.060 ns                   ; 1.235 ns                 ;
; 1.177 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.064 ns                   ; 1.241 ns                 ;
; 1.178 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.064 ns                   ; 1.242 ns                 ;
; 1.184 ns                                ; CCD_Capture:v3|X_Cont[5]                                                                                                                                      ; CCD_Capture:v3|X_Cont[6]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; CCD_Capture:v3|X_Cont[0]                                                                                                                                      ; CCD_Capture:v3|X_Cont[1]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; CCD_Capture:v3|X_Cont[9]                                                                                                                                      ; CCD_Capture:v3|X_Cont[10]                                                                                                                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; CCD_Capture:v3|X_Cont[7]                                                                                                                                      ; CCD_Capture:v3|X_Cont[8]                                                                                                                                                             ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.190 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg5 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.267 ns                 ;
; 1.190 ns                                ; RAW2RGB_4X:v4|mCCD_R[5]                                                                                                                                       ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a5~porta_datain_reg0                                                  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.060 ns                   ; 1.250 ns                 ;
; 1.193 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.064 ns                   ; 1.257 ns                 ;
; 1.197 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg7 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.274 ns                 ;
; 1.198 ns                                ; Mirror_Col_4X:u9|Z_Cont[3]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[4]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.199 ns                                ; Mirror_Col_4X:u9|Z_Cont[5]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[6]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.199 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.200 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                                            ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.202 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg6 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.279 ns                 ;
; 1.203 ns                                ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_datain_reg1  ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.069 ns                   ; 1.272 ns                 ;
; 1.207 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg4 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.284 ns                 ;
; 1.208 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.208 ns                                ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                     ; RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.210 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.226 ns                 ;
; 1.210 ns                                ; Mirror_Col_4X:u9|Z_Cont[6]                                                                                                                                    ; Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|ram_block1a8~portb_address_reg6                                                 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.072 ns                   ; 1.282 ns                 ;
; 1.211 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.213 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a5~portb_address_reg3 ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.077 ns                   ; 1.290 ns                 ;
; 1.214 ns                                ; Mirror_Col_4X:u9|Z_Cont[7]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[8]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Mirror_Col_4X:u9|Z_Cont[8]                                                                                                                                    ; Mirror_Col_4X:u9|Z_Cont[9]                                                                                                                                                           ; GPIO_1[30] ; GPIO_1[30] ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                      ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                                        ; Reset_Delay:u2|oRST_1                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Reset_Delay:u2|oRST_0                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD1_MCLK                                                                                                                                                    ; CCD1_MCLK                                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                    ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|mI2C_CTRL_CLK                                                                                                                              ; I2C_CCD_Config:v7|mI2C_CTRL_CLK                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|mI2C_GO                                                                                                                                    ; I2C_CCD_Config:v7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:v7|I2C_Controller:u0|END                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:v7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK2                                                                                                                     ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK2                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK1                                                                                                                     ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK1                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK3                                                                                                                     ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK3                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; I2C_CCD_Config:v7|I2C_Controller:u0|SDO~reg0                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SCLK                                                                                                                     ; I2C_CCD_Config:v7|I2C_Controller:u0|SCLK                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[3]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.521 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.524 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[13]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; I2C_CCD_Config:v7|mI2C_DATA[13]                                                                                                                              ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[13]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.528 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:v7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:v7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:v7|mSetup_ST.0010                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0000                                                                                                                             ; I2C_CCD_Config:v7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.536 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.591 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[1]                                                                                                                               ; I2C_CCD_Config:v7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.607 ns                 ;
; 0.654 ns                                ; I2C_CCD_Config:v7|mI2C_DATA[11]                                                                                                                              ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[11]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.657 ns                                ; I2C_CCD_Config:v7|mI2C_DATA[5]                                                                                                                               ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[5]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.660 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[8]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[5]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.665 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[1]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.682 ns                 ;
; 0.665 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.669 ns                                ; I2C_CCD_Config:v7|mI2C_DATA[8]                                                                                                                               ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[8]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.692 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.733 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.735 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.745 ns                 ;
; 0.708 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.726 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.749 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.750 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.730 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.752 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a2~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.039 ns                   ; 0.752 ns                 ;
; 0.714 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.730 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.734 ns                 ;
; 0.716 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:v7|mI2C_DATA[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.732 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.735 ns                 ;
; 0.718 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                  ; VGA_Controller:u1|oCoord_X[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.733 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.739 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.745 ns                 ;
; 0.730 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.746 ns                 ;
; 0.735 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:v7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.751 ns                 ;
; 0.746 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.761 ns                 ;
; 0.748 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.763 ns                 ;
; 0.768 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.770 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.782 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                       ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.785 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.785 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                       ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.787 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                       ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.788 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.795 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; Reset_Delay:u2|Cont[2]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                                      ; Reset_Delay:u2|Cont[11]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                  ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0010                                                                                                                             ; I2C_CCD_Config:v7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; Reset_Delay:u2|Cont[4]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[6]                                                                                                                                       ; Reset_Delay:u2|Cont[6]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                       ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK3                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Reset_Delay:u2|Cont[12]                                                                                                                                      ; Reset_Delay:u2|Cont[12]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[10]                                                                                                                                      ; Reset_Delay:u2|Cont[10]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[8]                                                                                                                                       ; Reset_Delay:u2|Cont[8]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                                      ; Reset_Delay:u2|Cont[13]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[2]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                                      ; Reset_Delay:u2|Cont[18]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; Reset_Delay:u2|Cont[9]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[15]                                                                                                                                      ; Reset_Delay:u2|Cont[15]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                  ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|Cont[20]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[5]                                                                                                                               ; I2C_CCD_Config:v7|mI2C_DATA[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.827 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.832 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.834 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.834 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                       ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                       ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; Reset_Delay:u2|Cont[1]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; Reset_Delay:u2|Cont[0]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                  ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; Reset_Delay:u2|Cont[19]                                                                                                                                      ; Reset_Delay:u2|Cont[19]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; Reset_Delay:u2|Cont[5]                                                                                                                                       ; Reset_Delay:u2|Cont[5]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; Reset_Delay:u2|Cont[7]                                                                                                                                       ; Reset_Delay:u2|Cont[7]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; I2C_CCD_Config:v7|mSetup_ST.0010                                                                                                                             ; I2C_CCD_Config:v7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; Reset_Delay:u2|Cont[3]                                                                                                                                       ; Reset_Delay:u2|Cont[3]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:u2|Cont[14]                                                                                                                                      ; Reset_Delay:u2|Cont[14]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[1]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[1]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; Reset_Delay:u2|Cont[17]                                                                                                                                      ; Reset_Delay:u2|Cont[17]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:u2|Cont[16]                                                                                                                                      ; Reset_Delay:u2|Cont[16]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[1]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; Reset_Delay:u2|Cont[21]                                                                                                                                      ; Reset_Delay:u2|Cont[21]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:v7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[5]                                                                                                                               ; I2C_CCD_Config:v7|LUT_INDEX[5]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.856 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:v7|LUT_INDEX[0]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.858 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.860 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.877 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.868 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:v7|LUT_INDEX[2]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.872 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.887 ns                 ;
; 0.879 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.895 ns                 ;
; 0.884 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[1]                                                                                                                               ; I2C_CCD_Config:v7|LUT_INDEX[1]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.900 ns                 ;
; 0.884 ns                                ; I2C_CCD_Config:v7|mI2C_DATA[15]                                                                                                                              ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.009 ns                   ; 0.893 ns                 ;
; 0.894 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[3]                                                                                                                               ; I2C_CCD_Config:v7|LUT_INDEX[3]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.910 ns                 ;
; 0.905 ns                                ; I2C_CCD_Config:v7|LUT_INDEX[3]                                                                                                                               ; I2C_CCD_Config:v7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.921 ns                 ;
; 0.926 ns                                ; I2C_CCD_Config:v7|mI2C_DATA[9]                                                                                                                               ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[9]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.943 ns                 ;
; 0.927 ns                                ; I2C_CCD_Config:v7|mI2C_GO                                                                                                                                    ; I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.943 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                     ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                       ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                         ; To Clock   ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+
; N/A   ; None         ; 6.694 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; CLOCK_50   ;
; N/A   ; None         ; 6.649 ns   ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]         ; CLOCK_50   ;
; N/A   ; None         ; 6.592 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; CLOCK_50   ;
; N/A   ; None         ; 6.560 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; CLOCK_50   ;
; N/A   ; None         ; 6.490 ns   ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]         ; CLOCK_50   ;
; N/A   ; None         ; 6.484 ns   ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]         ; CLOCK_50   ;
; N/A   ; None         ; 6.434 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; CLOCK_50   ;
; N/A   ; None         ; 6.413 ns   ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]         ; CLOCK_50   ;
; N/A   ; None         ; 6.403 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; CLOCK_50   ;
; N/A   ; None         ; 6.391 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; CLOCK_50   ;
; N/A   ; None         ; 6.378 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; CLOCK_50   ;
; N/A   ; None         ; 6.358 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; CLOCK_50   ;
; N/A   ; None         ; 6.227 ns   ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]        ; CLOCK_50   ;
; N/A   ; None         ; 6.184 ns   ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]         ; CLOCK_50   ;
; N/A   ; None         ; 5.960 ns   ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]         ; CLOCK_50   ;
; N/A   ; None         ; 5.070 ns   ; KEY[3]      ; CCD_Capture:v3|mSTART                      ; GPIO_1[30] ;
; N/A   ; None         ; 4.833 ns   ; KEY[2]      ; CCD_Capture:v3|mSTART                      ; GPIO_1[30] ;
; N/A   ; None         ; 4.308 ns   ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A   ; None         ; 4.071 ns   ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A   ; None         ; 2.592 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A   ; None         ; 2.592 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A   ; None         ; 2.592 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A   ; None         ; 2.578 ns   ; SW[15]      ; I2C_CCD_Config:v7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 2.537 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.537 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.537 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A   ; None         ; 2.537 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.537 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A   ; None         ; 2.482 ns   ; GPIO_1[0]   ; rCCD1_DATA[0]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.482 ns   ; GPIO_1[1]   ; rCCD1_DATA[1]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.478 ns   ; GPIO_1[5]   ; rCCD1_DATA[2]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.468 ns   ; GPIO_1[4]   ; rCCD1_DATA[5]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.466 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; 2.466 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; 2.466 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; 2.466 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; 2.466 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; 2.466 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 2.466 ns   ; GPIO_1[9]   ; rCCD1_DATA[9]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.466 ns   ; GPIO_1[8]   ; rCCD1_DATA[8]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.462 ns   ; GPIO_1[3]   ; rCCD1_DATA[3]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.452 ns   ; GPIO_1[2]   ; rCCD1_DATA[4]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.448 ns   ; GPIO_1[7]   ; rCCD1_DATA[7]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.448 ns   ; GPIO_1[6]   ; rCCD1_DATA[6]                              ; GPIO_1[10] ;
; N/A   ; None         ; 2.446 ns   ; GPIO_1[12]  ; rCCD1_LVAL                                 ; GPIO_1[10] ;
; N/A   ; None         ; 2.446 ns   ; GPIO_1[13]  ; rCCD1_FVAL                                 ; GPIO_1[10] ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; 2.361 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A   ; None         ; 2.346 ns   ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 2.263 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.263 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A   ; None         ; 2.246 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A   ; None         ; 2.246 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A   ; None         ; 2.246 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A   ; None         ; 2.221 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A   ; None         ; 2.221 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 2.221 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A   ; None         ; 2.220 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A   ; None         ; 2.124 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.124 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A   ; None         ; 2.124 ns   ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A   ; None         ; 2.116 ns   ; GPIO_1[32]  ; rCCD2_LVAL                                 ; GPIO_1[30] ;
; N/A   ; None         ; 2.106 ns   ; GPIO_1[33]  ; rCCD2_FVAL                                 ; GPIO_1[30] ;
; N/A   ; None         ; 2.098 ns   ; GPIO_1[29]  ; rCCD2_DATA[9]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.094 ns   ; GPIO_1[23]  ; rCCD2_DATA[3]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.094 ns   ; GPIO_1[22]  ; rCCD2_DATA[4]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.090 ns   ; GPIO_1[27]  ; rCCD2_DATA[7]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.084 ns   ; GPIO_1[25]  ; rCCD2_DATA[2]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.084 ns   ; GPIO_1[24]  ; rCCD2_DATA[5]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.080 ns   ; GPIO_1[26]  ; rCCD2_DATA[6]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.080 ns   ; GPIO_1[28]  ; rCCD2_DATA[8]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.059 ns   ; GPIO_1[20]  ; rCCD2_DATA[0]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.049 ns   ; GPIO_1[21]  ; rCCD2_DATA[1]                              ; GPIO_1[30] ;
; N/A   ; None         ; 2.022 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 1.989 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A   ; None         ; 1.989 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A   ; None         ; 1.989 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A   ; None         ; 1.926 ns   ; SW[15]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 1.760 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A   ; None         ; 1.760 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A   ; None         ; 1.760 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A   ; None         ; 1.760 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A   ; None         ; 1.760 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A   ; None         ; 1.760 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A   ; None         ; 1.733 ns   ; GPIO_1[35]  ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A   ; None         ; 1.563 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A   ; None         ; 1.563 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A   ; None         ; 1.563 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A   ; None         ; 1.506 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A   ; None         ; 1.248 ns   ; SW[14]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 1.194 ns   ; GPIO_1[35]  ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A   ; None         ; 1.150 ns   ; SW[13]      ; I2C_CCD_Config:v7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 1.054 ns   ; SW[13]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 0.991 ns   ; SW[14]      ; I2C_CCD_Config:v7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 0.809 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A   ; None         ; 0.431 ns   ; GPIO_1[35]  ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A   ; None         ; 0.380 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A   ; None         ; -0.531 ns  ; SW[7]       ; I2C_CCD_Config:v7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; -1.410 ns  ; SW[3]       ; I2C_CCD_Config:v7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -1.492 ns  ; SW[7]       ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; -2.034 ns  ; SW[5]       ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; -2.049 ns  ; SW[5]       ; I2C_CCD_Config:v7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; -2.091 ns  ; SW[8]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; -2.184 ns  ; SW[9]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -2.212 ns  ; SW[9]       ; I2C_CCD_Config:v7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -2.353 ns  ; SW[10]      ; I2C_CCD_Config:v7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -2.363 ns  ; SW[12]      ; I2C_CCD_Config:v7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -2.364 ns  ; SW[8]       ; I2C_CCD_Config:v7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; -2.382 ns  ; SW[11]      ; I2C_CCD_Config:v7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -2.390 ns  ; SW[12]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -2.424 ns  ; SW[11]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -2.472 ns  ; SW[6]       ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; -2.492 ns  ; SW[3]       ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -2.593 ns  ; SW[10]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -2.781 ns  ; SW[6]       ; I2C_CCD_Config:v7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; -2.815 ns  ; SW[4]       ; I2C_CCD_Config:v7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -2.837 ns  ; SW[4]       ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -2.926 ns  ; SW[2]       ; I2C_CCD_Config:v7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -2.933 ns  ; SW[2]       ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -2.971 ns  ; SW[1]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -2.975 ns  ; SW[0]       ; I2C_CCD_Config:v7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; -3.012 ns  ; SW[1]       ; I2C_CCD_Config:v7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -3.254 ns  ; SW[0]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                          ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------+------------+
; N/A                                     ; None                                                ; 16.490 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.487 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.487 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.484 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.480 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.435 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.427 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.424 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.424 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.421 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.417 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.372 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.348 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.345 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.345 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.342 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.341 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.338 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.293 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.278 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.273 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.269 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.269 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.264 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.262 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.261 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.241 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.238 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.238 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.235 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.231 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.222 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.222 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.222 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.221 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.219 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.217 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.215 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.214 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.210 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.199 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.186 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.175 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.158 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.156 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.151 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.148 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.148 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.145 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.141 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.131 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.108 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.096 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.095 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.092 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.079 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.077 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.070 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.067 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.067 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.064 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.061 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.060 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.048 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.032 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.027 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.024 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.024 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.024 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.021 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.021 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.017 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.015 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.013 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.012 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.012 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.008 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.007 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.007 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.005 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.004 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.004 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.004 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.002 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.001 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.001 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.997 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.985 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.975 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.972 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.972 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.970 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.965 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.958 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.954 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.952 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.950 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.946 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.945 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.943 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.943 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.940 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.936 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.934 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.928 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.921 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.900 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.900 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.895 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.893 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.892 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.891 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.891 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.891 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.887 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.887 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.886 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.884 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.883 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.882 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.882 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.880 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.880 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.879 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.879 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.878 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.871 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.866 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.858 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.853 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.853 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.851 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.844 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.840 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.838 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.810 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.801 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.799 ns  ; VGA_Controller:u1|H_Cont[5]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.797 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.791 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.790 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.787 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.780 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.776 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.775 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.772 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.764 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.761 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.759 ns  ; VGA_Controller:u1|V_Cont[4]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.758 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.756 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.744 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.744 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.740 ns  ; VGA_Controller:u1|oCoord_X[3] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.740 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.740 ns  ; VGA_Controller:u1|oCoord_X[3] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.739 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.738 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.736 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.735 ns  ; VGA_Controller:u1|oCoord_X[3] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.733 ns  ; VGA_Controller:u1|oCoord_X[3] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.733 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.732 ns  ; VGA_Controller:u1|oCoord_X[3] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.730 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.729 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.729 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.726 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.726 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.718 ns  ; VGA_Controller:u1|oCoord_Y[1] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.717 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.713 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.698 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.693 ns  ; VGA_Controller:u1|oCoord_X[3] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.682 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.677 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.675 ns  ; VGA_Controller:u1|H_Cont[4]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.674 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.669 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.663 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.658 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.654 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.650 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.632 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.628 ns  ; VGA_Controller:u1|V_Cont[5]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.625 ns  ; VGA_Controller:u1|V_Cont[5]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.625 ns  ; VGA_Controller:u1|V_Cont[5]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.624 ns  ; VGA_Controller:u1|H_Cont[6]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.623 ns  ; VGA_Controller:u1|oCoord_X[4] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.622 ns  ; VGA_Controller:u1|V_Cont[5]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.621 ns  ; VGA_Controller:u1|H_Cont[6]   ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.621 ns  ; VGA_Controller:u1|H_Cont[6]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.619 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.619 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.618 ns  ; VGA_Controller:u1|H_Cont[6]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.618 ns  ; VGA_Controller:u1|V_Cont[5]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.614 ns  ; VGA_Controller:u1|H_Cont[6]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.612 ns  ; VGA_Controller:u1|oCoord_X[5] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.612 ns  ; VGA_Controller:u1|oCoord_X[5] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.607 ns  ; VGA_Controller:u1|oCoord_X[5] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.606 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_R[8] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                               ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.856 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.847 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 9.797 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.631 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.605 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 6.406 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.324 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.267 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.018 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.956 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.873 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 5.848 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.823 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.674 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.662 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.636 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.626 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.415 ns        ; SW[0]  ; LEDR[0]  ;
+-------+-------------------+-----------------+--------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; th                                                                                                              ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                         ; To Clock   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+
; N/A           ; None        ; 3.484 ns  ; SW[0]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 3.242 ns  ; SW[1]       ; I2C_CCD_Config:v7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 3.205 ns  ; SW[0]       ; I2C_CCD_Config:v7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 3.201 ns  ; SW[1]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 3.163 ns  ; SW[2]       ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 3.156 ns  ; SW[2]       ; I2C_CCD_Config:v7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 3.067 ns  ; SW[4]       ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 3.045 ns  ; SW[4]       ; I2C_CCD_Config:v7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 3.011 ns  ; SW[6]       ; I2C_CCD_Config:v7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; 2.823 ns  ; SW[10]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 2.722 ns  ; SW[3]       ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 2.702 ns  ; SW[6]       ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; 2.654 ns  ; SW[11]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 2.620 ns  ; SW[12]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 2.612 ns  ; SW[11]      ; I2C_CCD_Config:v7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 2.594 ns  ; SW[8]       ; I2C_CCD_Config:v7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 2.593 ns  ; SW[12]      ; I2C_CCD_Config:v7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 2.583 ns  ; SW[10]      ; I2C_CCD_Config:v7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 2.442 ns  ; SW[9]       ; I2C_CCD_Config:v7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 2.414 ns  ; SW[9]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 2.321 ns  ; SW[8]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 2.279 ns  ; SW[5]       ; I2C_CCD_Config:v7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; 2.264 ns  ; SW[5]       ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; 1.722 ns  ; SW[7]       ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; 1.640 ns  ; SW[3]       ; I2C_CCD_Config:v7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 0.761 ns  ; SW[7]       ; I2C_CCD_Config:v7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -0.150 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A           ; None        ; -0.201 ns ; GPIO_1[35]  ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A           ; None        ; -0.579 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A           ; None        ; -0.761 ns ; SW[14]      ; I2C_CCD_Config:v7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -0.824 ns ; SW[13]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -0.920 ns ; SW[13]      ; I2C_CCD_Config:v7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -0.964 ns ; GPIO_1[35]  ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A           ; None        ; -1.018 ns ; SW[14]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -1.276 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A           ; None        ; -1.333 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A           ; None        ; -1.333 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A           ; None        ; -1.333 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A           ; None        ; -1.503 ns ; GPIO_1[35]  ; I2C_CCD_Config:v7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A           ; None        ; -1.530 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A           ; None        ; -1.530 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A           ; None        ; -1.530 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A           ; None        ; -1.530 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A           ; None        ; -1.530 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A           ; None        ; -1.530 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A           ; None        ; -1.696 ns ; SW[15]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -1.759 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A           ; None        ; -1.759 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A           ; None        ; -1.759 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A           ; None        ; -1.792 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -1.885 ns ; GPIO_1[21]  ; rCCD2_DATA[1]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.894 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A           ; None        ; -1.894 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A           ; None        ; -1.894 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A           ; None        ; -1.895 ns ; GPIO_1[20]  ; rCCD2_DATA[0]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.916 ns ; GPIO_1[26]  ; rCCD2_DATA[6]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.916 ns ; GPIO_1[28]  ; rCCD2_DATA[8]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.920 ns ; GPIO_1[25]  ; rCCD2_DATA[2]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.920 ns ; GPIO_1[24]  ; rCCD2_DATA[5]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.926 ns ; GPIO_1[27]  ; rCCD2_DATA[7]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.930 ns ; GPIO_1[23]  ; rCCD2_DATA[3]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.930 ns ; GPIO_1[22]  ; rCCD2_DATA[4]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.934 ns ; GPIO_1[29]  ; rCCD2_DATA[9]                              ; GPIO_1[30] ;
; N/A           ; None        ; -1.942 ns ; GPIO_1[33]  ; rCCD2_FVAL                                 ; GPIO_1[30] ;
; N/A           ; None        ; -1.952 ns ; GPIO_1[32]  ; rCCD2_LVAL                                 ; GPIO_1[30] ;
; N/A           ; None        ; -1.990 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A           ; None        ; -1.991 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A           ; None        ; -1.991 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -1.991 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A           ; None        ; -2.016 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A           ; None        ; -2.016 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A           ; None        ; -2.016 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A           ; None        ; -2.033 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A           ; None        ; -2.033 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A           ; None        ; -2.116 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; -2.131 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -2.192 ns ; KEY[2]      ; CCD_Capture:v3|mSTART                      ; GPIO_1[30] ;
; N/A           ; None        ; -2.236 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; -2.236 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; -2.236 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; -2.236 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; -2.236 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; -2.236 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -2.282 ns ; GPIO_1[12]  ; rCCD1_LVAL                                 ; GPIO_1[10] ;
; N/A           ; None        ; -2.282 ns ; GPIO_1[13]  ; rCCD1_FVAL                                 ; GPIO_1[10] ;
; N/A           ; None        ; -2.284 ns ; GPIO_1[7]   ; rCCD1_DATA[7]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.284 ns ; GPIO_1[6]   ; rCCD1_DATA[6]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.288 ns ; GPIO_1[2]   ; rCCD1_DATA[4]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.298 ns ; GPIO_1[3]   ; rCCD1_DATA[3]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.302 ns ; GPIO_1[9]   ; rCCD1_DATA[9]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.302 ns ; GPIO_1[8]   ; rCCD1_DATA[8]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.304 ns ; GPIO_1[4]   ; rCCD1_DATA[5]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.307 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A           ; None        ; -2.307 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A           ; None        ; -2.307 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A           ; None        ; -2.307 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A           ; None        ; -2.307 ns ; KEY[1]      ; I2C_CCD_Config:v7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A           ; None        ; -2.314 ns ; GPIO_1[5]   ; rCCD1_DATA[2]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.318 ns ; GPIO_1[0]   ; rCCD1_DATA[0]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.318 ns ; GPIO_1[1]   ; rCCD1_DATA[1]                              ; GPIO_1[10] ;
; N/A           ; None        ; -2.348 ns ; SW[15]      ; I2C_CCD_Config:v7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -2.362 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A           ; None        ; -2.362 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A           ; None        ; -2.362 ns ; KEY[1]      ; I2C_CCD_Config:v7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A           ; None        ; -3.032 ns ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A           ; None        ; -4.078 ns ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A           ; None        ; -4.840 ns ; KEY[3]      ; CCD_Capture:v3|mSTART                      ; GPIO_1[30] ;
; N/A           ; None        ; -5.730 ns ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]         ; CLOCK_50   ;
; N/A           ; None        ; -5.954 ns ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]         ; CLOCK_50   ;
; N/A           ; None        ; -5.997 ns ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]        ; CLOCK_50   ;
; N/A           ; None        ; -6.128 ns ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; CLOCK_50   ;
; N/A           ; None        ; -6.148 ns ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; CLOCK_50   ;
; N/A           ; None        ; -6.161 ns ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; CLOCK_50   ;
; N/A           ; None        ; -6.173 ns ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; CLOCK_50   ;
; N/A           ; None        ; -6.183 ns ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]         ; CLOCK_50   ;
; N/A           ; None        ; -6.204 ns ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; CLOCK_50   ;
; N/A           ; None        ; -6.254 ns ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]         ; CLOCK_50   ;
; N/A           ; None        ; -6.260 ns ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]         ; CLOCK_50   ;
; N/A           ; None        ; -6.330 ns ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; CLOCK_50   ;
; N/A           ; None        ; -6.362 ns ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; CLOCK_50   ;
; N/A           ; None        ; -6.419 ns ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]         ; CLOCK_50   ;
; N/A           ; None        ; -6.464 ns ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; CLOCK_50   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 04 19:16:12 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_CCD_PIP -c DE2_CCD_PIP --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:v7|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "CCD1_MCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.708 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]" and destination register "Sdram_Control_4Port:u6|mADDR[20]"
    Info: Fmax is 120.6 MHz (period= 8.292 ns)
    Info: + Largest register to register requirement is 9.782 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.632 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.368 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.004 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X35_Y19_N29; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[20]'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 8.074 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]'
        Info: 2: + IC(0.728 ns) + CELL(0.393 ns) = 1.121 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~267'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.192 ns; Loc. = LCCOMB_X48_Y19_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~269'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.263 ns; Loc. = LCCOMB_X48_Y19_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~271'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.422 ns; Loc. = LCCOMB_X48_Y19_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~273'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.493 ns; Loc. = LCCOMB_X48_Y19_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~275'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.564 ns; Loc. = LCCOMB_X48_Y19_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~277'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.635 ns; Loc. = LCCOMB_X48_Y19_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~279'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.706 ns; Loc. = LCCOMB_X48_Y19_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~281'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 2.116 ns; Loc. = LCCOMB_X48_Y19_N24; Fanout = 8; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~282'
        Info: 11: + IC(1.995 ns) + CELL(0.408 ns) = 4.519 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~348'
        Info: 12: + IC(1.136 ns) + CELL(0.275 ns) = 5.930 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u6|RD_MASK[1]~242'
        Info: 13: + IC(1.484 ns) + CELL(0.660 ns) = 8.074 ns; Loc. = LCFF_X35_Y19_N29; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[20]'
        Info: Total cell delay = 2.731 ns ( 33.82 % )
        Info: Total interconnect delay = 5.343 ns ( 66.18 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 34.653 ns for clock "GPIO_1[10]" between source memory "RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]" and destination register "RAW2RGB_2X:u4|mCCD_G[10]"
    Info: Fmax is 187.02 MHz (period= 5.347 ns)
    Info: + Largest memory to register requirement is 39.810 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.017 ns
            Info: + Shortest clock path from clock "GPIO_1[10]" to destination register is 3.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD1_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G5; Fanout = 630; COMB Node = 'CCD1_PIXCLK~clkctrl'
                Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 3.476 ns; Loc. = LCFF_X27_Y13_N29; Fanout = 1; REG Node = 'RAW2RGB_2X:u4|mCCD_G[10]'
                Info: Total cell delay = 1.369 ns ( 39.38 % )
                Info: Total interconnect delay = 2.107 ns ( 60.62 % )
            Info: - Longest clock path from clock "GPIO_1[10]" to source memory is 3.493 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD1_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G5; Fanout = 630; COMB Node = 'CCD1_PIXCLK~clkctrl'
                Info: 4: + IC(0.952 ns) + CELL(0.636 ns) = 3.493 ns; Loc. = M4K_X52_Y13; Fanout = 4; MEM Node = 'RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]'
                Info: Total cell delay = 1.468 ns ( 42.03 % )
                Info: Total interconnect delay = 2.025 ns ( 57.97 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 5.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y13; Fanout = 4; MEM Node = 'RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15]'
        Info: 2: + IC(2.762 ns) + CELL(0.419 ns) = 3.269 ns; Loc. = LCCOMB_X28_Y12_N24; Fanout = 1; COMB Node = 'RAW2RGB_2X:u4|add~1593'
        Info: 3: + IC(0.717 ns) + CELL(0.393 ns) = 4.379 ns; Loc. = LCCOMB_X27_Y13_N18; Fanout = 2; COMB Node = 'RAW2RGB_2X:u4|mCCD_G[6]~763'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.450 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 2; COMB Node = 'RAW2RGB_2X:u4|mCCD_G[6]~765'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.521 ns; Loc. = LCCOMB_X27_Y13_N22; Fanout = 2; COMB Node = 'RAW2RGB_2X:u4|mCCD_G[7]~767'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.592 ns; Loc. = LCCOMB_X27_Y13_N24; Fanout = 2; COMB Node = 'RAW2RGB_2X:u4|mCCD_G[8]~769'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.663 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'RAW2RGB_2X:u4|mCCD_G[9]~771'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.073 ns; Loc. = LCCOMB_X27_Y13_N28; Fanout = 1; COMB Node = 'RAW2RGB_2X:u4|mCCD_G[10]~772'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.157 ns; Loc. = LCFF_X27_Y13_N29; Fanout = 1; REG Node = 'RAW2RGB_2X:u4|mCCD_G[10]'
        Info: Total cell delay = 1.678 ns ( 32.54 % )
        Info: Total interconnect delay = 3.479 ns ( 67.46 % )
Info: Slack time is 35.124 ns for clock "GPIO_1[30]" between source memory "RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]" and destination register "RAW2RGB_4X:v4|mCCD_G[10]"
    Info: Fmax is 205.09 MHz (period= 4.876 ns)
    Info: + Largest memory to register requirement is 39.789 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "GPIO_1[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.038 ns
            Info: + Shortest clock path from clock "GPIO_1[30]" to destination register is 3.799 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V26; Fanout = 1; CLK Node = 'GPIO_1[30]'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y11_N1; Fanout = 1; COMB Node = 'CCD2_PIXCLK'
                Info: 3: + IC(1.422 ns) + CELL(0.000 ns) = 2.274 ns; Loc. = CLKCTRL_G7; Fanout = 547; COMB Node = 'CCD2_PIXCLK~clkctrl'
                Info: 4: + IC(0.988 ns) + CELL(0.537 ns) = 3.799 ns; Loc. = LCFF_X51_Y24_N31; Fanout = 1; REG Node = 'RAW2RGB_4X:v4|mCCD_G[10]'
                Info: Total cell delay = 1.389 ns ( 36.56 % )
                Info: Total interconnect delay = 2.410 ns ( 63.44 % )
            Info: - Longest clock path from clock "GPIO_1[30]" to source memory is 3.837 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V26; Fanout = 1; CLK Node = 'GPIO_1[30]'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y11_N1; Fanout = 1; COMB Node = 'CCD2_PIXCLK'
                Info: 3: + IC(1.422 ns) + CELL(0.000 ns) = 2.274 ns; Loc. = CLKCTRL_G7; Fanout = 547; COMB Node = 'CCD2_PIXCLK~clkctrl'
                Info: 4: + IC(0.927 ns) + CELL(0.636 ns) = 3.837 ns; Loc. = M4K_X26_Y26; Fanout = 5; MEM Node = 'RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]'
                Info: Total cell delay = 1.488 ns ( 38.78 % )
                Info: Total interconnect delay = 2.349 ns ( 61.22 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 4.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y26; Fanout = 5; MEM Node = 'RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]'
        Info: 2: + IC(2.354 ns) + CELL(0.271 ns) = 2.713 ns; Loc. = LCCOMB_X51_Y25_N26; Fanout = 2; COMB Node = 'RAW2RGB_4X:v4|add~1607'
        Info: 3: + IC(0.973 ns) + CELL(0.414 ns) = 4.100 ns; Loc. = LCCOMB_X51_Y24_N26; Fanout = 2; COMB Node = 'RAW2RGB_4X:v4|mCCD_G[8]~769'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.171 ns; Loc. = LCCOMB_X51_Y24_N28; Fanout = 1; COMB Node = 'RAW2RGB_4X:v4|mCCD_G[9]~771'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 4.581 ns; Loc. = LCCOMB_X51_Y24_N30; Fanout = 1; COMB Node = 'RAW2RGB_4X:v4|mCCD_G[10]~772'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.665 ns; Loc. = LCFF_X51_Y24_N31; Fanout = 1; REG Node = 'RAW2RGB_4X:v4|mCCD_G[10]'
        Info: Total cell delay = 1.338 ns ( 28.68 % )
        Info: Total interconnect delay = 3.327 ns ( 71.32 % )
Info: No valid register-to-register data paths exist for clock "GPIO_1[11]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[31]"
Info: Slack time is 13.443 ns for clock "CLOCK_50" between source register "VGA_Controller:u1|oCoord_X[4]" and destination register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]"
    Info: Fmax is 152.51 MHz (period= 6.557 ns)
    Info: + Largest register to register requirement is 19.777 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.009 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.309 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X35_Y17_N27; Fanout = 5; REG Node = 'CCD1_MCLK'
                Info: 4: + IC(1.843 ns) + CELL(0.000 ns) = 4.752 ns; Loc. = CLKCTRL_G9; Fanout = 165; COMB Node = 'CCD1_MCLK~clkctrl'
                Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 6.309 ns; Loc. = LCFF_X18_Y19_N25; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]'
                Info: Total cell delay = 2.313 ns ( 36.66 % )
                Info: Total interconnect delay = 3.996 ns ( 63.34 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 6.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X35_Y17_N27; Fanout = 5; REG Node = 'CCD1_MCLK'
                Info: 4: + IC(1.843 ns) + CELL(0.000 ns) = 4.752 ns; Loc. = CLKCTRL_G9; Fanout = 165; COMB Node = 'CCD1_MCLK~clkctrl'
                Info: 5: + IC(1.029 ns) + CELL(0.537 ns) = 6.318 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 2; REG Node = 'VGA_Controller:u1|oCoord_X[4]'
                Info: Total cell delay = 2.313 ns ( 36.61 % )
                Info: Total interconnect delay = 4.005 ns ( 63.39 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N17; Fanout = 2; REG Node = 'VGA_Controller:u1|oCoord_X[4]'
        Info: 2: + IC(1.034 ns) + CELL(0.413 ns) = 1.447 ns; Loc. = LCCOMB_X22_Y19_N4; Fanout = 1; COMB Node = 'LessThan~974'
        Info: 3: + IC(0.245 ns) + CELL(0.420 ns) = 2.112 ns; Loc. = LCCOMB_X22_Y19_N26; Fanout = 2; COMB Node = 'LessThan~975'
        Info: 4: + IC(0.453 ns) + CELL(0.438 ns) = 3.003 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 1; COMB Node = 'LessThan~976'
        Info: 5: + IC(0.268 ns) + CELL(0.437 ns) = 3.708 ns; Loc. = LCCOMB_X22_Y19_N2; Fanout = 25; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq'
        Info: 6: + IC(0.259 ns) + CELL(0.149 ns) = 4.116 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 22; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena'
        Info: 7: + IC(0.675 ns) + CELL(0.393 ns) = 5.184 ns; Loc. = LCCOMB_X18_Y19_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.255 ns; Loc. = LCCOMB_X18_Y19_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.326 ns; Loc. = LCCOMB_X18_Y19_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.397 ns; Loc. = LCCOMB_X18_Y19_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 5.556 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y19_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.698 ns; Loc. = LCCOMB_X18_Y19_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.769 ns; Loc. = LCCOMB_X18_Y19_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.840 ns; Loc. = LCCOMB_X18_Y19_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 6.250 ns; Loc. = LCCOMB_X18_Y19_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 6.334 ns; Loc. = LCFF_X18_Y19_N25; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]'
        Info: Total cell delay = 3.400 ns ( 53.68 % )
        Info: Total interconnect delay = 2.934 ns ( 46.32 % )
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|ST[0]" and destination register "Sdram_Control_4Port:u6|ST[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 32; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|ST[0]~2693'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 32; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.368 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.368 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 32; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 32; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "GPIO_1[10]" between source register "CCD_Capture:u3|mCCD_FVAL" and destination register "CCD_Capture:u3|mCCD_FVAL"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y14_N11; Fanout = 14; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y14_N10; Fanout = 1; COMB Node = 'CCD_Capture:u3|mCCD_FVAL~40'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y14_N11; Fanout = 14; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "GPIO_1[10]" to destination register is 3.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD1_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G5; Fanout = 630; COMB Node = 'CCD1_PIXCLK~clkctrl'
                Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 3.455 ns; Loc. = LCFF_X35_Y14_N11; Fanout = 14; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
                Info: Total cell delay = 1.369 ns ( 39.62 % )
                Info: Total interconnect delay = 2.086 ns ( 60.38 % )
            Info: - Shortest clock path from clock "GPIO_1[10]" to source register is 3.455 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD1_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G5; Fanout = 630; COMB Node = 'CCD1_PIXCLK~clkctrl'
                Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 3.455 ns; Loc. = LCFF_X35_Y14_N11; Fanout = 14; REG Node = 'CCD_Capture:u3|mCCD_FVAL'
                Info: Total cell delay = 1.369 ns ( 39.62 % )
                Info: Total interconnect delay = 2.086 ns ( 60.38 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "GPIO_1[30]" between source register "CCD_Capture:v3|mCCD_FVAL" and destination register "CCD_Capture:v3|mCCD_FVAL"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y23_N13; Fanout = 6; REG Node = 'CCD_Capture:v3|mCCD_FVAL'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y23_N12; Fanout = 1; COMB Node = 'CCD_Capture:v3|mCCD_FVAL~56'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y23_N13; Fanout = 6; REG Node = 'CCD_Capture:v3|mCCD_FVAL'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_1[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "GPIO_1[30]" to destination register is 3.805 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V26; Fanout = 1; CLK Node = 'GPIO_1[30]'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y11_N1; Fanout = 1; COMB Node = 'CCD2_PIXCLK'
                Info: 3: + IC(1.422 ns) + CELL(0.000 ns) = 2.274 ns; Loc. = CLKCTRL_G7; Fanout = 547; COMB Node = 'CCD2_PIXCLK~clkctrl'
                Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 3.805 ns; Loc. = LCFF_X51_Y23_N13; Fanout = 6; REG Node = 'CCD_Capture:v3|mCCD_FVAL'
                Info: Total cell delay = 1.389 ns ( 36.50 % )
                Info: Total interconnect delay = 2.416 ns ( 63.50 % )
            Info: - Shortest clock path from clock "GPIO_1[30]" to source register is 3.805 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V26; Fanout = 1; CLK Node = 'GPIO_1[30]'
                Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y11_N1; Fanout = 1; COMB Node = 'CCD2_PIXCLK'
                Info: 3: + IC(1.422 ns) + CELL(0.000 ns) = 2.274 ns; Loc. = CLKCTRL_G7; Fanout = 547; COMB Node = 'CCD2_PIXCLK~clkctrl'
                Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 3.805 ns; Loc. = LCFF_X51_Y23_N13; Fanout = 6; REG Node = 'CCD_Capture:v3|mCCD_FVAL'
                Info: Total cell delay = 1.389 ns ( 36.50 % )
                Info: Total interconnect delay = 2.416 ns ( 63.50 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "Reset_Delay:u2|oRST_1" and destination register "Reset_Delay:u2|oRST_1"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y21_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y21_N4; Fanout = 1; COMB Node = 'Reset_Delay:u2|oRST_1~54'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y21_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.683 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X30_Y21_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
                Info: Total cell delay = 1.526 ns ( 56.88 % )
                Info: Total interconnect delay = 1.157 ns ( 43.12 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.683 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X30_Y21_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
                Info: Total cell delay = 1.526 ns ( 56.88 % )
                Info: Total interconnect delay = 1.157 ns ( 43.12 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Sdram_Control_4Port:u6|mDATAOUT[12]" (data pin = "DRAM_DQ[12]", clock pin = "CLOCK_50") is 6.694 ns
    Info: + Longest pin to register delay is 7.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA3; Fanout = 1; PIN Node = 'DRAM_DQ[12]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y5_N1; Fanout = 1; COMB Node = 'DRAM_DQ[12]~3'
        Info: 3: + IC(5.807 ns) + CELL(0.366 ns) = 7.025 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[12]'
        Info: Total cell delay = 1.218 ns ( 17.34 % )
        Info: Total interconnect delay = 5.807 ns ( 82.66 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.368 ns
    Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X12_Y17_N23; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[12]'
        Info: Total cell delay = 0.537 ns ( 20.17 % )
        Info: Total interconnect delay = 2.126 ns ( 79.83 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_B[7]" through register "VGA_Controller:u1|V_Cont[2]" is 16.490 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.315 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.787 ns) = 2.909 ns; Loc. = LCFF_X35_Y17_N27; Fanout = 5; REG Node = 'CCD1_MCLK'
        Info: 4: + IC(1.843 ns) + CELL(0.000 ns) = 4.752 ns; Loc. = CLKCTRL_G9; Fanout = 165; COMB Node = 'CCD1_MCLK~clkctrl'
        Info: 5: + IC(1.026 ns) + CELL(0.537 ns) = 6.315 ns; Loc. = LCFF_X23_Y20_N5; Fanout = 7; REG Node = 'VGA_Controller:u1|V_Cont[2]'
        Info: Total cell delay = 2.313 ns ( 36.63 % )
        Info: Total interconnect delay = 4.002 ns ( 63.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y20_N5; Fanout = 7; REG Node = 'VGA_Controller:u1|V_Cont[2]'
        Info: 2: + IC(1.052 ns) + CELL(0.398 ns) = 1.450 ns; Loc. = LCCOMB_X23_Y19_N6; Fanout = 1; COMB Node = 'VGA_Controller:u1|LessThan~1090'
        Info: 3: + IC(0.719 ns) + CELL(0.437 ns) = 2.606 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan~1091'
        Info: 4: + IC(0.977 ns) + CELL(0.275 ns) = 3.858 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 15; COMB Node = 'VGA_Controller:u1|oVGA_R~877'
        Info: 5: + IC(0.824 ns) + CELL(0.415 ns) = 5.097 ns; Loc. = LCCOMB_X24_Y20_N28; Fanout = 1; COMB Node = 'VGA_Controller:u1|oVGA_B[7]~722'
        Info: 6: + IC(2.040 ns) + CELL(2.788 ns) = 9.925 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'VGA_B[7]'
        Info: Total cell delay = 4.313 ns ( 43.46 % )
        Info: Total interconnect delay = 5.612 ns ( 56.54 % )
Info: Longest tpd from source pin "SW[14]" to destination pin "LEDR[14]" is 9.856 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U3; Fanout = 3; PIN Node = 'SW[14]'
    Info: 2: + IC(6.226 ns) + CELL(2.798 ns) = 9.856 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'LEDR[14]'
    Info: Total cell delay = 3.630 ns ( 36.83 % )
    Info: Total interconnect delay = 6.226 ns ( 63.17 % )
Info: th for register "I2C_CCD_Config:u7|mI2C_DATA[0]" (data pin = "SW[0]", clock pin = "CLOCK_50") is 3.484 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 5.820 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X38_Y19_N25; Fanout = 4; REG Node = 'I2C_CCD_Config:v7|mI2C_CTRL_CLK'
        Info: 4: + IC(1.347 ns) + CELL(0.000 ns) = 4.264 ns; Loc. = CLKCTRL_G6; Fanout = 100; COMB Node = 'I2C_CCD_Config:v7|mI2C_CTRL_CLK~clkctrl'
        Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 5.820 ns; Loc. = LCFF_X47_Y13_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u7|mI2C_DATA[0]'
        Info: Total cell delay = 2.313 ns ( 39.74 % )
        Info: Total interconnect delay = 3.507 ns ( 60.26 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'SW[0]'
        Info: 2: + IC(1.379 ns) + CELL(0.150 ns) = 2.518 ns; Loc. = LCCOMB_X47_Y13_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u7|mI2C_DATA[0]~908'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.602 ns; Loc. = LCFF_X47_Y13_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u7|mI2C_DATA[0]'
        Info: Total cell delay = 1.223 ns ( 47.00 % )
        Info: Total interconnect delay = 1.379 ns ( 53.00 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Apr 04 19:16:18 2006
    Info: Elapsed time: 00:00:06


