Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 22 20:50:06 2024
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wallace_mul_control_sets_placed.rpt
| Design       : wallace_mul
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             336 |          103 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       | Enable Signal |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+---------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  u_par_product_calc/u_par_product_gen0/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen1/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen2/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen7/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen7/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen5/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen6/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen3/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen4/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[16]_i_3_n_0 |                1 |              1 |         1.00 |
|  u_par_product_calc/u_par_product_gen0/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[15]_i_2_n_0 |                5 |             16 |         3.20 |
|  u_par_product_calc/u_par_product_gen1/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0 |                6 |             16 |         2.67 |
|  u_par_product_calc/u_par_product_gen2/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[15]_i_2_n_0 |                5 |             16 |         3.20 |
|  u_par_product_calc/u_par_product_gen7/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen7/par_product_tmp_reg[15]_i_2_n_0 |                5 |             16 |         3.20 |
|  u_par_product_calc/u_par_product_gen5/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[15]_i_2_n_0 |                6 |             16 |         2.67 |
|  u_par_product_calc/u_par_product_gen6/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen6/par_product_tmp_reg[15]_i_2_n_0 |                5 |             16 |         3.20 |
|  u_par_product_calc/u_par_product_gen3/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen3/par_product_tmp_reg[15]_i_2_n_0 |                6 |             16 |         2.67 |
|  u_par_product_calc/u_par_product_gen4/par_product_tmp__0 |               | u_par_product_calc/u_par_product_gen4/par_product_tmp_reg[15]_i_2_n_0 |                5 |             16 |         3.20 |
|                                                           |               | u_par_product_calc/u_par_product_gen0/AR[0]                           |               52 |            200 |         3.85 |
+-----------------------------------------------------------+---------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


