Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 22 18:35:10 2021
| Host         : DumbMachine running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           11 |
| Yes          | No                    | No                     |              39 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | T1/bitcounter[3]_i_2_n_0    | T1/bitcounter[3]_i_1_n_0 |                1 |              4 |
|  L1/clk_out    | L1/intNum[8]_i_1_n_0        |                          |                2 |              8 |
|  clk_IBUF_BUFG | T1/rightshiftreg[9]_i_1_n_0 |                          |                2 |             10 |
|  clk_IBUF_BUFG |                             |                          |                4 |             12 |
|  clk_IBUF_BUFG |                             | T1/counter[0]_i_1_n_0    |                4 |             14 |
|  clk_IBUF_BUFG | D2/count[0]_i_1_n_0         |                          |                6 |             21 |
|  clk_IBUF_BUFG |                             | L1/clk_out_0             |                7 |             25 |
+----------------+-----------------------------+--------------------------+------------------+----------------+


