#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  9 15:00:55 2019
# Process ID: 26204
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent736 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\project_1\project_1.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
create_bd_design "vanilla"
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/nekha/onedrive/github/td4 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files
ipx::unload_core c:/users/nekha/onedrive/github/td4/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
open_run impl_1
ipx::package_project -root_dir c:/users/nekha/onedrive/github/td4 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/nekha/onedrive/github/td4 [current_project]
update_ip_catalog
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd}
ipx::unload_core c:/users/nekha/onedrive/github/td4/component.xml
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TD4_vanilla:1.0 TD4_vanilla_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins TD4_vanilla_0/clk]
set_property location {1.5 333 -42} [get_bd_cells TD4_vanilla_0]
set_property location {0.5 -197 -74} [get_bd_cells clk_wiz]
set_property location {1.5 119 -61} [get_bd_cells TD4_vanilla_0]
set_property location {2 122 -105} [get_bd_cells TD4_vanilla_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
endgroup
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins TD4_vanilla_0/n_reset]
create_bd_port -dir IO -type data IO
connect_bd_net [get_bd_pins TD4_vanilla_0/In] [get_bd_pins TD4_vanilla_0/Out]
delete_bd_objs [get_bd_nets TD4_vanilla_0_Out]
ipx::create_abstraction_definition xilinx.com user ROM_Input_rtl 1.0
ipx::create_bus_definition xilinx.com user ROM_Input 1.0
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/ROM_Input_rtl.xml [ipx::current_busabs]
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/ROM_Input.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:ROM_Input:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
ipx::add_bus_abstraction_port INSTR [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports INSTR -of_objects [ipx::current_busabs]]
ipx::add_bus_abstraction_port IMM [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports IMM -of_objects [ipx::current_busabs]]
ipx::save_bus_definition [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:ROM_Input:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
create_bd_intf_port -mode Master -vlnv xilinx.com:user:ROM_Input_rtl:1.0 ROM_In
set_property location {-287 -241} [get_bd_intf_ports ROM_In]
delete_bd_objs [get_bd_intf_ports ROM_In]
create_bd_intf_port -mode Slave -vlnv xilinx.com:user:ROM_Input_rtl:1.0 ROM_In
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells TD4_vanilla_0]
ipx::package_project -root_dir c:/users/nekha/onedrive/github/td4 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -force
ipx::add_bus_interface ROM_IN [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:user:ROM_Input_rtl:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:user:ROM_Input:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_port_map IMM [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Im [ipx::get_port_maps IMM -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::add_port_map INSTR [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Instr [ipx::get_port_maps INSTR -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::create_abstraction_definition xilinx.com user IO_rtl 1.0
ipx::create_bus_definition xilinx.com user IO 1.0
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/IO_rtl.xml [ipx::current_busabs]
set_property xml_file_name C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/../ip_repo/IO.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:IO:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
ipx::add_bus_abstraction_port In [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports In -of_objects [ipx::current_busabs]]
ipx::add_bus_abstraction_port Out [ipx::current_busabs]
set_property default_value 0 [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_presence required [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_direction in [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_width 4 [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property slave_presence required [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
set_property master_direction out [ipx::get_bus_abstraction_ports Out -of_objects [ipx::current_busabs]]
ipx::save_bus_definition [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:IO:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
ipx::add_bus_interface IO [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:user:IO_rtl:1.0 [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:user:IO:1.0 [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
ipx::add_port_map In [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property physical_name In [ipx::get_port_maps In -of_objects [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]]
ipx::add_port_map Out [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]
set_property physical_name Out [ipx::get_port_maps Out -of_objects [ipx::get_bus_interfaces IO -of_objects [ipx::current_core]]]
ipx::remove_bus_interface user_ROM_Input_0 [ipx::current_core]
ipx::remove_bus_interface user_ROM_Input_1 [ipx::current_core]
ipx::remove_bus_interface user_ROM_Input_2 [ipx::current_core]
ipx::remove_bus_interface user_ROM_Input_3 [ipx::current_core]
ipx::add_bus_abstraction_port Adr [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]
set_property default_value 0 [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_presence required [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_direction in [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_width 4 [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property slave_presence required [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property slave_width 4 [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property is_address true [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
set_property master_direction out [ipx::get_bus_abstraction_ports Adr -of_objects [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Input_rtl:1.0] 0]]
ipx::save_bus_definition [lindex [ipx::get_ipfiles -type busdef xilinx.com:user:ROM_Interface:1.0] 0]
set_property bus_type_vlnv xilinx.com:user:ROM_Interface:1.0 [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Interface_rtl:1.0] 0]
ipx::save_abstraction_definition [lindex [ipx::get_ipfiles -type busabs xilinx.com:user:ROM_Interface_rtl:1.0] 0]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
ipx::remove_port_map IMM [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::remove_port_map INSTR [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
ipx::add_port_map INSTR [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Instr [ipx::get_port_maps INSTR -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::add_port_map IMM [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]
set_property physical_name Im [ipx::get_port_maps IMM -of_objects [ipx::get_bus_interfaces ROM_IN -of_objects [ipx::current_core]]]
ipx::remove_bus_interface ROM_IN [ipx::current_core]
ipx::add_bus_interface ROM [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:user:ROM_Interface_rtl:1.0 [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:user:ROM_Interface:1.0 [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
ipx::add_port_map IMM [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property physical_name Im [ipx::get_port_maps IMM -of_objects [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]]
ipx::add_port_map INSTR [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property physical_name Instr [ipx::get_port_maps INSTR -of_objects [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]]
ipx::add_port_map Adr [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]
set_property physical_name Adr [ipx::get_port_maps Adr -of_objects [ipx::get_bus_interfaces ROM -of_objects [ipx::current_core]]]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TD4_vanilla:1.0 TD4_vanilla_0
endgroup
set_property location {2.5 249 -168} [get_bd_cells TD4_vanilla_0]
delete_bd_objs [get_bd_cells TD4_vanilla_0]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TD4_vanilla:1.0 TD4_vanilla_0
endgroup
set_property location {2.5 144 -242} [get_bd_cells TD4_vanilla_0]
delete_bd_objs [get_bd_ports IO]
connect_bd_net [get_bd_pins TD4_vanilla_0/clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins TD4_vanilla_0/n_reset]
set_property location {2 209 -68} [get_bd_cells TD4_vanilla_0]
set_property location {-305 -244} [get_bd_intf_ports ROM_In]
delete_bd_objs [get_bd_intf_ports ROM_In]
create_bd_intf_port -mode Slave -vlnv xilinx.com:user:ROM_Interface_rtl:1.0 ROM
delete_bd_objs [get_bd_intf_ports ROM]
create_bd_intf_port -mode Master -vlnv xilinx.com:user:IO_rtl:1.0 IO
connect_bd_intf_net [get_bd_intf_ports IO] [get_bd_intf_pins TD4_vanilla_0/IO]
set_property location {258 -84} [get_bd_intf_ports IO]
create_bd_intf_port -mode Master -vlnv xilinx.com:user:ROM_Interface_rtl:1.0 ROM
connect_bd_intf_net [get_bd_intf_ports ROM] [get_bd_intf_pins TD4_vanilla_0/ROM]
set_property location {253 -64} [get_bd_intf_ports ROM]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/nekha/onedrive/github/td4
ipx::unload_core c:/users/nekha/onedrive/github/td4/component.xml
upgrade_ip -vlnv xilinx.com:user:TD4_vanilla:1.0 [get_ips  vanilla_TD4_vanilla_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips vanilla_TD4_vanilla_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/project_1/project_1.srcs/sources_1/bd/vanilla/vanilla.bd]
