{
    "DESIGN_NAME": "rv_regs",
    "DESIGN_IS_CORE": 0,
    "FP_PDN_CORE_RING": 1,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../core_tiny/rtl/core/rv_regs.sv",
        "dir::../../core_tiny/rtl/lib_asic/reg_e.sv",
        "dir::../../core_tiny/rtl/lib_asic/reg_s.sv"
    ],
    "SYNTH_ELABORATE_ONLY": false,
    "PL_ROUTABILITY_DRIVEN": 1,
    "SYNTH_DEFINES": "ASIC_",
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "clk",
    "SYNTH_READ_BLACKBOX_LIB": 1,

    "MACRO_PLACEMENT_CFG": "dir::./placement.cfg",
    "EXTRA_LEFS": [],
    "RUN_TAP_DECAP_INSERTION": false,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
    "PL_RESIZER_BUFFER_INPUT_PORTS": false,
    "PL_RESIZER_BUFFER_OUTPUT_PORTS": false,
    "PL_TARGET_DENSITY": 0.6,
    "DIODE_INSERTION_STRATEGY": 0,

    "CLOCK_PERIOD": 25,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 250",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}