# Builder commands for python source
# Automatically generated - execute to recreate AST

# === ASM Block 0 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 1 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 2 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 3 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 4 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'u16'], [reg("%0"), mem(reg("%1"))])

ast = b.build()

# === ASM Block 5 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cs', 'u16'], [reg("%0"), mem(reg("%1"))])

ast = b.build()

# === ASM Block 6 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cs', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 7 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cs', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 8 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cs', 'u8'], [reg("%0"), mem(reg("%1"))])

ast = b.build()

# === ASM Block 9 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cs', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()

# === ASM Block 10 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cs', 'u8'], [reg("%0"), mem(reg("%1"))])

ast = b.build()

# === ASM Block 11 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'u16'], [reg("%0"), mem(reg("%1"))])

ast = b.build()

# === ASM Block 12 ===
from builder import ASTBuilder, reg, imm, vec, mem, sym
from ptx_ast import Instruction, Directive

b = ASTBuilder()
b.instr("ld", ['global', 'cg', 'v4', 'u32'], [vec(reg("%0"), reg("%1"), reg("%2"), reg("%3")), mem(reg("%4"))])

ast = b.build()
