set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {ULA_1bit.vho ULA_1bit_vhd.sdo}}
	{{"Fast Model"} {ULA_1bit_fast.vho ULA_1bit_vhd_fast.sdo}}
}
