#![no_std]
#![no_main]

use core::mem::*;
use core::{fmt::Write, mem::MaybeUninit};
use cortex_m::asm::nop;
use defmt::*;
use embassy_executor::Spawner;
use nxp_pac::{FLEXCOMM2, *};
use {defmt_rtt as _, panic_halt as _};

#[repr(C, align(16))]
#[derive(Clone, Copy, defmt::Format)]
struct DmaDescriptor {
    reserved: u32,
    source_end_addr: u32,
    dest_end_addr: u32,
    next_desc: u32,
}

impl Default for DmaDescriptor {
    fn default() -> Self {
        DmaDescriptor {
            reserved: 0,
            source_end_addr: 0,
            dest_end_addr: 0,
            next_desc: 0,
        }
    }
}

#[repr(C, align(512))]
#[derive(defmt::Format)]
struct DmaDescriptorTable {
    descriptors: [DmaDescriptor; 32],
}

static mut DMA_DESCRIPTORS: MaybeUninit<DmaDescriptorTable> = MaybeUninit::uninit();

// #[cortex_m_rt::interrupt]
// fn DMA_IRQ_0() {
//     for channel in 0..CHANNEL_COUNT {
//         let ctrl_trig = nxp_pac::DMA.ch(channel).ctrl_trig().read();
//         if ctrl_trig.ahb_error() {
//             defmt::panic!("DMA: error on DMA_0 channel {}", channel);
//         }

//         if ints0 & (1 << channel) == (1 << channel) {
//             CHANNEL_WAKERS[channel].wake();
//         }
//     }
//     pac::DMA.ints(0).write_value(ints0);
// }
/// Word length.
#[derive(Clone, Copy, PartialEq, Eq, Debug)]
pub enum DataBits {
    /// 7 bits.
    #[doc = "7 bit Data length."]
    DataBits7,
    /// 8 bits.
    #[doc = "8 bit Data length."]
    DataBits8,
    /// 9 bits.
    #[doc = "9 bit data length. The 9th bit is commonly used for addressing in multidrop mode."]
    DataBits9,
}

/// Parity bit.
#[derive(Clone, Copy, PartialEq, Eq, Debug)]
pub enum Parity {
    /// No parity.
    #[doc = "No parity."]
    ParityNone,
    /// Even parity.
    #[doc = "Even parity."]
    ParityEven,
    /// Odd parity.
    #[doc = "Odd parity."]
    ParityOdd,
}

/// Stop bits.
#[derive(Clone, Copy, PartialEq, Eq, Debug)]
pub enum StopBits {
    #[doc = "1 stop bit."]
    STOP1,
    #[doc = "2 stop bits. This setting should only be used for asynchronous communication."]
    STOP2,
}

/// UART config.
#[non_exhaustive]
#[derive(Clone, Copy, PartialEq, Eq, Debug)]
pub struct Config {
    /// Baud rate.
    pub baudrate: u32,
    /// Word length.
    pub data_bits: DataBits,
    /// Stop bits.
    pub stop_bits: StopBits,
    /// Parity bit.
    pub parity: Parity,
    /// Invert the tx pin output
    pub invert_tx: bool,
    /// Invert the rx pin input
    pub invert_rx: bool,
}

impl Default for Config {
    fn default() -> Self {
        Self {
            baudrate: 115200,
            data_bits: DataBits::DataBits8,
            stop_bits: StopBits::STOP1,
            parity: Parity::ParityNone,
            invert_rx: false,
            invert_tx: false,
        }
    }
}

fn dma_init() {
    // Initialize DMA descriptor table
    let descriptor_table = unsafe {
        let table = DmaDescriptorTable {
            descriptors: [DmaDescriptor::default(); 32],
        };
        DMA_DESCRIPTORS.write(table)
    };

    crate::assert_eq!(
        core::mem::size_of::<DmaDescriptor>(),
        16,
        "Descriptor must be 16 bytes"
    );
    crate::assert_eq!(
        core::mem::align_of::<DmaDescriptor>(),
        16,
        "Descriptor must be 16-byte aligned"
    );
    crate::assert_eq!(
        core::mem::align_of::<DmaDescriptorTable>(),
        512,
        "Table must be 512-byte aligned"
    );
    // Start clock for DMA
    SYSCON.ahbclkctrl0().modify(|w| w.set_dma0(true));
    // Reset DMA
    SYSCON
        .presetctrl0()
        .modify(|w| w.set_dma0_rst(syscon::vals::Dma0Rst::ASSERTED));
    SYSCON
        .presetctrl0()
        .modify(|w| w.set_dma0_rst(syscon::vals::Dma0Rst::RELEASED));

    DMA0.srambase()
        .write(|w| unsafe { w.set_offset((DMA_DESCRIPTORS.as_ptr() as u32) >> 9) });

    //Enable DMA controller
    DMA0.ctrl().modify(|w| w.set_enable(true));
}

fn write_to_table(channel_number: u8, source_end_addr: u32, dest_end_addr: u32) {
    let table = unsafe { DMA_DESCRIPTORS.assume_init_mut() };
    table.descriptors[channel_number as usize] = DmaDescriptor {
        reserved: 0,
        source_end_addr,
        dest_end_addr,
        next_desc: 0,
    }
}

fn init(config: Config) {
    info!("Initialization");
    dma_init();

    // Enable clocks (Syscon is enabled by default)
    info!("Enable clocks");
    SYSCON.ahbclkctrl0().modify(|w| w.set_iocon(true));
    SYSCON.ahbclkctrl1().modify(|w| w.set_fc(2, true));

    // Reset Flexcomm 2
    info!("Reset Flexcomm");
    SYSCON
        .presetctrl1()
        .modify(|w| w.set_fc_rst(2, syscon::vals::FcRst::ASSERTED));
    SYSCON
        .presetctrl1()
        .modify(|w| w.set_fc_rst(2, syscon::vals::FcRst::RELEASED));

    // Select the clock source for Flexcomm 2

    info!("Select clock");

    // Depends on the oversampling rate, for this example 16x oversampling is used
    let source_clock = match config.baudrate {
        750_001..=6_000_000 => {
            SYSCON
                .fcclksel(2)
                .modify(|w| w.set_sel(syscon::vals::FcclkselSel::ENUM_0X3)); // 96 MHz
            96_000_000
        }
        1_501..=750_000 => {
            SYSCON
                .fcclksel(2)
                .write(|w| w.set_sel(syscon::vals::FcclkselSel::ENUM_0X2)); // 12 MHz
            12_000_000
        }
        121..=1_500 => {
            SYSCON
                .fcclksel(2)
                .write(|w| w.set_sel(syscon::vals::FcclkselSel::ENUM_0X4)); // 1 MHz
            1_000_000
        }
        _ => {
            crate::unreachable!("{} baudrate is not permitted in this mode", config.baudrate);
            // Try 32 KHz mode
        }
    };

    // The Fractional Rate Generator can be used to obtain more precise baud rates when the
    // function clock is not a good multiple of standard (or otherwise desirable) baud rates.
    // The FRG is typically set up to produce an integer multiple of the highest required baud
    // rate, or a very close approximation. The BRG is then used to obtain the actual baud rate
    // needed.
    FLEXCOMM2
        .pselid()
        .modify(|w| w.set_persel(flexcomm::vals::Persel::USART));
    //IOCON Setup
    info!("IOCON Setup");
    IOCON.pio1(24).modify(|w| {
        w.set_func(iocon::vals::PioFunc::ALT1);
        w.set_digimode(iocon::vals::PioDigimode::DIGITAL);
        w.set_slew(iocon::vals::PioSlew::STANDARD);
        w.set_mode(iocon::vals::PioMode::INACTIVE);
        w.set_invert(false);
        w.set_od(iocon::vals::PioOd::NORMAL);
    }); // rx
    IOCON.pio0(27).modify(|w| {
        w.set_func(iocon::vals::PioFunc::ALT1);
        w.set_digimode(iocon::vals::PioDigimode::DIGITAL);
        w.set_slew(iocon::vals::PioSlew::STANDARD);
        w.set_mode(iocon::vals::PioMode::INACTIVE);
        w.set_invert(false);
        w.set_od(iocon::vals::PioOd::NORMAL);
    }); // tx
        // To get the baudrate, we need to backpropagate across the formulas
        // Having baud rate, assume DIV is 256 since it gives more granularity

    // Flexcomm Interface function clock = (clock selected via FCCLKSEL) / (1 + MULT / DIV)

    // Firstly, we find integer division value. BRG = source_clock / (16 * baud_rate). Drop the fraction part. A bigger clock will let chisel it using FRG
    // Secondly, raw_clock = source_clock / (16 * BRG)
    // Thirdly, MULT = raw_clock * 256 / baud_rate - 256
    // Finally, final_clock =  raw_clock / (1 + MULT / DIV)

    // Baud rate setup
    let mut brg_value = source_clock / (16 * config.baudrate);
    info!("BRG Value {}", brg_value);
    if brg_value >= 256 {
        brg_value = 255;
    }
    let raw_clock = source_clock / (16 * brg_value);
    info!("Raw clock {}", raw_clock);
    let mult_value: u32 = (raw_clock * 256 / config.baudrate) - 256;
    info!("Mult value {}", mult_value);
    let final_clock = raw_clock as f32 / (1.0 + mult_value as f32 / 256.0);
    info!("Final clock is {}", final_clock);
    let error: f32 = (final_clock - config.baudrate as f32) as f32 / config.baudrate as f32;
    info!("Error {}", error);

    crate::assert!(mult_value < 256);
    crate::assert!(brg_value < 256);
    info!("Flexcomm clock");
    SYSCON.flexfrgctrl(2).modify(|w| {
        w.set_div(0xFF);
        w.set_mult(mult_value as u8);
    });
    info!("Baud rate config");
    USART2.brg().modify(|w| {
        w.set_brgval((brg_value - 1) as u16);
    }); // Baud rate = Flexcomm Interface fucntion clock / (BRGVAL + 1)

    // The clock is divided by 16 afterwards

    info!("USART Config");
    // USART configuration part
    USART2.cfg().modify(|w| {
        // LIN break mode enable
        // Disabled. Break detect and generate is configured for normal operation.
        w.set_linmode(false);
        //CTS Enable. Determines whether CTS is used for flow control. CTS can be from the
        //input pin, or from the USARTâ€™s own RTS if loopback mode is enabled.
        // No flow control. The transmitter does not receive any automatic flow control signal.
        w.set_ctsen(false);
        // Selects synchronous or asynchronous operation.
        w.set_syncen(nxp_pac::usart::vals::Syncen::ASYNCHRONOUS_MODE);
        // Selects the clock polarity and sampling edge of received data in synchronous mode.
        w.set_clkpol(nxp_pac::usart::vals::Clkpol::RISING_EDGE);
        // Synchronous mode Master select.
        // When synchronous mode is enabled, the USART is a master.
        w.set_syncmst(nxp_pac::usart::vals::Syncmst::MASTER);
        // Selects data loopback mode
        w.set_loop_(nxp_pac::usart::vals::Loop::NORMAL);
        // Output Enable Turnaround time enable for RS-485 operation.
        // Disabled. If selected by OESEL, the Output Enable signal deasserted at the end of
        // the last stop bit of a transmission.
        w.set_oeta(false);
        // Output enable select.
        // Standard. The RTS signal is used as the standard flow control function.
        w.set_oesel(nxp_pac::usart::vals::Oesel::STANDARD);
        // Automatic address matching enable.
        // Disabled. When addressing is enabled by ADDRDET, address matching is done by
        // software. This provides the possibility of versatile addressing (e.g. respond to more
        // than one address)
        w.set_autoaddr(false);
        // Output enable polarity.
        // Low. If selected by OESEL, the output enable is active low.
        w.set_oepol(nxp_pac::usart::vals::Oepol::LOW);
    });

    // Configurations based on the config written by a user
    USART2.cfg().modify(|w| {
        w.set_datalen(match config.data_bits {
            DataBits::DataBits7 => nxp_pac::usart::vals::Datalen::BIT_7,
            DataBits::DataBits8 => nxp_pac::usart::vals::Datalen::BIT_8,
            DataBits::DataBits9 => nxp_pac::usart::vals::Datalen::BIT_9,
        });
        w.set_paritysel(match config.parity {
            Parity::ParityNone => nxp_pac::usart::vals::Paritysel::NO_PARITY,
            Parity::ParityEven => nxp_pac::usart::vals::Paritysel::EVEN_PARITY,
            Parity::ParityOdd => nxp_pac::usart::vals::Paritysel::ODD_PARITY,
        });
        w.set_stoplen(match config.stop_bits {
            StopBits::STOP1 => nxp_pac::usart::vals::Stoplen::BIT_1,
            StopBits::STOP2 => nxp_pac::usart::vals::Stoplen::BITS_2,
        });
        w.set_rxpol(match config.invert_rx {
            false => nxp_pac::usart::vals::Rxpol::STANDARD,
            true => nxp_pac::usart::vals::Rxpol::INVERTED,
        });
        w.set_txpol(match config.invert_tx {
            false => nxp_pac::usart::vals::Txpol::STANDARD,
            true => nxp_pac::usart::vals::Txpol::INVERTED,
        });
    });

    info!("Oversampling setup");
    USART2.osr().modify(|w| {
        w.set_osrval(0xF);
    }); // 16x Oversampling
        // 5x Oversampling is minimal

    // By default, the oversampling rate is 16x

    // FIFO Configuration

    info!("Enabling DMA settings for USART");
    USART2.fifocfg().modify(|w| {
        w.set_dmarx(true);
        w.set_dmatx(true);
        // w.set_waketx(true);
        // w.set_wakerx(true);
    });

    // USART Interrupts
    /* usart.intenset.modify(|_, w| {
        w.framerren()
            .set_bit()
            .parityerren()
            .set_bit()
            .rxnoiseen()
            .set_bit()
            .aberren()
            .set_bit()
    });*/

    // Enable FIFO and USART

    info!("After all settings, enable fifo");
    USART2.fifocfg().modify(|w| {
        w.set_enablerx(true);
        w.set_enabletx(true);
    });

    info!("Enable USART");
    USART2.cfg().modify(|w| {
        w.set_enable(true);
    });

    for _ in 0..200_000 {
        nop();
    }

    // FIFO Interrupts

    USART2.fifotrig().modify(|w| {
        w.set_txlvl(0);
        w.set_txlvlena(false);
        w.set_rxlvl(0);
        w.set_rxlvlena(false);
    });
    USART2.fifointenset().modify(|w| {
        w.set_rxerr(true);
        w.set_txerr(true);
        w.set_txlvl(false);
        w.set_rxlvl(false);
    });
}

#[embassy_executor::main]
async fn main(_spawner: Spawner) {
    init(Config::default());

    info!("Inside the main function");
    let write_channel_number: usize = 11;
    let read_channel_number: usize = 10;
    let slogan = b"IN RUST WE TRUST";
    let mut buffer: [u8; 16] = [0u8; 16];
    info!("Started sending");

    // for letter in slogan {
    //     info!("Letter {}", *letter as char);
    //     USART2.fifowr().write(|w| {
    //         w.set_txdata(*letter as u16);
    //     });
    //     for _ in 0..500_000 {
    //         nop();
    //     }
    // }

    write_to_table(
        write_channel_number as u8,
        slogan.as_ptr() as u32 + (slogan.len() - 1) as u32,
        USART2.fifowr().as_ptr() as u32,
    );
    DMA0.channel(write_channel_number).cfg().write(|w| {
        w.set_periphreqen(true);
        w.set_hwtrigen(false);
        w.set_chpriority(0);
    });
    DMA0.channel(write_channel_number).xfercfg().write(|w| {
        w.set_cfgvalid(true);
        w.set_reload(false);
        w.set_width(dma::vals::Width::BIT_8);
        w.set_srcinc(dma::vals::Srcinc::WIDTH_X_1);
        w.set_dstinc(dma::vals::Dstinc::NO_INCREMENT);
        w.set_xfercount((slogan.len() as u16) - 1);
        w.set_swtrig(false);
    });
    DMA0.enableset0()
        .write(|w| w.set_ena(1 << write_channel_number));
    DMA0.intenset0()
        .write(|w| w.set_inten(1 << write_channel_number));

    info!("Sending using DMA");
    DMA0.settrig0()
        .write(|w| w.set_trig(1 << write_channel_number));
    for _ in 0..10_000 {
        nop();
    }

    unsafe {
        info!(
            "Write descriptor: {}",
            DMA_DESCRIPTORS.assume_init_read().descriptors[write_channel_number]
        );
    }
    info!(
        "Is it triggered? {}",
        DMA0.channel(write_channel_number).ctlstat().read().trig()
    );
    info!(
        "Is it active? {}",
        DMA0.active0().read().act() & (1 << write_channel_number)
    );
    info!(
        "Is it busy? {}",
        DMA0.busy0().read().bsy() & (1 << write_channel_number)
    );
    write_to_table(
        read_channel_number as u8,
        USART2.fiford().as_ptr() as u32,
        (buffer.as_mut_ptr() as u32) + buffer.len() as u32 - 1,
    );
    DMA0.channel(read_channel_number).cfg().write(|w| {
        w.set_periphreqen(true);
        w.set_hwtrigen(false);
        w.set_chpriority(0);
    });
    DMA0.channel(read_channel_number).xfercfg().write(|w| {
        w.set_cfgvalid(true);
        w.set_reload(false);
        w.set_width(dma::vals::Width::BIT_8);
        w.set_srcinc(dma::vals::Srcinc::NO_INCREMENT);
        w.set_dstinc(dma::vals::Dstinc::WIDTH_X_1);
        w.set_xfercount((buffer.len() as u16) - 1);
        w.set_swtrig(false);
    });
    DMA0.enableset0()
        .write(|w| w.set_ena(1 << read_channel_number));
    DMA0.intenset0()
        .write(|w| w.set_inten(1 << read_channel_number));

    info!("Reading using DMA");
    DMA0.settrig0().write(|w| w.set_trig(1 << 10));
    info!("Finished reading");
    for _ in 0..10_000 {
        nop();
    }

    unsafe {
        info!(
            "Read descriptor: {}",
            DMA_DESCRIPTORS.assume_init_read().descriptors[read_channel_number]
        );
    }
    info!(
        "Is it triggered? {}",
        DMA0.channel(read_channel_number).ctlstat().read().trig()
    );
    info!(
        "Is it active? {}",
        DMA0.active0().read().act() & (1 << read_channel_number)
    );
    info!(
        "Is it busy? {}",
        DMA0.busy0().read().bsy() & (1 << read_channel_number)
    );
    info!("Result: {:a}", buffer);
}
