$date
	Sat Oct 22 23:51:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1034224
b101 !
1"
#1034226
b101 &
b101 %
1$
#1034227
0"
#1034230
b10000 &
b10000 %
#1034234
b1000 &
b1000 %
#1034238
b100 &
b100 %
#1034242
b10 &
b10 %
#1034246
b1 &
1#
b1 %
#1034250
b0 &
b0 %
0#
0$
#2019826
b10010 &
b10010 %
1$
b10010 !
1"
#2019827
0"
#2019830
b1001 &
b1001 %
#2019834
b11100 &
b11100 %
#2019838
b1110 &
b1110 %
#2019842
b111 &
b111 %
#2019846
b10110 &
b10110 %
#2019850
b1011 &
b1011 %
#2019854
b100010 &
b100010 %
#2019858
b10001 &
b10001 %
#2019862
b110100 &
b110100 %
#2019866
b11010 &
b11010 %
#2019870
b1101 &
b1101 %
#2019874
b101000 &
b101000 %
#2019878
b10100 &
b10100 %
#2019882
b1010 &
b1010 %
#2019886
b101 &
b101 %
#2019890
b10000 &
b10000 %
#2019894
b1000 &
b1000 %
#2019898
b100 &
b100 %
#2019902
b10 &
b10 %
#2019906
b1 &
b1 %
1#
#2019910
b0 &
0#
b0 %
0$
#3015873
b11000 !
1"
#3015874
b11000 &
b11000 %
1$
#3015875
0"
#3015878
b1100 &
b1100 %
#3015882
b110 &
b110 %
#3015886
b11 &
b11 %
#3015890
b1010 &
b1010 %
#3015894
b101 &
b101 %
#3015898
b10000 &
b10000 %
#3015902
b1000 &
b1000 %
#3015906
b100 &
b100 %
#3015910
b10 &
b10 %
#3015914
b1 &
b1 %
1#
#3015918
b0 &
0#
b0 %
0$
#4500012
