# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Jul 15 11:15:02 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-942vc2h, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro/specctra.did
# Current time = Fri Jul 15 11:15:03 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=235.4683 ylo=269.3900 xhi=276.9767 yhi=309.2100
# Total 13 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 22, Images Processed 33, Padstacks Processed 15
# Nets Processed 24, Net Terminals 81
# PCB Area= 1366.007  EIC=6  Area/EIC=227.668  SMDs=16
# Total Pin Count: 90
# Signal Connections Created 57
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 57
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 681.5024 Horizontal 393.8247 Vertical 287.6777
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 681.5024 Horizontal 387.6036 Vertical 293.8988
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaaz15144.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Jul 15 11:15:05 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 57
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 681.5024 Horizontal 393.8247 Vertical 287.6777
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 681.5024 Horizontal 387.6036 Vertical 293.8988
# Attempts 4 Successes 4 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 53
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    7.02
# Manhattan Length 681.5024 Horizontal 393.8247 Vertical 287.6777
# Routed Length  10.1600 Horizontal  10.1600 Vertical   0.0000
# Ratio Actual / Manhattan   0.0149
# Unconnected Length 671.3424 Horizontal 377.4436 Vertical 293.8988
# Smart Route: Bus successful, 4 of 4 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Jul 15 11:15:06 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 53
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    7.02
# Manhattan Length 681.5024 Horizontal 393.8247 Vertical 287.6777
# Routed Length  10.1600 Horizontal  10.1600 Vertical   0.0000
# Ratio Actual / Manhattan   0.0149
# Unconnected Length 671.3424 Horizontal 377.4436 Vertical 293.8988
# Start Route Pass 1 of 25
# Routing 53 wires.
# Total Conflicts: 23 (Cross: 23, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 53 Successes 53 Failures 0 Vias 9
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 77 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 68 Successes 68 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.8696
# End Pass 2 of 25
# 9 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 8 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   53|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    23|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|     3|     0|   0|    0|   15|    0|   0| 86|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|    0|   18|    0|   0|100|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 8 Total Vias 18
# Percent Connected  100.00
# Manhattan Length 701.9219 Horizontal 405.7066 Vertical 296.2153
# Routed Length 714.7490 Horizontal 433.4270 Vertical 281.3220
# Ratio Actual / Manhattan   1.0183
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jul 15 11:15:07 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 20, at vias 8 Total Vias 18
# Percent Connected  100.00
# Manhattan Length 701.9219 Horizontal 405.7066 Vertical 296.2153
# Routed Length 714.7490 Horizontal 433.4270 Vertical 281.3220
# Ratio Actual / Manhattan   1.0183
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 85 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 72 Failures 0 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 90 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 78 Successes 78 Failures 0 Vias 13
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   53|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    23|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|     3|     0|   0|    0|   15|    0|   0| 86|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|    0|   18|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|    0|   14|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|   13|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 7 Total Vias 13
# Percent Connected  100.00
# Manhattan Length 708.1008 Horizontal 409.8444 Vertical 298.2563
# Routed Length 719.3913 Horizontal 434.3523 Vertical 285.0390
# Ratio Actual / Manhattan   1.0159
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Jul 15 11:15:08 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 7 Total Vias 13
# Percent Connected  100.00
# Manhattan Length 708.1008 Horizontal 409.8444 Vertical 298.2563
# Routed Length 719.3913 Horizontal 434.3523 Vertical 285.0390
# Ratio Actual / Manhattan   1.0159
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 84 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 76 Failures 0 Vias 13
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 85 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 77 Failures 0 Vias 13
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.4000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   53|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    23|     0|   0|    0|    9|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  2|     3|     0|   0|    0|   15|    0|   0| 86|  0:00:00|  0:00:01|
# Route    |  3|     0|     0|   0|    0|   18|    0|   0|100|  0:00:00|  0:00:01|
# Clean    |  4|     0|     0|   0|    0|   14|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  5|     0|     0|   0|    0|   13|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0|    0|   13|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0|    0|   13|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/stm8s_pinout/allegro\STM8S_PINOUT.dsn
# Nets 24 Connections 57 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 7 Total Vias 13
# Percent Connected  100.00
# Manhattan Length 708.9048 Horizontal 410.2249 Vertical 298.6799
# Routed Length 719.5653 Horizontal 432.5794 Vertical 286.9859
# Ratio Actual / Manhattan   1.0150
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaba15144.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaba15144.tmp
quit
