

================================================================
== Vivado HLS Report for 'XGI_AjustCRT2Rate'
================================================================
* Date:           Tue May 26 02:16:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.913|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      36|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      62|    -|
|Register         |        -|      -|      22|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      22|      98|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_67_p2   |     +    |      0|  0|  23|          16|           2|
    |icmp_ln108_fu_61_p2  |   icmp   |      0|  0|  13|          16|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  36|          32|           3|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  38|          7|    1|          7|
    |empty_reg_52  |   9|          2|   16|         32|
    |i_address0    |  15|          3|    5|         15|
    +--------------+----+-----------+-----+-----------+
    |Total         |  62|         12|   22|         54|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   6|   0|    6|          0|
    |empty_reg_52  |  16|   0|   16|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  22|   0|   22|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ap_return              | out |    8| ap_ctrl_hs |   XGI_AjustCRT2Rate   | return value |
|ModeIdIndex            |  in |   16|   ap_none  |      ModeIdIndex      |    scalar    |
|RefreshRateTableIndex  |  in |   16|   ap_none  | RefreshRateTableIndex |    scalar    |
|i_address0             | out |    5|  ap_memory |           i           |     array    |
|i_ce0                  | out |    1|  ap_memory |           i           |     array    |
|i_we0                  | out |    1|  ap_memory |           i           |     array    |
|i_d0                   | out |   16|  ap_memory |           i           |     array    |
|i_q0                   |  in |   16|  ap_memory |           i           |     array    |
|pVBInfo_VBInfo         |  in |   32|   ap_none  |     pVBInfo_VBInfo    |    pointer   |
|pVBInfo_VBType         |  in |   32|   ap_none  |     pVBInfo_VBType    |    pointer   |
|pVBInfo_LCDResInfo     |  in |   32|   ap_none  |   pVBInfo_LCDResInfo  |    pointer   |
|pVBInfo_LCDInfo        |  in |   32|   ap_none  |    pVBInfo_LCDInfo    |    pointer   |
|pVBInfo_SetFlag        |  in |   32|   ap_none  |    pVBInfo_SetFlag    |    pointer   |
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 6 
6 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pVBInfo_VBInfo_load = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %pVBInfo_VBInfo)" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:61]   --->   Operation 7 'read' 'pVBInfo_VBInfo_load' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%pVBInfo_VBInfo_load_1 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %pVBInfo_VBInfo)" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:69]   --->   Operation 8 'read' 'pVBInfo_VBInfo_load_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%i_addr = getelementptr [20 x i16]* %i, i64 0, i64 0" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:51]   --->   Operation 9 'getelementptr' 'i_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (1.42ns)   --->   "%i_load = load i16* %i_addr, align 2" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:58]   --->   Operation 10 'load' 'i_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%pVBInfo_VBInfo_load_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %pVBInfo_VBInfo)" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:79]   --->   Operation 11 'read' 'pVBInfo_VBInfo_load_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %ModeIdIndex), !map !172"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %RefreshRateTableIndex), !map !178"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i16]* %i), !map !182"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pVBInfo_VBInfo), !map !188"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pVBInfo_VBType), !map !192"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pVBInfo_LCDResInfo), !map !196"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pVBInfo_LCDInfo), !map !200"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pVBInfo_SetFlag), !map !204"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !208"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @XGI_AjustCRT2Rate_st) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (1.42ns)   --->   "%i_load = load i16* %i_addr, align 2" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:58]   --->   Operation 22 'load' 'i_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%pVBInfo_VBInfo_load_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %pVBInfo_VBInfo)" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:86]   --->   Operation 23 'read' 'pVBInfo_VBInfo_load_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.06ns)   --->   "br label %0" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:102]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%empty = phi i16 [ %add_ln103, %1 ], [ %i_load, %._crit_edge ]" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:103]   --->   Operation 25 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (1.49ns)   --->   "%icmp_ln108 = icmp eq i16 %empty, 0" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:108]   --->   Operation 26 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.loopexit.preheader, label %1" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:108]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.48ns)   --->   "%add_ln103 = add i16 %empty, -1" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:103]   --->   Operation 28 'add' 'add_ln103' <Predicate = (!icmp_ln108)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (1.42ns)   --->   "store i16 %add_ln103, i16* %i_addr, align 2" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:103]   --->   Operation 29 'store' <Predicate = (!icmp_ln108)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "br label %0" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:103]   --->   Operation 30 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:112]   --->   Operation 31 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit" [extr_.linuxdriversstagingxgifbvb_setmode.c_XGI_AjustCRT2Rate_with_main.c:112]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ModeIdIndex]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RefreshRateTableIndex]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pVBInfo_VBInfo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pVBInfo_VBType]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pVBInfo_LCDResInfo]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pVBInfo_LCDInfo]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pVBInfo_SetFlag]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pVBInfo_VBInfo_load   (read         ) [ 0000000]
pVBInfo_VBInfo_load_1 (read         ) [ 0000000]
i_addr                (getelementptr) [ 0000110]
pVBInfo_VBInfo_load_2 (read         ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000]
spectopmodule_ln0     (spectopmodule) [ 0000000]
i_load                (load         ) [ 0000110]
pVBInfo_VBInfo_load_3 (read         ) [ 0000000]
br_ln102              (br           ) [ 0000110]
empty                 (phi          ) [ 0000010]
icmp_ln108            (icmp         ) [ 0000010]
br_ln108              (br           ) [ 0000000]
add_ln103             (add          ) [ 0000110]
store_ln103           (store        ) [ 0000000]
br_ln103              (br           ) [ 0000110]
br_ln112              (br           ) [ 0000000]
br_ln112              (br           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ModeIdIndex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ModeIdIndex"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RefreshRateTableIndex">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RefreshRateTableIndex"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pVBInfo_VBInfo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pVBInfo_VBInfo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pVBInfo_VBType">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pVBInfo_VBType"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pVBInfo_LCDResInfo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pVBInfo_LCDResInfo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pVBInfo_LCDInfo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pVBInfo_LCDInfo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pVBInfo_SetFlag">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pVBInfo_SetFlag"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="XGI_AjustCRT2Rate_st"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="grp_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pVBInfo_VBInfo_load/1 pVBInfo_VBInfo_load_1/2 pVBInfo_VBInfo_load_2/3 pVBInfo_VBInfo_load_3/4 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="1" slack="0"/>
<pin id="42" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i_addr/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="i_load/3 store_ln103/5 "/>
</bind>
</comp>

<comp id="52" class="1005" name="empty_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="empty_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="16" slack="1"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln108_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="16" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="add_ln103_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/5 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_addr_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="1"/>
<pin id="76" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_addr "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_load_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="1"/>
<pin id="81" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_load "/>
</bind>
</comp>

<comp id="87" class="1005" name="add_ln103_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="18" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="38" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="65"><net_src comp="55" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="55" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="67" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="77"><net_src comp="38" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="82"><net_src comp="46" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="90"><net_src comp="67" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i | {5 }
 - Input state : 
	Port: XGI_AjustCRT2Rate : i | {3 4 }
	Port: XGI_AjustCRT2Rate : pVBInfo_VBInfo | {1 2 3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		i_load : 1
	State 4
	State 5
		icmp_ln108 : 1
		br_ln108 : 2
		add_ln103 : 1
		store_ln103 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln103_fu_67 |    0    |    23   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln108_fu_61 |    0    |    13   |
|----------|------------------|---------|---------|
|   read   |  grp_read_fu_32  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    36   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln103_reg_87|   16   |
|  empty_reg_52  |   16   |
|  i_addr_reg_74 |    5   |
|  i_load_reg_79 |   16   |
+----------------+--------+
|      Total     |   53   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_46 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   53   |   45   |
+-----------+--------+--------+--------+
