<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='srl_fifo.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: srl_fifo
    <br/>
    Created: Jan  2, 2008
    <br/>
    Updated: Feb 28, 2011
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Simulated and ( 16 and 32 ) programmed into a Spartan 3 FPGA
     <br/>
     - Synthesised with ISE 10.1
     <br/>
     - looking at a generic srl fifo now ise can handle such
     <br/>
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Synchronous FIFO's based upon the SRL feature found in Xilinx FPGA's.
     <br/>
     Built to be small.
     <br/>
     In a Spartan 3, the 8 bit wide , 16 bit deep FIFO utilises
     <br/>
     19 Luts
     <br/>
     of which 8 are used as SRL, 11 as Logic.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     Pure VHDL, no instantiated components, all inferred
     <br/>
     small size
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
