Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 15 00:57:29 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.370        0.000                      0                 1270        0.192        0.000                      0                 1270        4.500        0.000                       0                   511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.370        0.000                      0                 1270        0.192        0.000                      0                 1270        4.500        0.000                       0                   511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 5.658ns (59.019%)  route 3.929ns (40.981%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.147    auto/test_multiply/CLK
    SLICE_X55Y16         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=57, routed)          0.999     6.603    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.727 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=62, routed)          0.493     7.220    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[3]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.344 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_11__0/O
                         net (fo=4, routed)           0.616     7.960    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841    11.801 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=1, routed)           0.600    12.401    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.124    12.525 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2/O
                         net (fo=2, routed)           0.844    13.369    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.493 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_6__1/O
                         net (fo=1, routed)           0.000    13.493    auto/test_multiply/alu_unit_n_19
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.869 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.869    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.026 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.376    14.402    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.332    14.734 r  auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.734    auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1_n_0
    SLICE_X53Y17         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.444    14.849    auto/test_multiply/CLK
    SLICE_X53Y17         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.031    15.104    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 5.658ns (59.300%)  route 3.883ns (40.700%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.147    auto/test_multiply/CLK
    SLICE_X55Y16         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=57, routed)          0.999     6.603    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.727 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=62, routed)          0.493     7.220    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[3]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.344 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_11__0/O
                         net (fo=4, routed)           0.616     7.960    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841    11.801 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=1, routed)           0.600    12.401    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.124    12.525 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2/O
                         net (fo=2, routed)           0.844    13.369    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.493 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_6__1/O
                         net (fo=1, routed)           0.000    13.493    auto/test_multiply/alu_unit_n_19
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.869 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.869    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.026 f  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.331    14.357    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X53Y17         LUT6 (Prop_lut6_I1_O)        0.332    14.689 r  auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.689    auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1_n_0
    SLICE_X53Y17         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.444    14.849    auto/test_multiply/CLK
    SLICE_X53Y17         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X53Y17         FDRE (Setup_fdre_C_D)        0.032    15.105    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 5.672ns (59.659%)  route 3.835ns (40.341%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.565     5.149    auto/test_adder/CLK
    SLICE_X14Y12         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.837     6.504    auto/test_adder/alu_unit/multiplyUnit/out0_2[1]
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.628 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=54, routed)          0.612     7.241    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.365 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_3/O
                         net (fo=10, routed)          0.765     8.130    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    11.786 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=2, routed)           0.648    12.434    auto/test_adder/alu_unit/multiplyUnit/out0_n_103
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.124    12.558 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_28/O
                         net (fo=1, routed)           0.598    13.156    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[2]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.280 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.280    auto/test_adder/alu_unit_n_5
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.793 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.793    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.950 f  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.375    14.325    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.332    14.657 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.657    auto/test_adder/M_reg_current_statusPF_q[0]_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.853    auto/test_adder/CLK
    SLICE_X11Y11         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)        0.031    15.108    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.548ns  (logic 5.658ns (59.256%)  route 3.890ns (40.744%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.563     5.147    auto/test_multiply/CLK
    SLICE_X55Y16         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  auto/test_multiply/M_current_test_case_register_q_reg[2]/Q
                         net (fo=57, routed)          0.999     6.603    auto/test_multiply/alu_unit/multiplyUnit/Q[2]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.727 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=62, routed)          0.493     7.220    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[3]
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.344 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_11__0/O
                         net (fo=4, routed)           0.616     7.960    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841    11.801 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=1, routed)           0.600    12.401    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.124    12.525 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2/O
                         net (fo=2, routed)           0.844    13.369    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.493 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_6__1/O
                         net (fo=1, routed)           0.000    13.493    auto/test_multiply/alu_unit_n_19
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.869 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.869    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.026 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.338    14.364    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.332    14.696 r  auto/test_multiply/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.696    auto/test_multiply/M_track_failure_q_i_1__1_n_0
    SLICE_X52Y18         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X52Y18         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y18         FDRE (Setup_fdre_C_D)        0.081    15.152    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.696    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 5.672ns (59.945%)  route 3.790ns (40.055%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.565     5.149    auto/test_adder/CLK
    SLICE_X14Y12         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.837     6.504    auto/test_adder/alu_unit/multiplyUnit/out0_2[1]
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.628 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=54, routed)          0.612     7.241    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.365 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_3/O
                         net (fo=10, routed)          0.765     8.130    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    11.786 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=2, routed)           0.648    12.434    auto/test_adder/alu_unit/multiplyUnit/out0_n_103
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.124    12.558 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_28/O
                         net (fo=1, routed)           0.598    13.156    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[2]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.280 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.280    auto/test_adder/alu_unit_n_5
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.793 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.793    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.950 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.329    14.279    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.332    14.611 r  auto/test_adder/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.611    auto/test_adder/M_reg_current_statusPF_q[1]_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.853    auto/test_adder/CLK
    SLICE_X11Y11         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)        0.032    15.109    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 5.665ns (59.999%)  route 3.777ns (40.001%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.565     5.149    auto/test_adder/CLK
    SLICE_X14Y12         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.667 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.837     6.504    auto/test_adder/alu_unit/multiplyUnit/out0_2[1]
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.628 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=54, routed)          0.612     7.241    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.365 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_3/O
                         net (fo=10, routed)          0.765     8.130    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    11.786 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=2, routed)           0.648    12.434    auto/test_adder/alu_unit/multiplyUnit/out0_n_103
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.124    12.558 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_28/O
                         net (fo=1, routed)           0.598    13.156    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[2]
    SLICE_X10Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.280 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_9/O
                         net (fo=1, routed)           0.000    13.280    auto/test_adder/alu_unit_n_5
    SLICE_X10Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.793 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.793    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.950 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.316    14.266    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X10Y11         LUT4 (Prop_lut4_I2_O)        0.325    14.591 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    14.591    auto/test_adder/M_track_failure_q_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.448    14.853    auto/test_adder/CLK
    SLICE_X10Y11         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.118    15.195    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -14.591    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 5.795ns (64.876%)  route 3.137ns (35.124%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.569     5.153    auto/test_compare/CLK
    SLICE_X11Y3          FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_compare/M_current_test_case_register_q_reg[2]/Q
                         net (fo=42, routed)          0.887     6.496    auto/test_compare/alu_unit/multiplyUnit/Q[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.620 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_9__1/O
                         net (fo=30, routed)          0.334     6.954    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.078 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_6__1/O
                         net (fo=13, routed)          0.638     7.716    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.557 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.645    12.202    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0/O
                         net (fo=2, routed)           0.318    12.643    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    12.767 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    12.767    auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.280    auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.437 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.316    13.754    auto/test_compare/alu_unit/compareUnit/CO[0]
    SLICE_X15Y2          LUT6 (Prop_lut6_I1_O)        0.332    14.086 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    14.086    auto/test_compare/alu_unit_n_8
    SLICE_X15Y2          FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.451    14.856    auto/test_compare/CLK
    SLICE_X15Y2          FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)        0.029    15.109    auto/test_compare/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.929ns  (logic 5.795ns (64.898%)  route 3.134ns (35.102%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.569     5.153    auto/test_compare/CLK
    SLICE_X11Y3          FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_compare/M_current_test_case_register_q_reg[2]/Q
                         net (fo=42, routed)          0.887     6.496    auto/test_compare/alu_unit/multiplyUnit/Q[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.620 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_9__1/O
                         net (fo=30, routed)          0.334     6.954    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.078 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_6__1/O
                         net (fo=13, routed)          0.638     7.716    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.557 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.645    12.202    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0/O
                         net (fo=2, routed)           0.318    12.643    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    12.767 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    12.767    auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.280    auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.437 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.313    13.751    auto/test_compare_n_10
    SLICE_X15Y2          LUT6 (Prop_lut6_I0_O)        0.332    14.083 r  auto/M_track_failure_q_i_1__3/O
                         net (fo=1, routed)           0.000    14.083    auto/test_compare/M_track_failure_q_reg_0
    SLICE_X15Y2          FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.451    14.856    auto/test_compare/CLK
    SLICE_X15Y2          FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)        0.031    15.111    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 5.795ns (64.913%)  route 3.132ns (35.087%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.569     5.153    auto/test_compare/CLK
    SLICE_X11Y3          FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_compare/M_current_test_case_register_q_reg[2]/Q
                         net (fo=42, routed)          0.887     6.496    auto/test_compare/alu_unit/multiplyUnit/Q[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.620 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_9__1/O
                         net (fo=30, routed)          0.334     6.954    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.078 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_6__1/O
                         net (fo=13, routed)          0.638     7.716    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[14]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841    11.557 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.645    12.202    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X13Y0          LUT6 (Prop_lut6_I1_O)        0.124    12.326 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0/O
                         net (fo=2, routed)           0.318    12.643    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.124    12.767 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    12.767    auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.280 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.280    auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.437 f  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.311    13.749    auto/test_compare/alu_unit/compareUnit/CO[0]
    SLICE_X13Y2          LUT6 (Prop_lut6_I1_O)        0.332    14.081 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.081    auto/test_compare/alu_unit_n_5
    SLICE_X13Y2          FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.451    14.856    auto/test_compare/CLK
    SLICE_X13Y2          FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.031    15.111    auto/test_compare/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.692ns  (logic 3.742ns (43.050%)  route 4.950ns (56.950%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.555     5.139    auto/test_shifter/CLK
    SLICE_X46Y19         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  auto/test_shifter/M_current_test_case_register_q_reg[4]/Q
                         net (fo=56, routed)          0.881     6.539    auto/test_shifter/alu_unit/Q[4]
    SLICE_X47Y19         LUT5 (Prop_lut5_I4_O)        0.152     6.691 r  auto/test_shifter/alu_unit/FSM_sequential_M_state_q[1]_i_4/O
                         net (fo=2, routed)           0.665     7.355    auto/test_shifter/alu_unit/M_current_test_case_register_q_reg[2]
    SLICE_X47Y18         LUT6 (Prop_lut6_I3_O)        0.326     7.681 r  auto/test_shifter/alu_unit/M_reg_current_statusPF_q[1]_i_2/O
                         net (fo=50, routed)          0.684     8.366    auto/test_shifter/alu_unit/M_current_test_case_register_q_reg[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.490 r  auto/test_shifter/alu_unit/M_reg_current_out_q[3]_i_13/O
                         net (fo=1, routed)           0.586     9.076    auto/test_shifter/alu_unit/M_reg_current_out_q[3]_i_13_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.713 r  auto/test_shifter/alu_unit/M_reg_current_out_q_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.713    auto/test_shifter/alu_unit/M_reg_current_out_q_reg[3]_i_4_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.830 r  auto/test_shifter/alu_unit/M_reg_current_out_q_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.830    auto/test_shifter/alu_unit/M_reg_current_out_q_reg[7]_i_3_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.153 r  auto/test_shifter/alu_unit/M_reg_current_out_q_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.828    10.981    auto/test_shifter/alu_unit/M_reg_current_out_q_reg[11]_i_3_n_6
    SLICE_X47Y17         LUT4 (Prop_lut4_I1_O)        0.332    11.313 r  auto/test_shifter/alu_unit/M_reg_current_out_q[9]_i_2__0/O
                         net (fo=2, routed)           0.835    12.148    auto/test_shifter/alu_unit/M_alu_unit_out[9]
    SLICE_X48Y15         LUT5 (Prop_lut5_I1_O)        0.326    12.474 r  auto/test_shifter/alu_unit/M_reg_current_statusPF_q[1]_i_7__0/O
                         net (fo=1, routed)           0.000    12.474    auto/test_shifter/alu_unit_n_3
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.875 r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.875    auto/test_shifter/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.032 f  auto/test_shifter/M_reg_current_statusPF_q_reg[1]_i_3/CO[1]
                         net (fo=3, routed)           0.471    13.503    auto/test_shifter/M_reg_current_statusPF_q_reg[1]_i_3_n_2
    SLICE_X49Y17         LUT6 (Prop_lut6_I1_O)        0.329    13.832 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.832    auto/test_shifter/M_reg_current_statusPF_q[0]_i_1__0_n_0
    SLICE_X49Y17         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.443    14.848    auto/test_shifter/CLK
    SLICE_X49Y17         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)        0.029    15.101    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.096%)  route 0.140ns (42.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.563     1.507    auto/test_adder/CLK
    SLICE_X13Y12         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  auto/test_adder/M_current_test_case_register_q_reg[1]/Q
                         net (fo=48, routed)          0.140     1.787    auto/test_adder/ctr/ctr/Q[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  auto/test_adder/ctr/ctr/M_current_test_case_register_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    auto/test_adder/B[2]
    SLICE_X12Y12         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.832     2.022    auto/test_adder/CLK
    SLICE_X12Y12         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.121     1.641    auto/test_adder/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.227ns (72.187%)  route 0.087ns (27.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.567     1.511    auto/test_compare/CLK
    SLICE_X11Y2          FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.128     1.639 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=10, routed)          0.087     1.726    auto/test_compare/FSM_sequential_M_state_q_reg[1]_0[0]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.099     1.825 r  auto/test_compare/FSM_sequential_M_state_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.825    auto/test_compare/M_state_d__0[1]
    SLICE_X11Y2          FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.837     2.027    auto/test_compare/CLK
    SLICE_X11Y2          FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.091     1.602    auto/test_compare/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_speed_through_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.523%)  route 0.125ns (37.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.502    auto/test_boolean/CLK
    SLICE_X42Y16         FDRE                                         r  auto/test_boolean/M_speed_through_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  auto/test_boolean/M_speed_through_q_reg[0]/Q
                         net (fo=4, routed)           0.125     1.791    auto/test_boolean/ctr/ctr/M_speed_through_q
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  auto/test_boolean/ctr/ctr/M_current_test_case_register_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.836    auto/test_boolean/B[1]
    SLICE_X41Y16         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.826     2.016    auto/test_boolean/CLK
    SLICE_X41Y16         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.092     1.608    auto/test_boolean/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 manual/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.564     1.508    manual/CLK
    SLICE_X52Y11         FDRE                                         r  manual/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  manual/M_state_q_reg[0]/Q
                         net (fo=35, routed)          0.130     1.801    manual/aluUnit/compareUnit/Q[0]
    SLICE_X53Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.846 r  manual/aluUnit/compareUnit/M_segs_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    manual/M_segs_d[0]
    SLICE_X53Y11         FDRE                                         r  manual/M_segs_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.835     2.025    manual/CLK
    SLICE_X53Y11         FDRE                                         r  manual/M_segs_q_reg[0]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.091     1.612    manual/M_segs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.562     1.506    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X48Y36         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.821    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X48Y36         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.831     2.021    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X48Y36         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.066     1.572    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.553     1.497    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X48Y25         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.812    buttoncond_gen_0[4].buttoncond/sync/M_pipe_d__3[1]
    SLICE_X48Y25         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.820     2.010    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X48Y25         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.066     1.563    buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.556     1.500    auto/CLK
    SLICE_X51Y22         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/Q
                         net (fo=68, routed)          0.157     1.798    auto/M_tester_function_state_q[0]
    SLICE_X51Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  auto/FSM_sequential_M_tester_function_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    auto/FSM_sequential_M_tester_function_state_q[0]_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.824     2.014    auto/CLK
    SLICE_X51Y22         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.092     1.592    auto/FSM_sequential_M_tester_function_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.899%)  route 0.172ns (48.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.502    auto/test_boolean/CLK
    SLICE_X41Y16         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  auto/test_boolean/M_current_test_case_register_q_reg[1]/Q
                         net (fo=55, routed)          0.172     1.815    auto/test_boolean/ctr/ctr/Q[1]
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  auto/test_boolean/ctr/ctr/M_current_test_case_register_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.860    auto/test_boolean/B[2]
    SLICE_X40Y16         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.826     2.016    auto/test_boolean/CLK
    SLICE_X40Y16         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.092     1.607    auto/test_boolean/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.559     1.503    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X53Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.761    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.869    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X53Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     2.018    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X53Y31         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.105     1.608    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.558     1.502    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X49Y30         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.760    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.868    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X49Y30         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.826     2.016    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X49Y30         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.105     1.607    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y22   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y12   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y12   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y12   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y12   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y18   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   auto/test_boolean/ctr/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   auto/test_boolean/ctr/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y18   auto/test_boolean/ctr/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y18   auto/test_boolean/ctr/ctr/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y19   auto/test_boolean/ctr/ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y19   auto/test_boolean/ctr/ctr/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y19   auto/test_boolean/ctr/ctr/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y19   auto/test_boolean/ctr/ctr/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   M_auto_mode_register_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   M_mode_q_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   auto/test_adder/ctr/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   auto/test_multiply/ctr/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   auto/test_adder/ctr/ctr/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   auto/test_adder/ctr/ctr/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y13   auto/test_adder/ctr/ctr/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   auto/test_adder/ctr/ctr/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   auto/test_adder/ctr/ctr/M_ctr_q_reg[22]/C



