0-prep 0h0m2s990ms
1-opensta 0h0m1s127ms
1-yosys 0h0m0s755ms
3-init_floorplan_openroad 0h0m1s156ms
5-tapcell 0h0m0s904ms
7-pdn 0h0m1s664ms
8-replace 0h0m2s239ms
8-resizer_design_optimization 0h0m1s477ms
9-write_verilog 0h0m0s924ms
10-opendp 0h0m1s5ms
11-cts 0h0m28s627ms
12-write_verilog 0h0m0s927ms
12-resizer_timing_optimization 0h0m1s456ms
13-write_verilog 0h0m0s934ms
13-resizer_timing_optimization 0h0m1s495ms
14-write_verilog 0h0m0s919ms
16-opendp 0h0m0s978ms
17-write_verilog 0h0m0s931ms
17-diodes 0h0m0s947ms
18-addspacers 0h0m1s128ms
19-fastroute 0h0m2s4ms
20-write_verilog 0h0m1s71ms
21-tritonRoute 0h0m20s727ms
22-spef_extraction 0h0m1s321ms
22-spef_extraction_sta 0h0m1s715ms
24-spef_extraction 0h0m1s337ms
25-spef_extraction_multi_corner_sta 0h0m3s423ms
25-spef_extraction 0h0m1s778ms
28-write_verilog 0h0m1s72ms
32-magic_gen 0h0m15s90ms
33-klayout 0h0m1s551ms
35-klayout_xor 0h0m34s343ms
36-magic_ext_spice 0h0m17s646ms
37-lvs 0h0m21s679ms
38-magic_drc 0h1m4s985ms
40-antenna 0h0m1s84ms
41-cvc 0h0m0s532ms