<dec f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h' l='109' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_32(unsigned int Val) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='127' macro='1' u='c' c='_ZL26DecodeSReg_32RegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='205' u='c' c='_ZL21decodeOperand_SReg_32RN4llvm6MCInstEjmPKv'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='761' ll='766' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_32(unsigned int Val) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='771' u='c' c='_ZNK4llvm18AMDGPUDisassembler31decodeOperand_SReg_32_XM0_XEXECEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='777' u='c' c='_ZNK4llvm18AMDGPUDisassembler30decodeOperand_SReg_32_XEXEC_HIEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='1203' u='c' c='_ZNK4llvm18AMDGPUDisassembler13decodeBoolRegEj'/>
