# This script segment is generated automatically by AutoPilot

set id 84
set name sha512_mux_807_64_1_1
set corename simcore_mux
set op mux
set stage_num 1
set din0_width 64
set din0_signed 0
set din1_width 64
set din1_signed 0
set din2_width 64
set din2_signed 1
set din3_width 64
set din3_signed 1
set din4_width 64
set din4_signed 0
set din5_width 64
set din5_signed 0
set din6_width 64
set din6_signed 1
set din7_width 64
set din7_signed 1
set din8_width 64
set din8_signed 1
set din9_width 64
set din9_signed 0
set din10_width 64
set din10_signed 0
set din11_width 64
set din11_signed 0
set din12_width 64
set din12_signed 0
set din13_width 64
set din13_signed 1
set din14_width 64
set din14_signed 1
set din15_width 64
set din15_signed 1
set din16_width 64
set din16_signed 1
set din17_width 64
set din17_signed 1
set din18_width 64
set din18_signed 0
set din19_width 64
set din19_signed 0
set din20_width 64
set din20_signed 0
set din21_width 64
set din21_signed 0
set din22_width 64
set din22_signed 0
set din23_width 64
set din23_signed 0
set din24_width 64
set din24_signed 1
set din25_width 64
set din25_signed 1
set din26_width 64
set din26_signed 1
set din27_width 64
set din27_signed 1
set din28_width 64
set din28_signed 1
set din29_width 64
set din29_signed 1
set din30_width 64
set din30_signed 0
set din31_width 64
set din31_signed 0
set din32_width 64
set din32_signed 0
set din33_width 64
set din33_signed 0
set din34_width 64
set din34_signed 0
set din35_width 64
set din35_signed 0
set din36_width 64
set din36_signed 0
set din37_width 64
set din37_signed 0
set din38_width 64
set din38_signed 1
set din39_width 64
set din39_signed 1
set din40_width 64
set din40_signed 1
set din41_width 64
set din41_signed 1
set din42_width 64
set din42_signed 1
set din43_width 64
set din43_signed 1
set din44_width 64
set din44_signed 1
set din45_width 64
set din45_signed 1
set din46_width 64
set din46_signed 1
set din47_width 64
set din47_signed 0
set din48_width 64
set din48_signed 0
set din49_width 64
set din49_signed 0
set din50_width 64
set din50_signed 0
set din51_width 64
set din51_signed 0
set din52_width 64
set din52_signed 0
set din53_width 64
set din53_signed 0
set din54_width 64
set din54_signed 0
set din55_width 64
set din55_signed 0
set din56_width 64
set din56_signed 0
set din57_width 64
set din57_signed 0
set din58_width 64
set din58_signed 1
set din59_width 64
set din59_signed 1
set din60_width 64
set din60_signed 1
set din61_width 64
set din61_signed 1
set din62_width 64
set din62_signed 1
set din63_width 64
set din63_signed 1
set din64_width 64
set din64_signed 1
set din65_width 64
set din65_signed 1
set din66_width 64
set din66_signed 1
set din67_width 64
set din67_signed 1
set din68_width 64
set din68_signed 0
set din69_width 64
set din69_signed 0
set din70_width 64
set din70_signed 0
set din71_width 64
set din71_signed 0
set din72_width 64
set din72_signed 0
set din73_width 64
set din73_signed 0
set din74_width 64
set din74_signed 0
set din75_width 64
set din75_signed 0
set din76_width 64
set din76_signed 0
set din77_width 64
set din77_signed 0
set din78_width 64
set din78_signed 0
set din79_width 64
set din79_signed 0
set din80_width 7
set din80_signed 0
set dout_width 64
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mux} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


set op mux
set corename Multiplexer
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    din7_width ${din7_width} \
    din7_signed ${din7_signed} \
    din8_width ${din8_width} \
    din8_signed ${din8_signed} \
    din9_width ${din9_width} \
    din9_signed ${din9_signed} \
    din10_width ${din10_width} \
    din10_signed ${din10_signed} \
    din11_width ${din11_width} \
    din11_signed ${din11_signed} \
    din12_width ${din12_width} \
    din12_signed ${din12_signed} \
    din13_width ${din13_width} \
    din13_signed ${din13_signed} \
    din14_width ${din14_width} \
    din14_signed ${din14_signed} \
    din15_width ${din15_width} \
    din15_signed ${din15_signed} \
    din16_width ${din16_width} \
    din16_signed ${din16_signed} \
    din17_width ${din17_width} \
    din17_signed ${din17_signed} \
    din18_width ${din18_width} \
    din18_signed ${din18_signed} \
    din19_width ${din19_width} \
    din19_signed ${din19_signed} \
    din20_width ${din20_width} \
    din20_signed ${din20_signed} \
    din21_width ${din21_width} \
    din21_signed ${din21_signed} \
    din22_width ${din22_width} \
    din22_signed ${din22_signed} \
    din23_width ${din23_width} \
    din23_signed ${din23_signed} \
    din24_width ${din24_width} \
    din24_signed ${din24_signed} \
    din25_width ${din25_width} \
    din25_signed ${din25_signed} \
    din26_width ${din26_width} \
    din26_signed ${din26_signed} \
    din27_width ${din27_width} \
    din27_signed ${din27_signed} \
    din28_width ${din28_width} \
    din28_signed ${din28_signed} \
    din29_width ${din29_width} \
    din29_signed ${din29_signed} \
    din30_width ${din30_width} \
    din30_signed ${din30_signed} \
    din31_width ${din31_width} \
    din31_signed ${din31_signed} \
    din32_width ${din32_width} \
    din32_signed ${din32_signed} \
    din33_width ${din33_width} \
    din33_signed ${din33_signed} \
    din34_width ${din34_width} \
    din34_signed ${din34_signed} \
    din35_width ${din35_width} \
    din35_signed ${din35_signed} \
    din36_width ${din36_width} \
    din36_signed ${din36_signed} \
    din37_width ${din37_width} \
    din37_signed ${din37_signed} \
    din38_width ${din38_width} \
    din38_signed ${din38_signed} \
    din39_width ${din39_width} \
    din39_signed ${din39_signed} \
    din40_width ${din40_width} \
    din40_signed ${din40_signed} \
    din41_width ${din41_width} \
    din41_signed ${din41_signed} \
    din42_width ${din42_width} \
    din42_signed ${din42_signed} \
    din43_width ${din43_width} \
    din43_signed ${din43_signed} \
    din44_width ${din44_width} \
    din44_signed ${din44_signed} \
    din45_width ${din45_width} \
    din45_signed ${din45_signed} \
    din46_width ${din46_width} \
    din46_signed ${din46_signed} \
    din47_width ${din47_width} \
    din47_signed ${din47_signed} \
    din48_width ${din48_width} \
    din48_signed ${din48_signed} \
    din49_width ${din49_width} \
    din49_signed ${din49_signed} \
    din50_width ${din50_width} \
    din50_signed ${din50_signed} \
    din51_width ${din51_width} \
    din51_signed ${din51_signed} \
    din52_width ${din52_width} \
    din52_signed ${din52_signed} \
    din53_width ${din53_width} \
    din53_signed ${din53_signed} \
    din54_width ${din54_width} \
    din54_signed ${din54_signed} \
    din55_width ${din55_width} \
    din55_signed ${din55_signed} \
    din56_width ${din56_width} \
    din56_signed ${din56_signed} \
    din57_width ${din57_width} \
    din57_signed ${din57_signed} \
    din58_width ${din58_width} \
    din58_signed ${din58_signed} \
    din59_width ${din59_width} \
    din59_signed ${din59_signed} \
    din60_width ${din60_width} \
    din60_signed ${din60_signed} \
    din61_width ${din61_width} \
    din61_signed ${din61_signed} \
    din62_width ${din62_width} \
    din62_signed ${din62_signed} \
    din63_width ${din63_width} \
    din63_signed ${din63_signed} \
    din64_width ${din64_width} \
    din64_signed ${din64_signed} \
    din65_width ${din65_width} \
    din65_signed ${din65_signed} \
    din66_width ${din66_width} \
    din66_signed ${din66_signed} \
    din67_width ${din67_width} \
    din67_signed ${din67_signed} \
    din68_width ${din68_width} \
    din68_signed ${din68_signed} \
    din69_width ${din69_width} \
    din69_signed ${din69_signed} \
    din70_width ${din70_width} \
    din70_signed ${din70_signed} \
    din71_width ${din71_width} \
    din71_signed ${din71_signed} \
    din72_width ${din72_width} \
    din72_signed ${din72_signed} \
    din73_width ${din73_width} \
    din73_signed ${din73_signed} \
    din74_width ${din74_width} \
    din74_signed ${din74_signed} \
    din75_width ${din75_width} \
    din75_signed ${din75_signed} \
    din76_width ${din76_width} \
    din76_signed ${din76_signed} \
    din77_width ${din77_width} \
    din77_signed ${din77_signed} \
    din78_width ${din78_width} \
    din78_signed ${din78_signed} \
    din79_width ${din79_width} \
    din79_signed ${din79_signed} \
    din80_width ${din80_width} \
    din80_signed ${din80_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name h_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h_V \
    op interface \
    ports { h_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name g_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_g_V \
    op interface \
    ports { g_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name f_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V \
    op interface \
    ports { f_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name e_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_e_V \
    op interface \
    ports { e_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name d_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_d_V \
    op interface \
    ports { d_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name c_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_V \
    op interface \
    ports { c_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name b_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_V \
    op interface \
    ports { b_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name a_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_a_V \
    op interface \
    ports { a_V { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name w_strm34 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w_strm34 \
    op interface \
    ports { w_strm34_dout { I 64 vector } w_strm34_num_data_valid { I 6 vector } w_strm34_fifo_cap { I 6 vector } w_strm34_empty_n { I 1 bit } w_strm34_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name h_V_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_V_1_out \
    op interface \
    ports { h_V_1_out { O 64 vector } h_V_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name g_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_g_V_3_out \
    op interface \
    ports { g_V_3_out { O 64 vector } g_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name f_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_f_V_3_out \
    op interface \
    ports { f_V_3_out { O 64 vector } f_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name e_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_e_V_3_out \
    op interface \
    ports { e_V_3_out { O 64 vector } e_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name d_V_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_d_V_1_out \
    op interface \
    ports { d_V_1_out { O 64 vector } d_V_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name c_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_c_V_3_out \
    op interface \
    ports { c_V_3_out { O 64 vector } c_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name b_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_b_V_3_out \
    op interface \
    ports { b_V_3_out { O 64 vector } b_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name a_V_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_a_V_3_out \
    op interface \
    ports { a_V_3_out { O 64 vector } a_V_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha512_flow_control_loop_pipe_sequential_init_U
set CompName sha512_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha512_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


