Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "thread_manager_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/thread_manager_wrapper.ngc"

---- Source Options
Top Module Name                    : thread_manager_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/thread_manager_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_bit.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder_bit.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_occ_counter_top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_counter_top.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_adder.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dly1_mux.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_d.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_wr.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/pf_dpram_select.vhd" in Library opb_ipif_v2_00_h.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/srl16_fifo.vhd" in Library opb_ipif_v2_00_h.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_control_rd.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ipif_reset.vhd" in Library opb_ipif_v2_00_h.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_d.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_d.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_pkg.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_cmp.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux> compiled.
Entity <ip2bus_dmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux> compiled.
Entity <ip2bus_srmux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/addr_load_and_incr.vhd" in Library opb_ipif_v2_00_h.
Entity <addr_load_and_incr> compiled.
Entity <addr_load_and_incr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/infer_bram_dual_port.vhd" in Library opb_threadCore_v1_00_a.
Entity <infer_bram_dual_port> compiled.
Entity <infer_bram_dual_port> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/master_attachment.vhd" in Library opb_ipif_v2_00_h.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd" in Library opb_ipif_v2_00_h.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_srmux_blk> compiled.
Entity <ip2bus_srmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd" in Library opb_ipif_v2_00_h.
Entity <bus2ip_amux> compiled.
Entity <bus2ip_amux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd" in Library opb_ipif_v2_00_h.
Entity <ip2bus_dmux_blk> compiled.
Entity <ip2bus_dmux_blk> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd" in Library opb_ipif_v2_00_h.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/reset_control.vhd" in Library opb_ipif_v2_00_h.
Entity <reset_control> compiled.
Entity <reset_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/rdpfifo_top.vhd" in Library opb_ipif_v2_00_h.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/wrpfifo_top.vhd" in Library opb_ipif_v2_00_h.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v2_00_h.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/user_logic.vhd" in Library opb_threadCore_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" in Library opb_threadCore_v1_00_a.
Entity <opb_threadCore> compiled.
Entity <opb_threadCore> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/thread_manager_wrapper.vhd" in Library work.
Entity <thread_manager_wrapper> compiled.
Entity <thread_manager_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <thread_manager_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_threadcore> in library <opb_threadCore_v1_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "00010001000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010001000000111111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_RESET_TIMEOUT = 4096

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010001000000000000000000000000",
	                          "0000000000000000000000000000000000010001000000111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (2,3)
	C_DMA_INTR_COALESCE_ARRAY = (0,0)
	C_DMA_LENGTH_WIDTH_ARRAY = (11,11)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                                 "0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                                  "0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_SHORT_BURST_REMAINDER = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (1)
	C_IP_MASTER_PRESENT = 0
	C_MASTER_ARB_MODEL = 0
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <user_logic> in library <opb_threadCore_v1_00_a> (architecture <IMP>) with generics.
	C_RESET_TIMEOUT = 4096

Analyzing hierarchy for entity <address_decoder> in library <opb_ipif_v2_00_h> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010001000000000000000000000000",
	                          "0000000000000000000000000000000000010001000000111111111111111111")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 18
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ip2bus_srmux_blk> in library <opb_ipif_v2_00_h> (architecture <implementation>).

Analyzing hierarchy for entity <bus2ip_amux> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32

Analyzing hierarchy for entity <ip2bus_dmux_blk> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <slave_attachment> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010001000000000000000000000000",
	                          "0000000000000000000000000000000000010001000000111111111111111111")
	C_DEV_ADDR_DECODE_WIDTH = 14
	C_DEV_BASEADDR = "00010001000000000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <IPIF_Steer> in library <ipif_common_v1_00_d> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <infer_bram_dual_port> in library <opb_threadCore_v1_00_a> (architecture <implementation>) with generics.
	ADDRESS_BITS = 9
	DATA_BITS = 32

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 0
	C_AW = 18
	C_BAR = "000000000000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <ip2bus_srmux> in library <opb_ipif_v2_00_h> (architecture <implementation>).

Analyzing hierarchy for entity <ip2bus_dmux> in library <opb_ipif_v2_00_h> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 14
	C_AW = 32
	C_BAR = "00010001000000000000000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <thread_manager_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set property "MAX_FANOUT = 10000" for signal <OPB_Clk> in unit <opb_threadcore>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <OPB_Rst> in unit <opb_threadcore>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <thread_manager_wrapper> analyzed. Unit <thread_manager_wrapper> generated.

Analyzing generic Entity <opb_threadcore> in library <opb_threadCore_v1_00_a> (Architecture <imp>).
	C_BASEADDR = "00010001000000000000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00010001000000111111111111111111"
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_RESET_TIMEOUT = 4096
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_ABus' of component 'opb_ipif'.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_Addr' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2DMA_RxLength_Empty' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2DMA_RxStatus_Empty' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2DMA_TxLength_Full' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2DMA_TxStatus_Empty' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2IP_Addr' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2RFIFO_Data' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2RFIFO_WrMark' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2RFIFO_WrRelease' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2RFIFO_WrReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2RFIFO_WrRestore' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2WFIFO_RdMark' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2WFIFO_RdRelease' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2WFIFO_RdReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2WFIFO_RdRestore' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_MstBE' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_MstWrReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_MstRdReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_MstBurst' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_MstBusLock' of component 'opb_ipif' is tied to default value.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_MstWrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_MstRdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_MstRetry' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_MstError' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_MstTimeOut' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_MstLastAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_IPMstTrans' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_Burst' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_request' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_busLock' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_select' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_RNW' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_BE' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Mn_seqAddr' of component 'opb_ipif'.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'OPB_MnGrant' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'OPB_xferAck' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'OPB_errAck' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'OPB_retry' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'OPB_timeout' of component 'opb_ipif' is tied to default value.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_DMA_Ack' of component 'opb_ipif'.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_DMA_Req' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected input port 'IP2Bus_IntrEvent' of component 'opb_ipif' is tied to default value.
WARNING:Xst:753 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd" line 548: Unconnected output port 'IP2INTC_Irpt' of component 'opb_ipif'.
Entity <opb_threadcore> analyzed. Unit <opb_threadcore> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010001000000000000000000000000",
	                          "0000000000000000000000000000000000010001000000111111111111111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_ID_ARRAY = (100)
	C_ARD_NUM_CE_ARRAY = (1)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 0
	C_DEV_MAX_BURST_SIZE = 64
	C_DEV_MIR_ENABLE = 0
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (2,3)
	C_DMA_INTR_COALESCE_ARRAY = (0,0)
	C_DMA_LENGTH_WIDTH_ARRAY = (11,11)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                                 "0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                                  "0000000000000000000000000000000000000000000000000000000000000000")
	C_DMA_SHORT_BURST_REMAINDER = 0
	C_FAMILY = "virtex5"
	C_INCLUDE_DEV_ISC = 0
	C_INCLUDE_DEV_PENCODER = 0
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (1)
	C_IP_MASTER_PRESENT = 0
	C_MASTER_ARB_MODEL = 0
	C_OPB_AWIDTH = 32
	C_OPB_CLK_PERIOD_PS = 10000
	C_OPB_DWIDTH = 32
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd" line 1188: Unconnected output port 'Addr_Match' of component 'address_decoder'.
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <address_decoder> in library <opb_ipif_v2_00_h> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010001000000000000000000000000",
	                          "0000000000000000000000000000000000010001000000111111111111111111")
	C_ARD_DWIDTH_ARRAY = (32)
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 18
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_GEN[0].REGCS_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGRDCE_FF_I> in unit <address_decoder>.
    Set user-defined property "INIT =  0" for instance <REGISTER_OUTPUTS.REGCE_GEN[0].REGWRCE_FF_I> in unit <address_decoder>.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 0
	C_AW = 18
	C_BAR = "000000000000000000"
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing Entity <ip2bus_srmux_blk> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
Entity <ip2bus_srmux_blk> analyzed. Unit <ip2bus_srmux_blk> generated.

Analyzing Entity <ip2bus_srmux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
Entity <ip2bus_srmux> analyzed. Unit <ip2bus_srmux> generated.

Analyzing generic Entity <bus2ip_amux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
    Set user-defined property "KEEP =  TRUE" for signal <reg_addr_plus1>.
Entity <bus2ip_amux> analyzed. Unit <bus2ip_amux> generated.

Analyzing generic Entity <ip2bus_dmux_blk> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux_blk> analyzed. Unit <ip2bus_dmux_blk> generated.

Analyzing generic Entity <ip2bus_dmux> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
Entity <ip2bus_dmux> analyzed. Unit <ip2bus_dmux> generated.

Analyzing generic Entity <slave_attachment> in library <opb_ipif_v2_00_h> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000010001000000000000000000000000",
	                          "0000000000000000000000000000000000010001000000111111111111111111")
	C_DEV_ADDR_DECODE_WIDTH = 14
	C_DEV_BASEADDR = "00010001000000000000000000000000"
	C_DEV_BURST_ENABLE = false
	C_DEV_IS_SLAVE_ONLY = true
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_ABUS_WIDTH = 32
	C_OPB_DBUS_WIDTH = 32
INFO:Xst:2679 - Register <eff_seqaddr_d1> in unit <slave_attachment> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 14
	C_AW = 32
	C_BAR = "00010001000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <IPIF_Steer> in library <ipif_common_v1_00_d> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <user_logic> in library <opb_threadCore_v1_00_a> (Architecture <IMP>).
	C_RESET_TIMEOUT = 4096
WARNING:Xst:819 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/user_logic.vhd" line 622: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <return_state>, <sch2tm_data>
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/user_logic.vhd" line 1449: Instantiating black box module <chipscope_icon_v1_03_a>.
WARNING:Xst:2211 - "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/user_logic.vhd" line 1474: Instantiating black box module <chipscope_ila_v1_02_a>.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing generic Entity <infer_bram_dual_port> in library <opb_threadCore_v1_00_a> (Architecture <implementation>).
	ADDRESS_BITS = 9
	DATA_BITS = 32
Entity <infer_bram_dual_port> analyzed. Unit <infer_bram_dual_port> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bus2ip_amux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/bus2ip_amux.vhd".
    Found 32-bit adder for signal <addr_plus1>.
    Found 32-bit register for signal <reg_addr_plus1>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <bus2ip_amux> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Decode_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_1> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ip2bus_srmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux.vhd".
Unit <ip2bus_srmux> synthesized.


Synthesizing Unit <ip2bus_dmux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux.vhd".
Unit <ip2bus_dmux> synthesized.


Synthesizing Unit <infer_bram_dual_port>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/infer_bram_dual_port.vhd".
    Found 512x32-bit dual-port RAM <Mram_BRAM_DATA> for signal <BRAM_DATA>.
    Found 32-bit register for signal <DOA>.
    Found 32-bit register for signal <DOB>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <infer_bram_dual_port> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:646 - Signal <temp_thread_id2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_thread_id> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <my_sched_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <my_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <Swtm_Reset_Done> equivalent to <resets_done<4>> has been removed
    Using one-hot encoding for signal <current_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 662 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current_state> of Case statement line 662 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32x63-bit ROM for signal <current_state$mux0002>.
    Found 8-bit register for signal <tm2sch_cpu_thread_id>.
    Found 9-bit subtractor for signal <ADDRA$sub0000> created at line 915.
    Found 32-bit register for signal <bus_data_out>.
    Found 9-bit comparator not equal for signal <bus_data_out$cmp_ne0000> created at line 977.
    Found 1-bit register for signal <core_stop>.
    Found 9-bit register for signal <current_cpu_thread>.
    Found 63-bit register for signal <current_state>.
    Found 5-bit comparator equal for signal <current_state$cmp_eq0004> created at line 818.
    Found 32-bit register for signal <current_status>.
    Found 16-bit up counter for signal <cycle_count>.
    Found 9-bit comparator equal for signal <DIA$cmp_eq0003> created at line 945.
    Found 32-bit register for signal <Exception_Address>.
    Found 4-bit register for signal <Exception_Cause>.
    Found 32-bit up counter for signal <my_counter>.
    Found 17-bit comparator greater for signal <my_tout_sup$cmp_gt0000> created at line 560.
    Found 8-bit register for signal <new_ID>.
    Found 9-bit register for signal <next_ID>.
    Found 9-bit adder for signal <next_ID$addsub0000> created at line 887.
    Found 9-bit up counter for signal <reset_ID>.
    Found 5-bit register for signal <reset_status>.
    Found 5-bit xor2 for signal <reset_status$xor0000> created at line 821.
    Found 5-bit register for signal <resets_done>.
    Found 63-bit register for signal <return_state>.
    Found 5-bit register for signal <soft_resets>.
    Found 17-bit comparator less for signal <timeout_expired$cmp_lt0000> created at line 550.
    Found 8-bit register for signal <tm2sch_data_reg>.
    Found 6-bit register for signal <tm2sch_opcode_reg>.
    Found 1-bit register for signal <tm2sch_request_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred 291 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <user_logic> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/address_decoder.vhd".
    Found 1-bit register for signal <decode_hit_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <ip2bus_srmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_srmux_blk.vhd".
Unit <ip2bus_srmux_blk> synthesized.


Synthesizing Unit <ip2bus_dmux_blk>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/ip2bus_dmux_blk.vhd".
Unit <ip2bus_dmux_blk> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<14:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_2> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:1305 - Output <SA2MA_TimeOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MA2SA_RSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA2SA_Num> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <SA2MA_BufOccMinus1> is never assigned. Tied to value 00000.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MA2SA_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <slv_mstrsm_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <slv_mstrsm_cs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_rd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sln_dbus_fifo_empty> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <sln_dbus_fifo_bu> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sa2ma_wrack_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sa2ma_retry_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sa2ma_rdrdy_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sa2ma_rdrdy_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_buf_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_or_wr_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mstr_starting> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mstr_busy_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mstr_burstcntr_ld_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mstr_burstcntr_cehlp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mstr_burstcntr_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mstr_burst_set> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mstr_burst_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mstr_burst_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_xferack_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_select_re> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_select_d2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_select_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_rd_re> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_rd_flag_set> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_rd_flag_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ma2sa_rd_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <devicesel_set> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <devicesel_inh_mstr> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_dec_cmb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_devicesel_mstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_burst_mstr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_Burst_rd_gateoff_needed> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <bus2ip_devicesel_opb> equivalent to <bus2ip_devicesel_i> has been removed
    Using one-hot encoding for signal <slv_opbsm_cs>.
    Found 32-bit register for signal <Bus2IP_Addr_sa>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 4-bit register for signal <Bus2IP_BE_sa>.
    Found 2-bit register for signal <addr_sel_i>.
    Found 1-bit register for signal <bus2ip_devicesel_i>.
    Found 1-bit register for signal <bus2ip_rdreq_dec>.
    Found 1-bit register for signal <Bus2IP_WrReq_i>.
    Found 1-bit register for signal <bus2ip_wrreq_opb>.
    Found 32-bit register for signal <opb_abus_d1>.
    Found 4-bit register for signal <opb_be_d1>.
    Found 1-bit register for signal <opb_burst>.
    Found 1-bit register for signal <opb_busy_reg>.
    Found 32-bit register for signal <opb_dbus_d1>.
    Found 1-bit register for signal <opb_rnw_d1>.
    Found 1-bit register for signal <opb_rnw_d2>.
    Found 1-bit register for signal <opb_select_d1>.
    Found 1-bit register for signal <opb_seqaddr_d1>.
    Found 32-bit register for signal <sln_dbus_i>.
    Found 1-bit register for signal <sln_errack_i>.
    Found 1-bit register for signal <sln_retry_i>.
    Found 1-bit register for signal <sln_xferack_i>.
    Found 7-bit register for signal <slv_opbsm_cs>.
    Found 1-bit register for signal <valid_decode_d1>.
    Summary:
	inferred 191 D-type flip-flop(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v2_00_h/hdl/vhdl/opb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_MnGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <bus2ip_rdreq_rfifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_vacancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_TimeOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_PostedWrInh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_FifoWr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_FifoRd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_FifoBu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_Error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SA2MA_BufOccMinus1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstWrReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstRdReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DMA2Bus_MstNum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBusLock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBurst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_MstBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CONST_ALL_IP_BYTES_ENABLED> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_threadcore>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb_threadCore_v1_00_a/hdl/vhdl/opb_threadCore.vhd".
WARNING:Xst:646 - Signal <Bus2IP_WrReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_RdReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_CE<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_BE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <opb_threadcore> synthesized.


Synthesizing Unit <thread_manager_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_manycore/design/hdl/thread_manager_wrapper.vhd".
Unit <thread_manager_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x32-bit dual-port RAM                              : 1
# ROMs                                                 : 1
 32x63-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 48
 1-bit register                                        : 22
 2-bit register                                        : 1
 32-bit register                                       : 11
 4-bit register                                        : 3
 5-bit register                                        : 2
 6-bit register                                        : 1
 63-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 2
# Comparators                                          : 5
 17-bit comparator greater                             : 1
 17-bit comparator less                                : 1
 5-bit comparator equal                                : 1
 9-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/thread_manager_wrapper/chipscope_icon_v1_03_a.ngc>.
Reading core <../implementation/thread_manager_wrapper/chipscope_ila_v1_02_a.ngc>.
WARNING:Xst:1474 - Core <chipscope_icon_v1_03_a> was not loaded for <i_icon> as one or more ports did not line up with component declaration.  Declared output port <control0<3>> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
WARNING:Xst:1474 - Core <chipscope_ila_v1_02_a> was not loaded for <i_ila> as one or more ports did not line up with component declaration.  Declared input port <control<3>> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <infer_bram_dual_port>.
INFO:Xst - The RAM <Mram_BRAM_DATA> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA> <DOB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <infer_bram_dual_port> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x32-bit dual-port block RAM                        : 1
# ROMs                                                 : 1
 32x63-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 522
 Flip-Flops                                            : 522
# Comparators                                          : 5
 17-bit comparator greater                             : 1
 17-bit comparator less                                : 1
 5-bit comparator equal                                : 1
 9-bit comparator equal                                : 1
 9-bit comparator not equal                            : 1
# Xors                                                 : 1
 5-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <return_state_29> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_30> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_32> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_33> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_34> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_37> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_38> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_39> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_40> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_41> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_42> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_43> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_44> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_45> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_46> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_47> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_49> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_51> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_53> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_54> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_55> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_56> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_57> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_58> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_60> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_61> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_62> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_1> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_2> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_3> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_4> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_5> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_6> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_7> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_8> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_9> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_10> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_11> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_12> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_13> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_14> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_15> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_16> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_17> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_18> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_19> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_20> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_21> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_22> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_24> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_25> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_26> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_27> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <return_state_28> has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_sel_i_1> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_sel_i_0> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <opb_burst> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <slv_opbsm_cs_6> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_0> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_0> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_1> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_1> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_2> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_2> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_3> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_3> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_4> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_4> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_5> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_5> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_6> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_6> 
INFO:Xst:2261 - The FF/Latch <current_cpu_thread_7> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <tm2sch_cpu_thread_id_7> 
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/decode_hit_reg> of sequential type is unconnected in block <thread_manager_wrapper>.

Optimizing unit <thread_manager_wrapper> ...

Optimizing unit <bus2ip_amux> ...

Optimizing unit <user_logic> ...
WARNING:Xst:1710 - FF/Latch <tm2sch_opcode_reg_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm2sch_opcode_reg_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm2sch_opcode_reg_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tm2sch_opcode_reg_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm2sch_opcode_reg_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm2sch_opcode_reg_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <slave_attachment> ...
WARNING:Xst:1293 - FF/Latch <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/slv_opbsm_cs_2> has a constant value of 0 in block <thread_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/sln_retry_i> has a constant value of 0 in block <thread_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/sln_errack_i> has a constant value of 0 in block <thread_manager_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/Bus2IP_WrReq_i> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_0> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_1> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_2> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/Bus2IP_BE_sa_3> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/opb_seqaddr_d1> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/opb_be_d1_0> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/opb_be_d1_1> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/opb_be_d1_2> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/opb_be_d1_3> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/bus2ip_rdreq_dec> of sequential type is unconnected in block <thread_manager_wrapper>.
WARNING:Xst:2677 - Node <thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/bus2ip_wrreq_opb> of sequential type is unconnected in block <thread_manager_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 494
 Flip-Flops                                            : 494

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/thread_manager_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 235

Cell Usage :
# BELS                             : 924
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 83
#      LUT2                        : 77
#      LUT3                        : 25
#      LUT4                        : 146
#      LUT5                        : 96
#      LUT6                        : 303
#      MUXCY                       : 87
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 494
#      FD                          : 143
#      FDCE                        : 32
#      FDE                         : 32
#      FDR                         : 190
#      FDRE                        : 64
#      FDRS                        : 10
#      FDS                         : 23
# RAMS                             : 1
#      RAMB36_EXP                  : 1
# Others                           : 2
#      chipscope_icon_v1_03_a      : 1
#      chipscope_ila_v1_02_a       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             494  out of  44800     1%  
 Number of Slice LUTs:                  737  out of  44800     1%  
    Number used as Logic:               737  out of  44800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    920
   Number with an unused Flip Flop:     426  out of    920    46%  
   Number with an unused LUT:           183  out of    920    19%  
   Number of fully used LUT-FF pairs:   311  out of    920    33%  
   Number of unique control sets:        46

IO Utilization: 
 Number of IOs:                         235
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    148     0%  
    Number using Block RAM only:          1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------+-------+
OPB_Clk                            | NONE(thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[0].REGWRCE_FF_I)| 495   |
-----------------------------------+-----------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
OPB_Rst                            | NONE                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.359ns (Maximum Frequency: 186.602MHz)
   Minimum input arrival time before clock: 4.032ns
   Maximum output required time after clock: 3.685ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 5.359ns (frequency: 186.602MHz)
  Total number of paths / destination ports: 11985 / 685
-------------------------------------------------------------------------
Delay:               5.359ns (Levels of Logic = 3)
  Source:            thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA (RAM)
  Destination:       thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA (RAM)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA to thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA12    4   2.180   0.592  thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA (thread_manager/USER_LOGIC_I/DOA<19>)
     LUT5:I3->O            7   0.094   0.822  thread_manager/USER_LOGIC_I/DIA_cmp_eq0003944 (thread_manager/USER_LOGIC_I/DIA_cmp_eq0003944)
     LUT6:I2->O            2   0.094   0.485  thread_manager/USER_LOGIC_I/ENA31_1 (thread_manager/USER_LOGIC_I/ENA31)
     LUT6:I5->O            8   0.094   0.374  thread_manager/USER_LOGIC_I/WEA (thread_manager/USER_LOGIC_I/WEA)
     RAMB36_EXP:WEAU0          0.624          thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA
    ----------------------------------------
    Total                      5.359ns (3.086ns logic, 2.273ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 679 / 483
-------------------------------------------------------------------------
Offset:              4.032ns (Levels of Logic = 5)
  Source:            sch2tm_next_id<1> (PAD)
  Destination:       thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA (RAM)
  Destination Clock: OPB_Clk rising

  Data Path: sch2tm_next_id<1> to thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.094   0.789  thread_manager/USER_LOGIC_I/ADDRA<2>43_SW0 (N313)
     LUT5:I1->O            2   0.094   0.485  thread_manager/USER_LOGIC_I/ADDRA<2>43 (thread_manager/USER_LOGIC_I/ADDRA<2>43)
     LUT6:I5->O            1   0.094   0.000  thread_manager/USER_LOGIC_I/ADDRA<1>11_SW14_F (N302)
     MUXF7:I0->O           1   0.251   0.710  thread_manager/USER_LOGIC_I/ADDRA<1>11_SW14 (N173)
     LUT6:I3->O            2   0.094   0.341  thread_manager/USER_LOGIC_I/ADDRA<2>79 (thread_manager/USER_LOGIC_I/ADDRA<2>)
     RAMB36_EXP:ADDRAL11        0.347          thread_manager/USER_LOGIC_I/thread_table_bram/Mram_BRAM_DATA
    ----------------------------------------
    Total                      4.032ns (1.707ns logic, 2.325ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 342 / 298
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 3)
  Source:            thread_manager/USER_LOGIC_I/cycle_count_4 (FF)
  Destination:       Sln_toutSup (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: thread_manager/USER_LOGIC_I/cycle_count_4 to Sln_toutSup
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   1.074  thread_manager/USER_LOGIC_I/cycle_count_4 (thread_manager/USER_LOGIC_I/cycle_count_4)
     LUT6:I0->O            1   0.094   1.069  thread_manager/USER_LOGIC_I/IP2Bus_ToutSup210 (thread_manager/USER_LOGIC_I/IP2Bus_ToutSup210)
     LUT6:I0->O            1   0.094   0.789  thread_manager/USER_LOGIC_I/IP2Bus_ToutSup230 (thread_manager/IP2Bus_ToutSup)
     LUT4:I0->O            0   0.094   0.000  thread_manager/opb_ipif_imp/I_SLAVE_ATTACHMENT/Sln_toutSup1 (Sln_toutSup)
    ----------------------------------------
    Total                      3.685ns (0.753ns logic, 2.932ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            OPB_Clk (PAD)
  Destination:       thread_manager/USER_LOGIC_I/i_ila:clk (PAD)

  Data Path: OPB_Clk to thread_manager/USER_LOGIC_I/i_ila:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    chipscope_ila_v1_02_a:clk        0.000          thread_manager/USER_LOGIC_I/i_ila
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 48.54 secs
 
--> 


Total memory usage is 734252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  283 (   0 filtered)
Number of infos    :   13 (   0 filtered)

