

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Fri Jul  5 07:59:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.648 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.100 us|  0.100 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                   |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_130         |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s   |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |call_ret2_i_i_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_135   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s       |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_203         |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s   |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |call_ret4_i_i_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_271   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s       |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_307         |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s   |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |call_ret6_i_i_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_343  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_379        |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s  |        1|        1|   5.000 ns|   5.000 ns|    1|    1|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_415          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|  1087|    12009|    88060|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       41|    -|
|Register             |        -|     -|     3513|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|  1087|    15522|    88137|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    36|        1|       20|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    12|       ~0|        6|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                      Instance                                     |                              Module                              | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_379        |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s  |        0|   71|   552|   3819|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_130         |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s   |        0|  397|  3864|  24745|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_203         |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config5_s   |        0|  409|  4836|  38023|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_307         |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s   |        0|  205|  2489|  17436|    0|
    |call_ret6_i_i_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_343  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s      |        0|    0|     0|    896|    0|
    |call_ret2_i_i_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_135   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s       |        0|    0|     0|   1792|    0|
    |call_ret4_i_i_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_271   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s       |        0|    0|     0|    896|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_415          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s    |        8|    5|   268|    453|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                              |                                                                  |        8| 1087| 12009|  88060|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  41|          9|    4|          9|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                          |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                               |    2|   0|    2|          0|
    |ap_done_reg                                                                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                                 |    1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_415_ap_start_reg  |    1|   0|    1|          0|
    |i_read_reg_1565                                                                         |   13|   0|   13|          0|
    |in_buf_load_reg_1584                                                                    |  256|   0|  256|          0|
    |layer10_out_V_10_reg_2439                                                               |   16|   0|   16|          0|
    |layer10_out_V_11_reg_2444                                                               |   16|   0|   16|          0|
    |layer10_out_V_12_reg_2449                                                               |   16|   0|   16|          0|
    |layer10_out_V_13_reg_2454                                                               |   16|   0|   16|          0|
    |layer10_out_V_14_reg_2459                                                               |   16|   0|   16|          0|
    |layer10_out_V_15_reg_2464                                                               |   16|   0|   16|          0|
    |layer10_out_V_16_reg_2469                                                               |   16|   0|   16|          0|
    |layer10_out_V_17_reg_2474                                                               |   16|   0|   16|          0|
    |layer10_out_V_18_reg_2479                                                               |   16|   0|   16|          0|
    |layer10_out_V_19_reg_2484                                                               |   16|   0|   16|          0|
    |layer10_out_V_1_reg_2394                                                                |   16|   0|   16|          0|
    |layer10_out_V_20_reg_2489                                                               |   16|   0|   16|          0|
    |layer10_out_V_21_reg_2494                                                               |   16|   0|   16|          0|
    |layer10_out_V_22_reg_2499                                                               |   16|   0|   16|          0|
    |layer10_out_V_23_reg_2504                                                               |   16|   0|   16|          0|
    |layer10_out_V_24_reg_2509                                                               |   16|   0|   16|          0|
    |layer10_out_V_25_reg_2514                                                               |   16|   0|   16|          0|
    |layer10_out_V_26_reg_2519                                                               |   16|   0|   16|          0|
    |layer10_out_V_27_reg_2524                                                               |   16|   0|   16|          0|
    |layer10_out_V_28_reg_2529                                                               |   16|   0|   16|          0|
    |layer10_out_V_29_reg_2534                                                               |   16|   0|   16|          0|
    |layer10_out_V_2_reg_2399                                                                |   16|   0|   16|          0|
    |layer10_out_V_30_reg_2539                                                               |   16|   0|   16|          0|
    |layer10_out_V_31_reg_2544                                                               |   16|   0|   16|          0|
    |layer10_out_V_3_reg_2404                                                                |   16|   0|   16|          0|
    |layer10_out_V_4_reg_2409                                                                |   16|   0|   16|          0|
    |layer10_out_V_5_reg_2414                                                                |   16|   0|   16|          0|
    |layer10_out_V_6_reg_2419                                                                |   16|   0|   16|          0|
    |layer10_out_V_7_reg_2424                                                                |   16|   0|   16|          0|
    |layer10_out_V_8_reg_2429                                                                |   16|   0|   16|          0|
    |layer10_out_V_9_reg_2434                                                                |   16|   0|   16|          0|
    |layer10_out_V_reg_2389                                                                  |   16|   0|   16|          0|
    |layer11_out_V_1_reg_2554                                                                |   16|   0|   16|          0|
    |layer11_out_V_2_reg_2559                                                                |   16|   0|   16|          0|
    |layer11_out_V_3_reg_2564                                                                |   16|   0|   16|          0|
    |layer11_out_V_4_reg_2569                                                                |   16|   0|   16|          0|
    |layer11_out_V_reg_2549                                                                  |   16|   0|   16|          0|
    |layer4_out_V_10_reg_1639                                                                |   16|   0|   16|          0|
    |layer4_out_V_11_reg_1644                                                                |   16|   0|   16|          0|
    |layer4_out_V_12_reg_1649                                                                |   16|   0|   16|          0|
    |layer4_out_V_13_reg_1654                                                                |   16|   0|   16|          0|
    |layer4_out_V_14_reg_1659                                                                |   16|   0|   16|          0|
    |layer4_out_V_15_reg_1664                                                                |   16|   0|   16|          0|
    |layer4_out_V_16_reg_1669                                                                |   16|   0|   16|          0|
    |layer4_out_V_17_reg_1674                                                                |   16|   0|   16|          0|
    |layer4_out_V_18_reg_1679                                                                |   16|   0|   16|          0|
    |layer4_out_V_19_reg_1684                                                                |   16|   0|   16|          0|
    |layer4_out_V_1_reg_1594                                                                 |   16|   0|   16|          0|
    |layer4_out_V_20_reg_1689                                                                |   16|   0|   16|          0|
    |layer4_out_V_21_reg_1694                                                                |   16|   0|   16|          0|
    |layer4_out_V_22_reg_1699                                                                |   16|   0|   16|          0|
    |layer4_out_V_23_reg_1704                                                                |   16|   0|   16|          0|
    |layer4_out_V_24_reg_1709                                                                |   16|   0|   16|          0|
    |layer4_out_V_25_reg_1714                                                                |   16|   0|   16|          0|
    |layer4_out_V_26_reg_1719                                                                |   16|   0|   16|          0|
    |layer4_out_V_27_reg_1724                                                                |   16|   0|   16|          0|
    |layer4_out_V_28_reg_1729                                                                |   16|   0|   16|          0|
    |layer4_out_V_29_reg_1734                                                                |   16|   0|   16|          0|
    |layer4_out_V_2_reg_1599                                                                 |   16|   0|   16|          0|
    |layer4_out_V_30_reg_1739                                                                |   16|   0|   16|          0|
    |layer4_out_V_31_reg_1744                                                                |   16|   0|   16|          0|
    |layer4_out_V_32_reg_1749                                                                |   16|   0|   16|          0|
    |layer4_out_V_33_reg_1754                                                                |   16|   0|   16|          0|
    |layer4_out_V_34_reg_1759                                                                |   16|   0|   16|          0|
    |layer4_out_V_35_reg_1764                                                                |   16|   0|   16|          0|
    |layer4_out_V_36_reg_1769                                                                |   16|   0|   16|          0|
    |layer4_out_V_37_reg_1774                                                                |   16|   0|   16|          0|
    |layer4_out_V_38_reg_1779                                                                |   16|   0|   16|          0|
    |layer4_out_V_39_reg_1784                                                                |   16|   0|   16|          0|
    |layer4_out_V_3_reg_1604                                                                 |   16|   0|   16|          0|
    |layer4_out_V_40_reg_1789                                                                |   16|   0|   16|          0|
    |layer4_out_V_41_reg_1794                                                                |   16|   0|   16|          0|
    |layer4_out_V_42_reg_1799                                                                |   16|   0|   16|          0|
    |layer4_out_V_43_reg_1804                                                                |   16|   0|   16|          0|
    |layer4_out_V_44_reg_1809                                                                |   16|   0|   16|          0|
    |layer4_out_V_45_reg_1814                                                                |   16|   0|   16|          0|
    |layer4_out_V_46_reg_1819                                                                |   16|   0|   16|          0|
    |layer4_out_V_47_reg_1824                                                                |   16|   0|   16|          0|
    |layer4_out_V_48_reg_1829                                                                |   16|   0|   16|          0|
    |layer4_out_V_49_reg_1834                                                                |   16|   0|   16|          0|
    |layer4_out_V_4_reg_1609                                                                 |   16|   0|   16|          0|
    |layer4_out_V_50_reg_1839                                                                |   16|   0|   16|          0|
    |layer4_out_V_51_reg_1844                                                                |   16|   0|   16|          0|
    |layer4_out_V_52_reg_1849                                                                |   16|   0|   16|          0|
    |layer4_out_V_53_reg_1854                                                                |   16|   0|   16|          0|
    |layer4_out_V_54_reg_1859                                                                |   16|   0|   16|          0|
    |layer4_out_V_55_reg_1864                                                                |   16|   0|   16|          0|
    |layer4_out_V_56_reg_1869                                                                |   16|   0|   16|          0|
    |layer4_out_V_57_reg_1874                                                                |   16|   0|   16|          0|
    |layer4_out_V_58_reg_1879                                                                |   16|   0|   16|          0|
    |layer4_out_V_59_reg_1884                                                                |   16|   0|   16|          0|
    |layer4_out_V_5_reg_1614                                                                 |   16|   0|   16|          0|
    |layer4_out_V_60_reg_1889                                                                |   16|   0|   16|          0|
    |layer4_out_V_61_reg_1894                                                                |   16|   0|   16|          0|
    |layer4_out_V_62_reg_1899                                                                |   16|   0|   16|          0|
    |layer4_out_V_63_reg_1904                                                                |   16|   0|   16|          0|
    |layer4_out_V_6_reg_1619                                                                 |   16|   0|   16|          0|
    |layer4_out_V_7_reg_1624                                                                 |   16|   0|   16|          0|
    |layer4_out_V_8_reg_1629                                                                 |   16|   0|   16|          0|
    |layer4_out_V_9_reg_1634                                                                 |   16|   0|   16|          0|
    |layer4_out_V_reg_1589                                                                   |   16|   0|   16|          0|
    |layer5_out_V_10_reg_1959                                                                |   16|   0|   16|          0|
    |layer5_out_V_11_reg_1964                                                                |   16|   0|   16|          0|
    |layer5_out_V_12_reg_1969                                                                |   16|   0|   16|          0|
    |layer5_out_V_13_reg_1974                                                                |   16|   0|   16|          0|
    |layer5_out_V_14_reg_1979                                                                |   16|   0|   16|          0|
    |layer5_out_V_15_reg_1984                                                                |   16|   0|   16|          0|
    |layer5_out_V_16_reg_1989                                                                |   16|   0|   16|          0|
    |layer5_out_V_17_reg_1994                                                                |   16|   0|   16|          0|
    |layer5_out_V_18_reg_1999                                                                |   16|   0|   16|          0|
    |layer5_out_V_19_reg_2004                                                                |   16|   0|   16|          0|
    |layer5_out_V_1_reg_1914                                                                 |   16|   0|   16|          0|
    |layer5_out_V_20_reg_2009                                                                |   16|   0|   16|          0|
    |layer5_out_V_21_reg_2014                                                                |   16|   0|   16|          0|
    |layer5_out_V_22_reg_2019                                                                |   16|   0|   16|          0|
    |layer5_out_V_23_reg_2024                                                                |   16|   0|   16|          0|
    |layer5_out_V_24_reg_2029                                                                |   16|   0|   16|          0|
    |layer5_out_V_25_reg_2034                                                                |   16|   0|   16|          0|
    |layer5_out_V_26_reg_2039                                                                |   16|   0|   16|          0|
    |layer5_out_V_27_reg_2044                                                                |   16|   0|   16|          0|
    |layer5_out_V_28_reg_2049                                                                |   16|   0|   16|          0|
    |layer5_out_V_29_reg_2054                                                                |   16|   0|   16|          0|
    |layer5_out_V_2_reg_1919                                                                 |   16|   0|   16|          0|
    |layer5_out_V_30_reg_2059                                                                |   16|   0|   16|          0|
    |layer5_out_V_31_reg_2064                                                                |   16|   0|   16|          0|
    |layer5_out_V_3_reg_1924                                                                 |   16|   0|   16|          0|
    |layer5_out_V_4_reg_1929                                                                 |   16|   0|   16|          0|
    |layer5_out_V_5_reg_1934                                                                 |   16|   0|   16|          0|
    |layer5_out_V_6_reg_1939                                                                 |   16|   0|   16|          0|
    |layer5_out_V_7_reg_1944                                                                 |   16|   0|   16|          0|
    |layer5_out_V_8_reg_1949                                                                 |   16|   0|   16|          0|
    |layer5_out_V_9_reg_1954                                                                 |   16|   0|   16|          0|
    |layer5_out_V_reg_1909                                                                   |   16|   0|   16|          0|
    |layer7_out_V_10_reg_2119                                                                |   16|   0|   16|          0|
    |layer7_out_V_11_reg_2124                                                                |   16|   0|   16|          0|
    |layer7_out_V_12_reg_2129                                                                |   16|   0|   16|          0|
    |layer7_out_V_13_reg_2134                                                                |   16|   0|   16|          0|
    |layer7_out_V_14_reg_2139                                                                |   16|   0|   16|          0|
    |layer7_out_V_15_reg_2144                                                                |   16|   0|   16|          0|
    |layer7_out_V_16_reg_2149                                                                |   16|   0|   16|          0|
    |layer7_out_V_17_reg_2154                                                                |   16|   0|   16|          0|
    |layer7_out_V_18_reg_2159                                                                |   16|   0|   16|          0|
    |layer7_out_V_19_reg_2164                                                                |   16|   0|   16|          0|
    |layer7_out_V_1_reg_2074                                                                 |   16|   0|   16|          0|
    |layer7_out_V_20_reg_2169                                                                |   16|   0|   16|          0|
    |layer7_out_V_21_reg_2174                                                                |   16|   0|   16|          0|
    |layer7_out_V_22_reg_2179                                                                |   16|   0|   16|          0|
    |layer7_out_V_23_reg_2184                                                                |   16|   0|   16|          0|
    |layer7_out_V_24_reg_2189                                                                |   16|   0|   16|          0|
    |layer7_out_V_25_reg_2194                                                                |   16|   0|   16|          0|
    |layer7_out_V_26_reg_2199                                                                |   16|   0|   16|          0|
    |layer7_out_V_27_reg_2204                                                                |   16|   0|   16|          0|
    |layer7_out_V_28_reg_2209                                                                |   16|   0|   16|          0|
    |layer7_out_V_29_reg_2214                                                                |   16|   0|   16|          0|
    |layer7_out_V_2_reg_2079                                                                 |   16|   0|   16|          0|
    |layer7_out_V_30_reg_2219                                                                |   16|   0|   16|          0|
    |layer7_out_V_31_reg_2224                                                                |   16|   0|   16|          0|
    |layer7_out_V_3_reg_2084                                                                 |   16|   0|   16|          0|
    |layer7_out_V_4_reg_2089                                                                 |   16|   0|   16|          0|
    |layer7_out_V_5_reg_2094                                                                 |   16|   0|   16|          0|
    |layer7_out_V_6_reg_2099                                                                 |   16|   0|   16|          0|
    |layer7_out_V_7_reg_2104                                                                 |   16|   0|   16|          0|
    |layer7_out_V_8_reg_2109                                                                 |   16|   0|   16|          0|
    |layer7_out_V_9_reg_2114                                                                 |   16|   0|   16|          0|
    |layer7_out_V_reg_2069                                                                   |   16|   0|   16|          0|
    |layer8_out_V_10_reg_2279                                                                |   16|   0|   16|          0|
    |layer8_out_V_11_reg_2284                                                                |   16|   0|   16|          0|
    |layer8_out_V_12_reg_2289                                                                |   16|   0|   16|          0|
    |layer8_out_V_13_reg_2294                                                                |   16|   0|   16|          0|
    |layer8_out_V_14_reg_2299                                                                |   16|   0|   16|          0|
    |layer8_out_V_15_reg_2304                                                                |   16|   0|   16|          0|
    |layer8_out_V_16_reg_2309                                                                |   16|   0|   16|          0|
    |layer8_out_V_17_reg_2314                                                                |   16|   0|   16|          0|
    |layer8_out_V_18_reg_2319                                                                |   16|   0|   16|          0|
    |layer8_out_V_19_reg_2324                                                                |   16|   0|   16|          0|
    |layer8_out_V_1_reg_2234                                                                 |   16|   0|   16|          0|
    |layer8_out_V_20_reg_2329                                                                |   16|   0|   16|          0|
    |layer8_out_V_21_reg_2334                                                                |   16|   0|   16|          0|
    |layer8_out_V_22_reg_2339                                                                |   16|   0|   16|          0|
    |layer8_out_V_23_reg_2344                                                                |   16|   0|   16|          0|
    |layer8_out_V_24_reg_2349                                                                |   16|   0|   16|          0|
    |layer8_out_V_25_reg_2354                                                                |   16|   0|   16|          0|
    |layer8_out_V_26_reg_2359                                                                |   16|   0|   16|          0|
    |layer8_out_V_27_reg_2364                                                                |   16|   0|   16|          0|
    |layer8_out_V_28_reg_2369                                                                |   16|   0|   16|          0|
    |layer8_out_V_29_reg_2374                                                                |   16|   0|   16|          0|
    |layer8_out_V_2_reg_2239                                                                 |   16|   0|   16|          0|
    |layer8_out_V_30_reg_2379                                                                |   16|   0|   16|          0|
    |layer8_out_V_31_reg_2384                                                                |   16|   0|   16|          0|
    |layer8_out_V_3_reg_2244                                                                 |   16|   0|   16|          0|
    |layer8_out_V_4_reg_2249                                                                 |   16|   0|   16|          0|
    |layer8_out_V_5_reg_2254                                                                 |   16|   0|   16|          0|
    |layer8_out_V_6_reg_2259                                                                 |   16|   0|   16|          0|
    |layer8_out_V_7_reg_2264                                                                 |   16|   0|   16|          0|
    |layer8_out_V_8_reg_2269                                                                 |   16|   0|   16|          0|
    |layer8_out_V_9_reg_2274                                                                 |   16|   0|   16|          0|
    |layer8_out_V_reg_2229                                                                   |   16|   0|   16|          0|
    |zext_ln386_reg_1570                                                                     |   13|   0|   64|         51|
    |zext_ln386_reg_1570                                                                     |   64|  32|   64|         51|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                   | 3513|  32| 3564|        102|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_continue         |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|in_buf_address0     |  out|   13|   ap_memory|        in_buf|         array|
|in_buf_ce0          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_q0           |   in|  256|   ap_memory|        in_buf|         array|
|i                   |   in|   13|     ap_none|             i|        scalar|
|out_buf_0_address0  |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_ce0       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_we0       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_d0        |  out|   16|   ap_memory|     out_buf_0|         array|
|out_buf_1_address0  |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_ce0       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_we0       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_d0        |  out|   16|   ap_memory|     out_buf_1|         array|
|out_buf_2_address0  |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_ce0       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_we0       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_d0        |  out|   16|   ap_memory|     out_buf_2|         array|
|out_buf_3_address0  |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_ce0       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_we0       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_d0        |  out|   16|   ap_memory|     out_buf_3|         array|
|out_buf_4_address0  |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_ce0       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_we0       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_d0        |  out|   16|   ap_memory|     out_buf_4|         array|
+--------------------+-----+-----+------------+--------------+--------------+

