5 14 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.2.vcd) 2 -o (null_stmt1.2.cdd) 2 -v (null_stmt1.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.2.v 10 34 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.u$0 "main.u$0" 0 null_stmt1.2.v 14 23 1
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 a
2 4 15 10008 1 37 16 2 3
2 5 16 50008 1 0 21004 0 0 1 16 0 0
2 6 16 10001 0 1 1410 0 0 1 1 b
2 7 16 10008 1 37 16 5 6
2 8 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 50005 1 1 1014 0 0 1 1 a
2 11 18 10007 1 39 26 10 0
2 12 22 50008 1 0 21008 0 0 1 16 1 0
2 13 22 10001 0 1 1410 0 0 1 1 a
2 14 22 10008 1 37 1a 12 13
2 15 19 7000a 0 0 21010 0 0 1 16 1 0
2 16 19 30003 0 1 1410 0 0 1 1 b
2 17 19 3000a 0 37 32 15 16
4 14 0 0 0
4 17 6 14 14
4 11 0 17 14
4 9 0 11 0
4 7 0 9 9
4 4 11 7 7
3 1 main.u$1 "main.u$1" 0 null_stmt1.2.v 25 32 1
