{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481803046326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481803046326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 19:57:24 2016 " "Processing started: Thu Dec 15 19:57:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481803046326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481803046326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer_version -c sc_computer_version " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer_version -c sc_computer_version" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481803046326 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481803046943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803046996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803046996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803046996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803046996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_test " "Found entity 1: sc_computer_test" {  } { { "sc_computer_test.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_computer_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "sc_computer.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/learning/courses/digital/cpu/created/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "E:/learning/courses/digital/cpu/created/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "E:/learning/courses/digital/cpu/created/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "E:/learning/courses/digital/cpu/created/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "E:/learning/courses/digital/cpu/created/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "E:/learning/courses/digital/cpu/created/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/learning/courses/digital/cpu/created/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_version.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_version.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_version " "Found entity 1: sc_computer_version" {  } { { "sc_computer_version.bdf" "" { Schematic "E:/learning/courses/digital/cpu/created/sc_computer_version.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/learning/courses/digital/cpu/created/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "E:/learning/courses/digital/cpu/created/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_datamem_enable sc_datamem.v(23) " "Verilog HDL Implicit Net warning at sc_datamem.v(23): created implicit net for \"write_datamem_enable\"" {  } { { "sc_datamem.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_datamem.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_io_output_reg_enable sc_datamem.v(24) " "Verilog HDL Implicit Net warning at sc_datamem.v(24): created implicit net for \"write_io_output_reg_enable\"" {  } { { "sc_datamem.v" "" { Text "E:/learning/courses/digital/cpu/created/sc_datamem.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481803047043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sc_computer_version " "Elaborating entity \"sc_computer_version\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481803047092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer_test sc_computer_test:inst " "Elaborating entity \"sc_computer_test\" for hierarchy \"sc_computer_test:inst\"" {  } { { "sc_computer_version.bdf" "inst" { Schematic "E:/learning/courses/digital/cpu/created/sc_computer_version.bdf" { { 184 560 760 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_computer sc_computer_test:inst\|sc_computer:i1 " "Elaborating entity \"sc_computer\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\"" {  } { { "sc_computer_test.v" "i1" { Text "E:/learning/courses/digital/cpu/created/sc_computer_test.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\"" {  } { { "sc_computer.v" "cpu" { Text "E:/learning/courses/digital/cpu/created/sc_computer.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|dff32:ip\"" {  } { { "sc_cpu.v" "ip" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|sc_cu:cu\"" {  } { { "sc_cpu.v" "cu" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "sc_cpu.v" "alu_b" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "sc_cpu.v" "reg_wn" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "sc_cpu.v" "nextpc" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|regfile:rf\"" {  } { { "sc_cpu.v" "rf" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047112 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "E:/learning/courses/digital/cpu/created/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481803047112 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_cpu:cpu|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_cpu:cpu\|alu:al_unit\"" {  } { { "sc_cpu.v" "al_unit" { Text "E:/learning/courses/digital/cpu/created/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\"" {  } { { "sc_computer.v" "imem" { Text "E:/learning/courses/digital/cpu/created/sc_computer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "sc_instmen.v" "irom" { Text "E:/learning/courses/digital/cpu/created/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "E:/learning/courses/digital/cpu/created/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "E:/learning/courses/digital/cpu/created/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047158 ""}  } { { "lpm_rom_irom.v" "" { Text "E:/learning/courses/digital/cpu/created/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481803047158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuf1 " "Found entity 1: altsyncram_tuf1" {  } { { "db/altsyncram_tuf1.tdf" "" { Text "E:/learning/courses/digital/cpu/created/db/altsyncram_tuf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuf1 sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated " "Elaborating entity \"altsyncram_tuf1\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\"" {  } { { "sc_computer.v" "dmem" { Text "E:/learning/courses/digital/cpu/created/sc_computer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "sc_datamem.v" "dram" { Text "E:/learning/courses/digital/cpu/created/sc_datamem.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/learning/courses/digital/cpu/created/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/learning/courses/digital/cpu/created/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sc_datamem.mif " "Parameter \"init_file\" = \"sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047259 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "E:/learning/courses/digital/cpu/created/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481803047259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpo1 " "Found entity 1: altsyncram_lpo1" {  } { { "db/altsyncram_lpo1.tdf" "" { Text "E:/learning/courses/digital/cpu/created/db/altsyncram_lpo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481803047328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481803047328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpo1 sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_lpo1:auto_generated " "Elaborating entity \"altsyncram_lpo1\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_lpo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_output_reg:io_output_regx2\"" {  } { { "sc_datamem.v" "io_output_regx2" { Text "E:/learning/courses/digital/cpu/created/sc_datamem.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\"" {  } { { "sc_datamem.v" "io_input_regx2" { Text "E:/learning/courses/digital/cpu/created/sc_datamem.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\"" {  } { { "io_input_reg.v" "io_input_mux2x32" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481803047343 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(30) " "Verilog HDL Case Statement warning at io_input_reg.v(30): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(30) " "Verilog HDL Always Construct warning at io_input_reg.v(30): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(30) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(30) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(30) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(30) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(30) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(30) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(30) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(30) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(30) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(30) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(30) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(30) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(30) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(30) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(30) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(30) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(30) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(30) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(30) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(30) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(30) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(30) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(30) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(30) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(30) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(30) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(30) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(30) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(30) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(30) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(30) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(30) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481803047343 "|sc_computer_version|sc_computer_test:inst|sc_computer:i1|sc_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] " "Latch sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_tuf1.tdf" "" { Text "E:/learning/courses/digital/cpu/created/db/altsyncram_tuf1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481803051163 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481803051163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] " "Latch sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_tuf1.tdf" "" { Text "E:/learning/courses/digital/cpu/created/db/altsyncram_tuf1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481803051163 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481803051163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] " "Latch sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_tuf1.tdf" "" { Text "E:/learning/courses/digital/cpu/created/db/altsyncram_tuf1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481803051163 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481803051163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] " "Latch sc_computer_test:inst\|sc_computer:i1\|sc_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal sc_computer_test:inst\|sc_computer:i1\|sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_tuf1.tdf" "" { Text "E:/learning/courses/digital/cpu/created/db/altsyncram_tuf1.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481803051163 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/created/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481803051163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481803055696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481803057815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481803057815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2683 " "Implemented 2683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481803058116 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481803058116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2577 " "Implemented 2577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481803058116 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481803058116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481803058116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481803058169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 19:57:38 2016 " "Processing ended: Thu Dec 15 19:57:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481803058169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481803058169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481803058169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481803058169 ""}
