
---------- Begin Simulation Statistics ----------
final_tick                                83331378500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   208281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   481.06                       # Real time elapsed on the host
host_tick_rate                              173223054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083331                       # Number of seconds simulated
sim_ticks                                 83331378500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617808                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095614                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103654                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728093                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             996                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              704                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478191                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666628                       # CPI: cycles per instruction
system.cpu.discardedOps                        190783                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610409                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403309                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001631                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34134044                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600014                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166662757                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132528713                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416941                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            258                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38042                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33816                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85189                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38042                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25109760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25109760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123231                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123231    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123231                       # Request fanout histogram
system.membus.respLayer1.occupancy         1152203000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           842334500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       730402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          501                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288976                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288975                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           629                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       144640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174799872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174944512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107012                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9336192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           815803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000528                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815372     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    431      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             815803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2024398500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770404995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1572500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585365                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 190                       # number of overall hits
system.l2.overall_hits::.cpu.data              585365                       # number of overall hits
system.l2.overall_hits::total                  585555                       # number of overall hits
system.l2.demand_misses::.cpu.inst                439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122797                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123236                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               439                       # number of overall misses
system.l2.overall_misses::.cpu.data            122797                       # number of overall misses
system.l2.overall_misses::total                123236                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11196306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11234801500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11196306500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11234801500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708162                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708162                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.697933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.697933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87687.927107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91177.361825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91164.931514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87687.927107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91177.361825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91164.931514                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72939                       # number of writebacks
system.l2.writebacks::total                     72939                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123231                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9968037000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10002142000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9968037000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10002142000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.697933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.697933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77687.927107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81178.228223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81165.794321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77687.927107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81178.228223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81165.794321                       # average overall mshr miss latency
system.l2.replacements                         107012                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657463                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657463                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          475                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              475                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          475                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          475                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            203787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203787                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85189                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7922595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7922595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93000.217164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93000.217164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7070705500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7070705500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83000.217164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83000.217164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.697933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.697933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87687.927107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87687.927107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34105000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.697933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.697933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77687.927107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77687.927107                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3273711000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3273711000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87048.261008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87048.261008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2897331500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2897331500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77050.541180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77050.541180                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.981475                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.481426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.236780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.484795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15837.259900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6494                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11457540                       # Number of tag accesses
system.l2.tags.data_accesses                 11457540                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15717376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15773568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9336192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9336192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72939                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72939                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            674320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188612936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189287256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       674320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           674320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112036932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112036932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112036932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           674320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188612936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301324188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003407979500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72939                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246462                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4608358250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1232150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9228920750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18700.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37450.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.506546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.965439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.074524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3507      4.81%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44519     61.09%     65.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4644      6.37%     72.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1702      2.34%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1421      1.95%     76.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1774      2.43%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          904      1.24%     80.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          845      1.16%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13554     18.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.030031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.304212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.259847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8766     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           22      0.25%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.590490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6399     72.79%     72.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.35%     73.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2137     24.31%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.38%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              172      1.96%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15771520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9334208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15773568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9336192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83331334000                       # Total gap between requests
system.mem_ctrls.avgGap                     424791.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15715328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9334208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 674319.818194295280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188588359.905746668577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112013123.603853508830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29910000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9199010750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1912232283250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34066.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37457.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13108435.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257218500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136688310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           877184700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377964540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17460757560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17295453600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42983144490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.809834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44764950750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35783907750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263158980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139853340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882325500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383356800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577877280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17737007490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17062822080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43046401470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.568935                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44158749500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36390109000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050498                       # number of overall hits
system.cpu.icache.overall_hits::total         8050498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          629                       # number of overall misses
system.cpu.icache.overall_misses::total           629                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42200500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42200500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42200500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42200500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051127                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67091.414944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67091.414944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67091.414944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67091.414944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          501                       # number of writebacks
system.cpu.icache.writebacks::total               501                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          629                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41571500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41571500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66091.414944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66091.414944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66091.414944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66091.414944                       # average overall mshr miss latency
system.cpu.icache.replacements                    501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           629                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42200500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42200500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67091.414944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67091.414944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41571500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66091.414944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66091.414944                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.709890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051127                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               629                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12799.883943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.709890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102883                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102883                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51312426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51312426                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51313025                       # number of overall hits
system.cpu.dcache.overall_hits::total        51313025                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747555                       # number of overall misses
system.cpu.dcache.overall_misses::total        747555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21248568000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21248568000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21248568000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21248568000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052161                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052161                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060580                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014359                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014359                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28724.567582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28724.567582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28424.086522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28424.086522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657463                       # number of writebacks
system.cpu.dcache.writebacks::total            657463                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18111149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18111149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18442454500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18442454500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25718.501804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25718.501804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26042.705624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26042.705624                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40684200                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40684200                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8171542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8171542000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19555.272107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19555.272107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2638                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2638                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7613085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7613085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18334.577621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18334.577621                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       321866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       321866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13077026000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13077026000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40628.789621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40628.789621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10498064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10498064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36328.497868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36328.497868                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    331305500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    331305500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83768.773704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83768.773704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.322114                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021262                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.459654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.322114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104829473                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104829473                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83331378500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
