Quartus Prime Archive log --	D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/DE1_SoC_Lab9_tmp_archive.qarlog

Archive:	D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/DE1_SoC_Lab9_tmp_archive.qar
Date:		Tue Apr 15 19:49:59 2025
Quartus Prime		18.1.0 Build 625 09/12/2018 SJ Lite Edition

	=========== Files Selected: ===========
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/DE1_SoC_Lab9.qpf
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/DE1_SoC_Lab9.qsf
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/DE1_SoC_Lab9.vhd
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/audio_filter.vhd
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/audio_filter_hw.tcl
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/multiplier.cmp
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/multiplier.qip
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/multiplier.vhd
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/multiplier_inst.vhd
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system.qsys
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system.sopcinfo
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/nios_system.cmp
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/nios_system.debuginfo
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/nios_system.qip
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/nios_system.regmap
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/nios_system.vhd
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_default_burst_converter.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_incr_burst_converter.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_master_agent.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_master_translator.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_reset_controller.sdc
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_reset_controller.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_reset_synchronizer.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_audio_bit_counter.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_audio_in_deserializer.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_audio_out_serializer.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_clock_edge.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_slow_clock_generator.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_up_sync_fifo.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/audio_filter.vhd
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_audio_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_audio_and_video_config_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_irq_mapper.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_key.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_ledr.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_007.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_ociram_default_contents.mif
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_a.mif
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_b.mif
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_onchip_memory2_1.hex
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_onchip_memory2_1.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_pin.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_sw.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_sys_sdram_pll_0.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_sys_sdram_pll_0_sys_pll.qip
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_sys_sdram_pll_0_sys_pll.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_sysid.v
D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/nios_system/synthesis/submodules/nios_system_timer_0.v
c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 102 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Tue Apr 15 19:50:01 2025
Source archive file:	D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab9/DE1_SoC_Lab9_tmp_archive.qar
Archive was extracted into	D:/Documents/RIT - Year 5/CPET-561/DE1_SoC_Lab10/
		 - successfully.
