<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_uart16550_v1_02_a</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>uart</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXRDYn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RxrdyN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>OUT1n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Out1N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>OUT2n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Out2N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DSRn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DsrN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DTRn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DtrN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CTSn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CtsN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DDIS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Ddis</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Rclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DCDn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DcdN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RI</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RiN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RTSn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RtsN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>XIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Xin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXRDYn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TxrdyN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>XOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Xout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BAUDOUTn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BaudoutN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Sout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Sin</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_uart16550</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>37714185</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>axi_uart16550</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>37714185</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b02c47d0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IP2INTC_Irpt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Freeze</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BaudoutN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CtsN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DcdN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ddis</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DsrN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DtrN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Out1N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Out2N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Rclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RiN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RtsN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RxrdyN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Sin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Sout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TxrdyN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Xin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Xout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>C_FAMILY</spirit:name>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_FAMILY">virtex6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ACLK_FREQ_HZ</spirit:name>
        <spirit:displayName>C S Axi Aclk Freq Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">13</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:minimum="32" spirit:maximum="128" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_IS_A_16550</spirit:name>
        <spirit:displayName>C Is A 16550</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_IS_A_16550" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HAS_EXTERNAL_XIN</spirit:name>
        <spirit:displayName>C Has External Xin</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_EXTERNAL_XIN" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_HAS_EXTERNAL_RCLK</spirit:name>
        <spirit:displayName>C Has External Rclk</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_HAS_EXTERNAL_RCLK" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_EXTERNAL_XIN_CLK_HZ</spirit:name>
        <spirit:displayName>C External Xin Clk Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_EXTERNAL_XIN_CLK_HZ">25000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>C_INSTANCE</spirit:name>
        <spirit:displayName>C Instance</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_INSTANCE">axi_uart16550_inst</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/xuart_tx_load_sm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/rx16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/tx16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/muxf_struct_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/tx_fifo_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/rx_fifo_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/rx_fifo_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/family.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/uart16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/ipic_if.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/xuart.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/axi_uart16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0bf5782b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/proc_common_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/family_support.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/ipif_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_lite_ipif_v2_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/xuart_tx_load_sm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/rx16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/tx16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/muxf_struct_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/tx_fifo_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/rx_fifo_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/rx_fifo_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_iic_0/proc_common_v4_0/hdl/src/vhdl/family.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>proc_common_v4_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/uart16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/ipic_if.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/xuart.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi_uart16550_v1_02_a</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vhdl/axi_uart16550.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_uart16550_v1_02_a_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b02c47d0</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_uart16550_v1_02_a_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ACLK_FREQ_HZ</spirit:name>
      <spirit:displayName>C S Axi Aclk Freq Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ACLK_FREQ_HZ">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">13</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:minimum="32" spirit:maximum="128" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_IS_A_16550</spirit:name>
      <spirit:displayName>C Is A 16550</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_IS_A_16550" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_HAS_EXTERNAL_XIN</spirit:name>
      <spirit:displayName>C Has External Xin</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_HAS_EXTERNAL_XIN" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_HAS_EXTERNAL_RCLK</spirit:name>
      <spirit:displayName>C Has External Rclk</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_HAS_EXTERNAL_RCLK" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_EXTERNAL_XIN_CLK_HZ</spirit:name>
      <spirit:displayName>C External Xin Clk Hz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_EXTERNAL_XIN_CLK_HZ">25000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_INSTANCE</spirit:name>
      <spirit:displayName>C Instance</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.C_INSTANCE">axi_uart16550_inst</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_uart16550_v1_02_a_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-01-25T06:30:16Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d1e310_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25dce1c1_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e77813_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d32302_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccf7307_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165ab179_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c80ac7_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15576cf5_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d988b92_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d310dcd_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccf4634_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b59722_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3312717e_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4092fd1_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474d988b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d46ca7b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149e509e_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30eb389b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed8a62b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df02ec2_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ba6fc6_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cd7c1c_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7073fe27_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21616d92_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430a9459_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4ab6ef_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d70e904_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fffff2c_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f737276_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a750898_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e6d1e0_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd8d7e9_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373776da_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d294629_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2022c9_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c1e3be_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1090ffdd_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebe2da4_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bd977b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4411ed19_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2c8e5e_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f2203c_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a9e237_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c22259f_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f96117_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1beb6c_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc24112_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435dcf54_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66df0047_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c40e7ba_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7e9ba_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593d494d_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765fd16d_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76779285_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6172b7_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bcbe7b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d1e254_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c99a4a7_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141ba1b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5408f7a7_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce17808_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfb8f89_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9735db_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2737cda2_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2b7db1_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de74720_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533cf6b6_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590b0c4d_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa6f3f2_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf724d5_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5043d2dc_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59191299_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fefb373_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a41e3a_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cc1e4b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcb1a53_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c19e0e5_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189f749e_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d2afef_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b705be_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c79b0ba_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5314f27d_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e8b21e_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d7810d_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4779f90d_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b7d08a_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deebb57_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43620df1_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675f1de1_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d742b6a_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d34b12b_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b52a71a_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b419656_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9fb5cf_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328061b2_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55819624_ARCHIVE_LOCATION">/home/artem/embedded/fpga/sp7_time_and_freq_sync/src/ip/axi_uart16550_v1_02_a_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="44ceaaa5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="4f2328e5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1d77e462"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c8c7f16a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6e8327fb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b1919465"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
