SIRFSOC_SPI_FIFO_THD_MASK	,	F_39
chipselect	,	V_191
cpu_to_be32	,	F_16
of_match_node	,	F_53
txfifo_data	,	V_12
SIRFSOC_USP_CS_HIGH_VALID	,	V_102
DIV_ROUND_UP	,	F_38
spi_sirfsoc_cmd_transfer	,	F_14
"SPI reset failed!\n"	,	L_7
SIRFSOC_MAX_CMD_BYTES	,	V_48
len	,	V_39
dev	,	V_53
DMA_MEM_TO_DEV	,	V_78
gpio_is_valid	,	F_44
"Speed %d not supported\n"	,	L_3
DMA_FROM_DEVICE	,	V_67
SIRFSOC_SPI_FIFO_START	,	V_44
dat_max_frm_len	,	V_58
SIRFSOC_USP_RX_DATA_OFFSET	,	V_147
wait_for_completion_timeout	,	F_17
gpio_request	,	F_45
SIRFSOC_SPI_TRAN_MSB	,	V_103
SPI_CS_HIGH	,	V_95
SIRFSOC_USP_TX_FRAME_OFFSET	,	V_143
free_master	,	V_188
SIRFSOC_SPI_RX_DMA_FLUSH	,	V_165
SIRFSOC_USP_CLK_12_15_OFFSET	,	V_157
spi_bitbang_stop	,	F_76
SIRFSOC_SPI_TRAN_DAT_FORMAT_8	,	V_132
SIRFSOC_SPI_CMD_MODE	,	V_163
data_units	,	V_81
SIRFSOC_SPI_FRM_END_INT_EN	,	V_50
of_node	,	V_184
GFP_KERNEL	,	V_171
SPI_CPOL	,	V_105
device	,	V_210
spi_master_get_devdata	,	F_15
dmaengine_prep_slave_single	,	F_21
SIRFSOC_USP_TX_SHIFTER_OFFSET	,	V_145
regval	,	V_93
rx	,	V_8
hw_cs	,	V_92
rx_dma_io_ctrl	,	V_166
min	,	F_27
spi_sirfsoc_transfer	,	F_30
spi_cmd	,	V_49
setup_transfer	,	V_192
"Unable to allocate SPI master\n"	,	L_8
rx_desc	,	V_55
fifo_level_chk_mask	,	V_186
completion	,	V_32
devm_ioremap_resource	,	F_57
u8	,	T_2
usp_rx_frame_ctrl	,	V_158
SIRFSOC_SPI_CMD_TX_EN	,	V_51
irq	,	V_14
spi_ctrl	,	V_59
regs	,	V_4
ENOENT	,	V_169
spi_device	,	V_34
spi_master_suspend	,	F_79
sspi	,	V_2
spi_sirfsoc_setup_transfer	,	F_37
cs	,	V_170
t	,	V_37
usp_mode1	,	V_5
spi_stat	,	V_16
txfifo_op	,	V_43
dma_release_channel	,	F_72
SIRFSOC_SPI_CS_IDLE_STAT	,	V_101
usp_mode2	,	V_127
SIRFSOC_SPI_FIFO_EMPTY_MASK	,	F_29
usp_tx_frame_ctrl	,	V_155
SIRFSOC_SPI_FIFO_FULL_MASK	,	F_28
platform_device	,	V_174
tx_buf	,	V_65
SIRFSOC_SPI_MUL_DAT_MODE	,	V_61
tx	,	V_11
spi_sirfsoc_chipselect	,	F_33
DRIVER_NAME	,	V_173
reinit_completion	,	F_31
word_width	,	V_45
cs_gpio	,	V_100
max_speed_hz	,	V_129
SIRFSOC_SPI_RX_IO_DMA	,	V_31
dmaengine_submit	,	F_22
SIRFSOC_SPI_TRAN_DAT_FORMAT_32	,	V_135
free_clk	,	V_209
SIRFSOC_USP_TFS_IO_INPUT	,	V_120
SIRFSOC_USP_TX_DATA_MASK	,	V_137
platform_get_irq	,	F_60
ret	,	V_168
fifo_size	,	V_82
SIRFSOC_SPI_FIFO_LC_OFFSET	,	V_113
SIRFSOC_SPI_FIFO_LEVEL_CHK_MASK	,	F_36
SIRFSOC_USP_TXD_DELAY_OFFSET	,	V_162
SIRFSOC_USP_RX_SHIFTER_MASK	,	V_151
spi_get_ctldata	,	F_42
hwinit	,	V_208
tx_chan	,	V_77
ilog2	,	F_55
"tx"	,	L_11
SIRFSOC_USP_TX_DATA_OFFSET	,	V_138
clk_get_rate	,	F_66
txfifo_level_chk	,	V_115
dma_async_tx_descriptor	,	V_54
spi_sirfsoc_tx_word_u8	,	F_5
dst_start	,	V_64
SIRFSOC_USP_CLK_DIVISOR_OFFSET	,	V_160
callback_param	,	V_74
SIRFSOC_USP_RXD_FALLING_EDGE	,	V_111
platform_get_resource	,	F_56
SIRFSOC_SPI_FIFO_THD_OFFSET	,	V_136
"can not allocate tx dma channel\n"	,	L_12
usp_pin_io_data	,	V_98
rxfifo_data	,	V_9
SIRFSOC_USP_CLK_10_11_OFFSET	,	V_154
txfifo_ctrl	,	V_123
dma_map_single	,	F_20
rx_frm_ctl	,	V_126
SIRFSOC_USP_SCLK_IDLE_STAT	,	V_107
SIRFSOC_SPI_FRM_END	,	V_20
timeout	,	V_38
SPI_BPW_MASK	,	F_62
dev_err	,	F_18
usp_int_en_clr	,	V_29
kmalloc	,	F_43
SIRFSOC_SPI_TRAN_DAT_FORMAT_12	,	V_133
of_device_id	,	V_181
spi_sirfsoc_tx_word_u16	,	F_7
tx_done	,	V_21
SIRFSOC_SPI_TRAN_DAT_FORMAT_16	,	V_134
SIRFSOC_USP_TX_SHIFTER_MASK	,	V_144
SIRFSOC_SPI_FIFO_RESET	,	V_42
dma_complete	,	V_33
SIRFSOC_USP_RX_FRAME_OFFSET	,	V_150
"transfer timeout\n"	,	L_2
clk_disable_unprepare	,	F_70
txrx_bufs	,	V_193
speed_hz	,	V_128
spi_set_ctldata	,	F_46
src_start	,	V_75
txfifo_st	,	V_83
setup	,	V_194
SIRFSOC_SPI_TX_UFLOW	,	V_25
spi_sirfsoc_probe	,	F_50
clk_disable	,	F_80
base	,	V_3
ENOMEM	,	V_172
spi_sirfsoc_rx_word_u16	,	F_6
dev_get_drvdata	,	F_78
dev_info	,	F_69
rxfifo_ctrl	,	V_124
bus_num	,	V_196
spi_master_put	,	F_73
SIRFSOC_SPI_CMD_BYTE_NUM	,	F_40
spi_sirfsoc_tx_word_u32	,	F_9
spi_sirfsoc_dma_fini_callback	,	F_13
hz	,	V_122
spi_master	,	V_176
SIRFSOC_USP_TXD_FALLING_EDGE	,	V_110
rxfifo_level_chk	,	V_116
clk_put	,	F_71
SPI_CPHA	,	V_108
tx_frm_ctl	,	V_125
spi_sirfsoc_rx_word_u8	,	F_4
id	,	V_197
DMA_TO_DEVICE	,	V_76
rx_chan	,	V_69
dma_request_slave_channel	,	F_63
left_tx_word	,	V_13
device_reset	,	F_51
clk	,	V_206
free_tx_dma	,	V_207
bitbang	,	V_190
clk_enable	,	F_82
sirfsoc_spi	,	V_1
"cmd transfer timeout\n"	,	L_1
SIRFSOC_USP_TX_SYNC_OFFSET	,	V_141
SIRFSOC_USP_TX_SYNC_MASK	,	V_140
SIRFSOC_USP_TFS_IO_MODE	,	V_119
"rx"	,	L_9
IRQ_HANDLED	,	V_23
dma_unmap_single	,	F_25
SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN	,	V_85
"can not allocate rx dma channel\n"	,	L_10
SIRF_USP_SPI_A7	,	V_28
SIRFSOC_SPI_TX_EN	,	V_80
SIRFSOC_USP_RX_SHIFTER_OFFSET	,	V_152
cmd	,	V_40
fifo_full_offset	,	V_185
SIRFSOC_USP_EN	,	V_6
SPI_MASTER_MUST_RX	,	V_202
spi_bitbang_start	,	F_68
sirfsoc_usp_hwinit	,	F_1
SIRFSOC_USP_RX_DATA_MASK	,	V_146
SIRFSOC_SPI_CS_IO_OUT	,	V_96
ENODEV	,	V_204
SIRFSOC_SPI_DRV_POS_EDGE	,	V_109
kfree	,	F_49
flags	,	V_201
tx_rx_en	,	V_52
SIRFSOC_SPI_TXFIFO_EMPTY	,	V_30
spi_comp_data	,	V_180
init_completion	,	F_67
spi_sirfsoc_resume	,	F_81
SIRF_REAL_SPI	,	V_19
SIRFSOC_USP_TX_FRAME_MASK	,	V_142
tx_dma_io_ctrl	,	V_164
mode_bits	,	V_198
spi_sirfsoc_of_match	,	V_183
bits_per_word	,	V_121
"bpw %d not supported\n"	,	L_4
BITBANG_CS_INACTIVE	,	V_97
u16	,	T_3
BITBANG_CS_ACTIVE	,	V_94
SIRFSOC_USP_RX_FRAME_MASK	,	V_149
SIRFSOC_SPI_IO_MODE_SEL	,	V_167
clk_prepare_enable	,	F_65
gpio_direction_output	,	F_34
spi_sirfsoc_dma_transfer	,	F_19
rx_done	,	V_26
rxfifo_st	,	V_89
SIRF_USP_SPI_P2	,	V_27
tx_word	,	V_84
EINVAL	,	V_131
spi_sirfsoc_cleanup	,	F_47
DMA_DEV_TO_MEM	,	V_70
ctrl_freq	,	V_130
spi_sirfsoc_config_mode	,	F_35
complete	,	F_11
SIRFSOC_SPI_RX_OFLOW_INT_EN	,	V_87
tx_by_cmd	,	V_18
DMA_BIDIRECTIONAL	,	V_68
SIRFSOC_USP_CLK_DIVISOR_MASK	,	V_159
IS_DMA_VALID	,	F_32
data	,	V_7
"no valid gpio\n"	,	L_5
int_en	,	V_22
SIRFSOC_USP_RXD_DELAY_LEN	,	V_148
SIRFSOC_USP_TXD_DELAY_LEN	,	V_139
spi_sirfsoc_pio_transfer	,	F_26
SIRFSOC_USP_CS_HIGH_VALUE	,	V_99
mode	,	V_46
pdev	,	V_175
gpio_free	,	F_48
left_rx_word	,	V_10
spi_sirfsoc_remove	,	F_74
u32	,	T_1
spi_sirfsoc_irq	,	F_10
SIRFSOC_SPI_TX_UFLOW_INT_EN	,	V_86
SIRFSOC_USP_CLK_12_15_MASK	,	V_156
SIRFSOC_SPI_CLK_IDLE_STAT	,	V_106
SIRFSOC_SPI_CS_IO_MODE	,	V_117
dma_async_issue_pending	,	F_23
resource	,	V_177
spi_transfer	,	V_36
rx_buf	,	V_66
spi	,	V_35
PTR_ERR	,	F_59
spi_sirfsoc_suspend	,	F_77
tx_dma_io_len	,	V_62
SIRFSOC_SPI_FIFO_HC_OFFSET	,	V_114
SIRFSOC_USP_SYNC_MODE	,	V_118
rx_dma_io_len	,	V_63
cleanup	,	V_195
SIRFSOC_SPI_ENA_AUTO_CLR	,	V_60
DMA_PREP_INTERRUPT	,	V_71
mem_res	,	V_178
SIRFSOC_SPI_FIFO_SC_OFFSET	,	V_112
sirf_spi_comp_data	,	V_179
platform_set_drvdata	,	F_54
int_st	,	V_17
platform_get_drvdata	,	F_75
SPI_LSB_FIRST	,	V_47
ENXIO	,	V_189
spi_sirfsoc_rx_word_u32	,	F_8
SIRFSOC_USP_RXD_DELAY_OFFSET	,	V_161
SIRFSOC_SPI_RX_IO_DMA_INT_EN	,	V_88
SIRFSOC_SPI_RX_OFLOW	,	V_24
SIRFSOC_SPI_RX_EN	,	V_79
"registered, bus number = %d\n"	,	L_13
free_rx_dma	,	V_205
DMA_CTRL_ACK	,	V_72
IORESOURCE_MEM	,	V_187
rx_word	,	V_90
value	,	V_91
clk_get	,	F_64
spi_sirfsoc_setup	,	F_41
readl	,	F_3
"failed to request gpio\n"	,	L_6
writel	,	F_2
SIRFSOC_USP_CLK_10_11_MASK	,	V_153
irqreturn_t	,	T_4
match	,	V_182
tx_desc	,	V_56
rxfifo_op	,	V_57
bits_per_word_mask	,	V_199
dev_id	,	V_15
master	,	V_41
dmaengine_terminate_all	,	F_24
SIRFSOC_USP_LSB	,	V_104
SIRFSOC_SPI_DEFAULT_FRQ	,	V_200
callback	,	V_73
cpu_relax	,	F_12
spi_alloc_master	,	F_52
IS_ERR	,	F_58
devm_request_irq	,	F_61
SPI_MASTER_MUST_TX	,	V_203
