Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May  7 11:40:50 2025
| Host         : JD_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file matrix_mult_zybo_wrapper_timing_summary_routed.rpt -pb matrix_mult_zybo_wrapper_timing_summary_routed.pb -rpx matrix_mult_zybo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : matrix_mult_zybo_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.537        0.000                      0                 2924        0.025        0.000                      0                 2924        4.020        0.000                       0                  1097  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.537        0.000                      0                 2924        0.025        0.000                      0                 2924        4.020        0.000                       0                  1097  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 2.207ns (37.707%)  route 3.646ns (62.293%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.672     2.980    matrix_mult_zybo_i/axil_mat_prod1_0/inst/ap_clk
    SLICE_X20Y42         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.478     3.458 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter3_reg_reg[0]__0/Q
                         net (fo=64, routed)          2.074     5.532    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/icmp_ln20_reg_381_pp0_iter3_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.295     5.827 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_31/O
                         net (fo=1, routed)           0.000     5.827    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_31_n_4
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.340 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_13__1/CO[3]
                         net (fo=1, routed)           0.000     6.340    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_13__1_n_4
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.457 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_12__1/CO[3]
                         net (fo=1, routed)           0.000     6.457    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_12__1_n_4
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.574 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.574    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_11__1_n_4
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.691 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     6.691    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_19__0_n_4
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.930 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_18__0/O[2]
                         net (fo=1, routed)           1.118     8.048    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_18__0_n_9
    SLICE_X7Y39          LUT4 (Prop_lut4_I3_O)        0.331     8.379 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg_i_4__1/O
                         net (fo=1, routed)           0.454     8.833    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/p_1_in[30]
    RAMB36_X0Y7          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.546    12.738    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/CLKARDCLK
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.444    12.370    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.359ns (23.545%)  route 4.413ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.117     7.790 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1/O
                         net (fo=32, routed)          0.972     8.762    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[10]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.354    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.359ns (23.545%)  route 4.413ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.117     7.790 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1/O
                         net (fo=32, routed)          0.972     8.762    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[11]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.354    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.359ns (23.545%)  route 4.413ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.117     7.790 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1/O
                         net (fo=32, routed)          0.972     8.762    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[12]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.354    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.359ns (23.545%)  route 4.413ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.117     7.790 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1/O
                         net (fo=32, routed)          0.972     8.762    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[13]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.354    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.359ns (23.545%)  route 4.413ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.117     7.790 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1/O
                         net (fo=32, routed)          0.972     8.762    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[18]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.354    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[18]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.359ns (23.545%)  route 4.413ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.117     7.790 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1/O
                         net (fo=32, routed)          0.972     8.762    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2[31]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X18Y40         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[19]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y40         FDRE (Setup_fdre_C_CE)      -0.413    12.354    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.366ns (22.900%)  route 4.599ns (77.100%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.124     7.797 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1[31]_i_1/O
                         net (fo=32, routed)          1.158     8.955    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1[31]_i_1_n_4
    SLICE_X19Y42         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.499    12.691    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[10]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X19Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.366ns (22.900%)  route 4.599ns (77.100%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.682     2.990    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  <hidden>
                         net (fo=10, routed)          0.734     4.242    <hidden>
    SLICE_X8Y48          LUT2 (Prop_lut2_I1_O)        0.148     4.390 r  <hidden>
                         net (fo=29, routed)          0.827     5.216    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/s_axi_BUS1_WVALID
    SLICE_X7Y46          LUT4 (Prop_lut4_I1_O)        0.328     5.544 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2/O
                         net (fo=3, routed)           0.318     5.862    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2_write_i_2_n_4
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.124     5.986 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3/O
                         net (fo=4, routed)           0.963     6.948    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N3[31]_i_3_n_4
    SLICE_X6Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2/O
                         net (fo=6, routed)           0.600     7.673    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_ap_start_i_2_n_4
    SLICE_X9Y38          LUT3 (Prop_lut3_I2_O)        0.124     7.797 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1[31]_i_1/O
                         net (fo=32, routed)          1.158     8.955    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1[31]_i_1_n_4
    SLICE_X19Y42         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.499    12.691    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[11]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X19Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_N1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 1.719ns (30.477%)  route 3.921ns (69.523%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.671     2.979    <hidden>
    SLICE_X11Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  <hidden>
                         net (fo=4, routed)           1.017     4.452    <hidden>
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.150     4.602 r  <hidden>
                         net (fo=1, routed)           0.656     5.258    <hidden>
    SLICE_X10Y52         LUT6 (Prop_lut6_I2_O)        0.332     5.590 r  <hidden>
                         net (fo=1, routed)           0.000     5.590    <hidden>
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.123 r  <hidden>
                         net (fo=1, routed)           0.858     6.981    <hidden>
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     7.105 r  <hidden>
                         net (fo=3, routed)           0.557     7.662    <hidden>
    SLICE_X5Y52          LUT4 (Prop_lut4_I3_O)        0.124     7.786 r  <hidden>
                         net (fo=9, routed)           0.833     8.619    <hidden>
    SLICE_X12Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498    12.690    <hidden>
    SLICE_X12Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.264    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    12.276    <hidden>
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  3.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.129%)  route 0.219ns (60.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.586     0.927    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  <hidden>
                         net (fo=2, routed)           0.219     1.287    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.851     1.221    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.070     1.262    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.586     0.927    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  <hidden>
                         net (fo=2, routed)           0.181     1.236    <hidden>
    SLICE_X0Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.851     1.221    <hidden>
    SLICE_X0Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)        -0.001     1.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.624%)  route 0.176ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.565     0.906    <hidden>
    SLICE_X10Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.148     1.054 r  <hidden>
                         net (fo=1, routed)           0.176     1.230    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X10Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.006     1.182    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.545%)  route 0.116ns (41.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.566     0.907    <hidden>
    SLICE_X6Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  <hidden>
                         net (fo=5, routed)           0.116     1.187    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/s_axi_BUS1_WDATA[20]
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.877     1.247    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.121    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.932%)  route 0.129ns (44.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.566     0.907    <hidden>
    SLICE_X6Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  <hidden>
                         net (fo=5, routed)           0.129     1.200    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/s_axi_BUS1_WDATA[16]
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.877     1.247    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     1.121    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.341%)  route 0.132ns (44.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.566     0.907    <hidden>
    SLICE_X6Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  <hidden>
                         net (fo=5, routed)           0.132     1.203    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/s_axi_BUS1_WDATA[18]
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.877     1.247    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.121    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.567     0.908    <hidden>
    SLICE_X9Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=5, routed)           0.176     1.225    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/s_axi_BUS1_WDATA[19]
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.877     1.247    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
                         clock pessimism             -0.262     0.985    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     1.140    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.970%)  route 0.134ns (45.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.567     0.908    <hidden>
    SLICE_X6Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  <hidden>
                         net (fo=5, routed)           0.134     1.206    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/s_axi_BUS1_WDATA[21]
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.877     1.247    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.121    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.970%)  route 0.134ns (45.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.567     0.908    <hidden>
    SLICE_X6Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  <hidden>
                         net (fo=5, routed)           0.134     1.206    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/s_axi_BUS1_WDATA[23]
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.877     1.247    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     1.121    matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.644%)  route 0.241ns (65.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.586     0.927    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  <hidden>
                         net (fo=2, routed)           0.241     1.296    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.851     1.221    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.013     1.205    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16     matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y18     matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9     matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8     matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     matrix_mult_zybo_i/axil_mat_prod1_0/inst/BUS1_s_axi_U/int_m3/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y14     matrix_mult_zybo_i/axil_mat_prod1_0/inst/mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y48    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y48    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y42    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y42    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y37    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y37    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y38    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y38    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y49    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y49    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y48    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y48    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y42    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y42    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln20_reg_381_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y37    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X12Y37    matrix_mult_zybo_i/axil_mat_prod1_0/inst/icmp_ln23_reg_391_pp0_iter2_reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y38    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y38    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y49    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y49    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.525ns  (logic 0.124ns (8.132%)  route 1.401ns (91.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.401     1.401    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.525 r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.525    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y35         FDRE                                         r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.495     2.687    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y35         FDRE                                         r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.045ns (6.331%)  route 0.666ns (93.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.666     0.666    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.711 r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.711    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y35         FDRE                                         r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.826     1.196    matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y35         FDRE                                         r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.921%)  route 2.331ns (80.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.574     5.013    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  <hidden>
                         net (fo=3, routed)           0.757     5.894    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.497     2.689    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.921%)  route 2.331ns (80.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.574     5.013    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  <hidden>
                         net (fo=3, routed)           0.757     5.894    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.497     2.689    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.911ns  (logic 0.580ns (19.921%)  route 2.331ns (80.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.574     5.013    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.137 f  <hidden>
                         net (fo=3, routed)           0.757     5.894    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.497     2.689    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.853ns  (logic 0.610ns (21.378%)  route 2.243ns (78.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.574     5.013    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.154     5.167 f  <hidden>
                         net (fo=3, routed)           0.669     5.836    <hidden>
    SLICE_X7Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.497     2.689    <hidden>
    SLICE_X7Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.853ns  (logic 0.610ns (21.378%)  route 2.243ns (78.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.574     5.013    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.154     5.167 f  <hidden>
                         net (fo=3, routed)           0.669     5.836    <hidden>
    SLICE_X7Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.497     2.689    <hidden>
    SLICE_X7Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.853ns  (logic 0.610ns (21.378%)  route 2.243ns (78.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.574     5.013    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.154     5.167 f  <hidden>
                         net (fo=3, routed)           0.669     5.836    <hidden>
    SLICE_X7Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.497     2.689    <hidden>
    SLICE_X7Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.668ns (28.644%)  route 1.664ns (71.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.669     2.977    matrix_mult_zybo_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y37         FDRE                                         r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.518     3.495 f  matrix_mult_zybo_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.832     4.327    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X19Y37         LUT1 (Prop_lut1_I0_O)        0.150     4.477 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.832     5.309    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X18Y47         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.501     2.693    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X18Y47         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.580ns (25.385%)  route 1.705ns (74.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.076     4.515    <hidden>
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.639 f  <hidden>
                         net (fo=3, routed)           0.629     5.268    <hidden>
    SLICE_X8Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498     2.690    <hidden>
    SLICE_X8Y51          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.580ns (25.385%)  route 1.705ns (74.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.076     4.515    <hidden>
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.639 f  <hidden>
                         net (fo=3, routed)           0.629     5.268    <hidden>
    SLICE_X8Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498     2.690    <hidden>
    SLICE_X8Y51          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.580ns (25.385%)  route 1.705ns (74.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.675     2.983    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.076     4.515    <hidden>
    SLICE_X10Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.639 f  <hidden>
                         net (fo=3, routed)           0.629     5.268    <hidden>
    SLICE_X8Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.498     2.690    <hidden>
    SLICE_X8Y51          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.885%)  route 0.533ns (74.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.413     1.459    <hidden>
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  <hidden>
                         net (fo=3, routed)           0.119     1.623    <hidden>
    SLICE_X11Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X11Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.885%)  route 0.533ns (74.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.413     1.459    <hidden>
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  <hidden>
                         net (fo=3, routed)           0.119     1.623    <hidden>
    SLICE_X11Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X11Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.885%)  route 0.533ns (74.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.413     1.459    <hidden>
    SLICE_X11Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  <hidden>
                         net (fo=3, routed)           0.119     1.623    <hidden>
    SLICE_X11Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X11Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.106%)  route 0.586ns (75.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.471    <hidden>
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.516 f  <hidden>
                         net (fo=3, routed)           0.160     1.676    <hidden>
    SLICE_X11Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X11Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.106%)  route 0.586ns (75.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.471    <hidden>
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.516 f  <hidden>
                         net (fo=3, routed)           0.160     1.676    <hidden>
    SLICE_X11Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X11Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.106%)  route 0.586ns (75.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.471    <hidden>
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.516 f  <hidden>
                         net (fo=3, routed)           0.160     1.676    <hidden>
    SLICE_X11Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X11Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.190ns (23.982%)  route 0.602ns (76.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.471    <hidden>
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.049     1.520 f  <hidden>
                         net (fo=3, routed)           0.177     1.697    <hidden>
    SLICE_X12Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X12Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.190ns (23.982%)  route 0.602ns (76.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.471    <hidden>
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.049     1.520 f  <hidden>
                         net (fo=3, routed)           0.177     1.697    <hidden>
    SLICE_X12Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X12Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.190ns (23.982%)  route 0.602ns (76.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.564     0.905    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y49         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.425     1.471    <hidden>
    SLICE_X12Y49         LUT1 (Prop_lut1_I0_O)        0.049     1.520 f  <hidden>
                         net (fo=3, routed)           0.177     1.697    <hidden>
    SLICE_X12Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.835     1.205    <hidden>
    SLICE_X12Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 matrix_mult_zybo_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.670%)  route 0.632ns (75.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.557     0.898    matrix_mult_zybo_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X20Y37         FDRE                                         r  matrix_mult_zybo_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  matrix_mult_zybo_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.306     1.368    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X19Y37         LUT1 (Prop_lut1_I0_O)        0.043     1.411 r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.326     1.737    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X18Y47         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        0.832     1.202    matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X18Y47         FDRE                                         r  matrix_mult_zybo_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_57
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_47
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_46
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_45
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_44
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_43
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_42
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_41
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_40
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_39
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.597     2.789    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_57
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_47
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_46
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_45
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_44
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_43
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_42
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_41
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_40
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1                      0.000     0.000 r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_39
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  matrix_mult_zybo_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    matrix_mult_zybo_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  matrix_mult_zybo_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1098, routed)        1.771     3.079    matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X0Y18          DSP48E1                                      r  matrix_mult_zybo_i/axil_mat_prod1_0/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK





