#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 07 13:53:54 2019
# Process ID: 3720
# Current directory: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.runs/synth_1/main.vds
# Journal file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8068 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 305.332 ; gain = 95.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:71]
INFO: [Synth 8-3491] module 'volladdierer' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/volladdierer.vhd:34' bound to instance 'voll1' of component 'volladdierer' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:105]
INFO: [Synth 8-638] synthesizing module 'volladdierer' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/volladdierer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'volladdierer' (1#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/volladdierer.vhd:42]
INFO: [Synth 8-3491] module 'volladdierer' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/volladdierer.vhd:34' bound to instance 'voll2' of component 'volladdierer' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:106]
INFO: [Synth 8-3491] module 'volladdierer' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/volladdierer.vhd:34' bound to instance 'voll3' of component 'volladdierer' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:107]
INFO: [Synth 8-3491] module 'volladdierer' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/volladdierer.vhd:34' bound to instance 'voll4' of component 'volladdierer' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:108]
WARNING: [Synth 8-3848] Net ld0 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:52]
WARNING: [Synth 8-3848] Net ld6 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:58]
WARNING: [Synth 8-3848] Net ld7 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:59]
WARNING: [Synth 8-3848] Net ld8 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:60]
WARNING: [Synth 8-3848] Net ld9 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:61]
WARNING: [Synth 8-3848] Net ld10 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:62]
WARNING: [Synth 8-3848] Net ld11 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:63]
WARNING: [Synth 8-3848] Net ld12 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:64]
WARNING: [Synth 8-3848] Net ld13 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:65]
WARNING: [Synth 8-3848] Net ld14 in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/sources_1/new/main.vhd:71]
WARNING: [Synth 8-3331] design main has unconnected port ld0
WARNING: [Synth 8-3331] design main has unconnected port ld6
WARNING: [Synth 8-3331] design main has unconnected port ld7
WARNING: [Synth 8-3331] design main has unconnected port ld8
WARNING: [Synth 8-3331] design main has unconnected port ld9
WARNING: [Synth 8-3331] design main has unconnected port ld10
WARNING: [Synth 8-3331] design main has unconnected port ld11
WARNING: [Synth 8-3331] design main has unconnected port ld12
WARNING: [Synth 8-3331] design main has unconnected port ld13
WARNING: [Synth 8-3331] design main has unconnected port ld14
WARNING: [Synth 8-3331] design main has unconnected port sw9
WARNING: [Synth 8-3331] design main has unconnected port sw10
WARNING: [Synth 8-3331] design main has unconnected port sw11
WARNING: [Synth 8-3331] design main has unconnected port sw12
WARNING: [Synth 8-3331] design main has unconnected port sw13
WARNING: [Synth 8-3331] design main has unconnected port sw14
WARNING: [Synth 8-3331] design main has unconnected port sw15
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 342.707 ; gain = 132.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 342.707 ; gain = 132.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 601.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module volladdierer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main has unconnected port ld0
WARNING: [Synth 8-3331] design main has unconnected port ld6
WARNING: [Synth 8-3331] design main has unconnected port ld7
WARNING: [Synth 8-3331] design main has unconnected port ld8
WARNING: [Synth 8-3331] design main has unconnected port ld9
WARNING: [Synth 8-3331] design main has unconnected port ld10
WARNING: [Synth 8-3331] design main has unconnected port ld11
WARNING: [Synth 8-3331] design main has unconnected port ld12
WARNING: [Synth 8-3331] design main has unconnected port ld13
WARNING: [Synth 8-3331] design main has unconnected port ld14
WARNING: [Synth 8-3331] design main has unconnected port sw9
WARNING: [Synth 8-3331] design main has unconnected port sw10
WARNING: [Synth 8-3331] design main has unconnected port sw11
WARNING: [Synth 8-3331] design main has unconnected port sw12
WARNING: [Synth 8-3331] design main has unconnected port sw13
WARNING: [Synth 8-3331] design main has unconnected port sw14
WARNING: [Synth 8-3331] design main has unconnected port sw15
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 601.160 ; gain = 391.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     2|
|2     |LUT5  |     4|
|3     |IBUF  |     9|
|4     |OBUF  |     5|
|5     |OBUFT |    10|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    30|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 602.098 ; gain = 392.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 602.098 ; gain = 113.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 602.098 ; gain = 392.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 614.871 ; gain = 391.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/volladdierer_4bit/volladdierer_4bit.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 614.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 07 13:54:35 2019...
