# Verilog Design For - Error Correction Encoder & Decoder
  Digital High Level Design for Encoder-Decoder parity fix based, Verification for this DUT and synthesis.
