// Seed: 92974283
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    output wire id_5
);
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd44,
    parameter id_2 = 32'd90
) (
    input  tri0 _id_0,
    output tri0 id_1,
    output wand _id_2,
    input  tri1 id_3,
    output tri0 id_4
);
  assign id_4 = -1'b0;
  logic [id_2 : id_0] id_6 = 1'd0;
  logic [  1 'h0 : 1] id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
