0.7
2020.2
May  7 2023
15:10:42
/home/user/lab72/lab72.sim/sim_1/synth/func/xsim/tb_lab72_func_synth.v,1729204396,verilog,,,,glbl;lab72,,uvm,,,,,,
/home/user/lab72/lab72.srcs/sources_1/new/tb_lab72.sv,1729203756,systemVerilog,,,,tb_lab72,,uvm,,,,,,
