   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "interrupt.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_GetPriorityGrouping:
  25              	.LFB106:
  26              	 .file 1 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/core_cm4.h"
   1:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.1
   5:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * @date     27. March 2020
   6:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  25:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  31:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  34:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  36:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  40:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  44:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  47:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  50:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  54:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  55:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  63:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  65:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  71:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  73:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
  76:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
  88:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   
 202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
 221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
 224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
 226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
 253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   struct
 379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
 820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 875:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 878:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 881:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 885:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 888:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 891:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 893:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 894:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 895:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
 899:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 900:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 901:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
 902:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
 904:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 905:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 906:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 930:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 931:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 935:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 938:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 941:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 944:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 947:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 950:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 953:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 956:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 959:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 962:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 965:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 968:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 971:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 974:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 977:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 980:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 983:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 986:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 990:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 994:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
 998:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1002:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1006:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1010:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1014:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1017:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1020:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1023:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1026:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1029:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1032:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1035:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1038:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1040:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1041:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1042:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1046:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1047:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1048:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1049:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1051:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1052:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1053:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1078:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1079:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1083:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1087:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1091:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1094:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1097:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1100:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1104:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1107:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1111:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1115:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1118:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1121:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1124:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1127:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1130:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1133:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1137:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1140:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1144:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1147:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1150:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1153:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1156:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1159:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1162:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1166:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1169:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1173:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1177:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1180:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1183:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1186:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1189:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1192:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1196:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1199:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1201:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1202:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1204:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1208:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1209:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1210:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1211:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1213:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1214:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1215:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1227:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1228:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1230:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1234:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1237:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1240:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1244:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1247:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1250:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1254:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1258:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1261:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1264:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1268:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1271:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1274:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1277:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1280:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1283:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1286:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1289:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1292:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1295:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1298:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1299:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1306:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1311:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1319:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1320:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1324:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1327:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1330:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1333:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1336:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1339:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1342:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1345:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1348:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1352:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1356:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1359:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1362:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1365:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1369:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1372:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1375:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1378:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1381:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1384:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1387:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1390:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1394:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1397:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1400:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1403:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1405:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1408:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1410:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1411:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1412:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1416:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1417:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1418:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1419:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1421:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1422:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1423:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1428:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1429:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1433:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1436:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1439:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1442:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1445:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1448:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1451:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1454:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1457:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1460:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1463:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1466:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1470:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1473:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1477:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1480:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1483:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1486:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1489:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1492:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1495:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1498:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1501:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1504:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1507:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1510:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1513:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1515:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1516:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1517:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1521:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1522:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1523:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1524:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1529:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1531:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1532:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1537:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1539:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1541:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1542:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1543:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1547:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1548:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1549:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1559:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1568:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif
1572:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1573:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1576:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1577:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1578:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1579:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1580:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1581:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1583:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1584:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1585:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1586:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1587:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1588:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1589:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** */
1591:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1592:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1593:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1594:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1596:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   @{
1600:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1601:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1602:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1606:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
1608:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1622:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1626:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #else
1628:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1632:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1634:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1635:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1643:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1644:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1645:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1653:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1655:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1656:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1658:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1665:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1666:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1667:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1673 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1674:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1674 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1675:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1675 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE106:
  62              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	__NVIC_EnableIRQ:
  68              	.LFB107:
1676:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1677:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1678:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1684:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1685 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 FB71     	 strb r3,[r7,#7]
1686:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  86              	 .loc 1 1686 0
  87 000a 97F90730 	 ldrsb r3,[r7,#7]
  88 000e 002B     	 cmp r3,#0
  89 0010 0BDB     	 blt .L5
1687:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1688:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  90              	 .loc 1 1688 0
1689:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  91              	 .loc 1 1689 0
  92 0012 0849     	 ldr r1,.L7
  93 0014 97F90730 	 ldrsb r3,[r7,#7]
  94 0018 5B09     	 lsrs r3,r3,#5
  95 001a FA79     	 ldrb r2,[r7,#7]
  96 001c 02F01F02 	 and r2,r2,#31
  97 0020 0120     	 movs r0,#1
  98 0022 00FA02F2 	 lsl r2,r0,r2
  99 0026 41F82320 	 str r2,[r1,r3,lsl#2]
1690:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
 100              	 .loc 1 1690 0
 101              	.L5:
1691:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1692:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 102              	 .loc 1 1692 0
 103 002a 0C37     	 adds r7,r7,#12
 104              	.LCFI7:
 105              	 .cfi_def_cfa_offset 4
 106 002c BD46     	 mov sp,r7
 107              	.LCFI8:
 108              	 .cfi_def_cfa_register 13
 109              	 
 110 002e 5DF8047B 	 ldr r7,[sp],#4
 111              	.LCFI9:
 112              	 .cfi_restore 7
 113              	 .cfi_def_cfa_offset 0
 114 0032 7047     	 bx lr
 115              	.L8:
 116              	 .align 2
 117              	.L7:
 118 0034 00E100E0 	 .word -536813312
 119              	 .cfi_endproc
 120              	.LFE107:
 122              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 123              	 .align 2
 124              	 .thumb
 125              	 .thumb_func
 127              	__NVIC_SetPriority:
 128              	.LFB114:
1693:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1694:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1695:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1696:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1703:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1705:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1707:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1709:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1710:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1711:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1712:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1713:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1714:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1715:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1716:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1717:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1722:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1724:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1726:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1728:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1729:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1730:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1731:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1732:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1733:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1734:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1741:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1743:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1745:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1747:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1748:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1749:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1750:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1751:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1752:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1753:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1754:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1755:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1760:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1762:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1764:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1766:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1767:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1768:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1769:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1770:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1775:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1777:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1779:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1781:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1782:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1783:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1784:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1785:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1786:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1789:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1790:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1791:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1792:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1794:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1796:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1798:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1799:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1800:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1801:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1802:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1803:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1804:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1805:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1806:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1807:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1810:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1812:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1814:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 129              	 .loc 1 1815 0
 130              	 .cfi_startproc
 131              	 
 132              	 
 133              	 
 134 0000 80B4     	 push {r7}
 135              	.LCFI10:
 136              	 .cfi_def_cfa_offset 4
 137              	 .cfi_offset 7,-4
 138 0002 83B0     	 sub sp,sp,#12
 139              	.LCFI11:
 140              	 .cfi_def_cfa_offset 16
 141 0004 00AF     	 add r7,sp,#0
 142              	.LCFI12:
 143              	 .cfi_def_cfa_register 7
 144 0006 0346     	 mov r3,r0
 145 0008 3960     	 str r1,[r7]
 146 000a FB71     	 strb r3,[r7,#7]
1816:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 147              	 .loc 1 1816 0
 148 000c 97F90730 	 ldrsb r3,[r7,#7]
 149 0010 002B     	 cmp r3,#0
 150 0012 0ADB     	 blt .L10
1817:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1818:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 151              	 .loc 1 1818 0
 152 0014 0D49     	 ldr r1,.L12
 153 0016 97F90730 	 ldrsb r3,[r7,#7]
 154 001a 3A68     	 ldr r2,[r7]
 155 001c D2B2     	 uxtb r2,r2
 156 001e 9200     	 lsls r2,r2,#2
 157 0020 D2B2     	 uxtb r2,r2
 158 0022 0B44     	 add r3,r3,r1
 159 0024 83F80023 	 strb r2,[r3,#768]
 160 0028 0AE0     	 b .L9
 161              	.L10:
1819:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1820:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1821:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1822:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 162              	 .loc 1 1822 0
 163 002a 0949     	 ldr r1,.L12+4
 164 002c FB79     	 ldrb r3,[r7,#7]
 165 002e 03F00F03 	 and r3,r3,#15
 166 0032 043B     	 subs r3,r3,#4
 167 0034 3A68     	 ldr r2,[r7]
 168 0036 D2B2     	 uxtb r2,r2
 169 0038 9200     	 lsls r2,r2,#2
 170 003a D2B2     	 uxtb r2,r2
 171 003c 0B44     	 add r3,r3,r1
 172 003e 1A76     	 strb r2,[r3,#24]
 173              	.L9:
1823:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1824:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 174              	 .loc 1 1824 0
 175 0040 0C37     	 adds r7,r7,#12
 176              	.LCFI13:
 177              	 .cfi_def_cfa_offset 4
 178 0042 BD46     	 mov sp,r7
 179              	.LCFI14:
 180              	 .cfi_def_cfa_register 13
 181              	 
 182 0044 5DF8047B 	 ldr r7,[sp],#4
 183              	.LCFI15:
 184              	 .cfi_restore 7
 185              	 .cfi_def_cfa_offset 0
 186 0048 7047     	 bx lr
 187              	.L13:
 188 004a 00BF     	 .align 2
 189              	.L12:
 190 004c 00E100E0 	 .word -536813312
 191 0050 00ED00E0 	 .word -536810240
 192              	 .cfi_endproc
 193              	.LFE114:
 195              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 196              	 .align 2
 197              	 .thumb
 198              	 .thumb_func
 200              	NVIC_EncodePriority:
 201              	.LFB116:
1825:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1826:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1827:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1828:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1829:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1832:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1834:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1836:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
1838:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1839:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1841:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1843:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   else
1844:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   {
1845:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   }
1847:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
1848:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1849:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1850:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** /**
1851:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1852:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1854:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1855:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****  */
1861:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** {
 202              	 .loc 1 1862 0
 203              	 .cfi_startproc
 204              	 
 205              	 
 206              	 
 207 0000 80B4     	 push {r7}
 208              	.LCFI16:
 209              	 .cfi_def_cfa_offset 4
 210              	 .cfi_offset 7,-4
 211 0002 89B0     	 sub sp,sp,#36
 212              	.LCFI17:
 213              	 .cfi_def_cfa_offset 40
 214 0004 00AF     	 add r7,sp,#0
 215              	.LCFI18:
 216              	 .cfi_def_cfa_register 7
 217 0006 F860     	 str r0,[r7,#12]
 218 0008 B960     	 str r1,[r7,#8]
 219 000a 7A60     	 str r2,[r7,#4]
1863:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 220              	 .loc 1 1863 0
 221 000c FB68     	 ldr r3,[r7,#12]
 222 000e 03F00703 	 and r3,r3,#7
 223 0012 FB61     	 str r3,[r7,#28]
1864:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1866:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1867:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 224              	 .loc 1 1867 0
 225 0014 FB69     	 ldr r3,[r7,#28]
 226 0016 C3F10703 	 rsb r3,r3,#7
 227 001a 062B     	 cmp r3,#6
 228 001c 28BF     	 it cs
 229 001e 0623     	 movcs r3,#6
 230 0020 BB61     	 str r3,[r7,#24]
1868:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 231              	 .loc 1 1868 0
 232 0022 FB69     	 ldr r3,[r7,#28]
 233 0024 0633     	 adds r3,r3,#6
 234 0026 062B     	 cmp r3,#6
 235 0028 02D9     	 bls .L15
 236              	 .loc 1 1868 0 is_stmt 0 discriminator 1
 237 002a FB69     	 ldr r3,[r7,#28]
 238 002c 013B     	 subs r3,r3,#1
 239 002e 00E0     	 b .L16
 240              	.L15:
 241              	 .loc 1 1868 0 discriminator 2
 242 0030 0023     	 movs r3,#0
 243              	.L16:
 244              	 .loc 1 1868 0 discriminator 4
 245 0032 7B61     	 str r3,[r7,#20]
1869:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** 
1870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****   return (
1871:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 246              	 .loc 1 1871 0 is_stmt 1 discriminator 4
 247 0034 BB69     	 ldr r3,[r7,#24]
 248 0036 0122     	 movs r2,#1
 249 0038 02FA03F3 	 lsl r3,r2,r3
 250 003c 5A1E     	 subs r2,r3,#1
 251 003e BB68     	 ldr r3,[r7,#8]
 252 0040 1A40     	 ands r2,r2,r3
 253 0042 7B69     	 ldr r3,[r7,#20]
 254 0044 9A40     	 lsls r2,r2,r3
1872:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 255              	 .loc 1 1872 0 discriminator 4
 256 0046 7B69     	 ldr r3,[r7,#20]
 257 0048 0121     	 movs r1,#1
 258 004a 01FA03F3 	 lsl r3,r1,r3
 259 004e 591E     	 subs r1,r3,#1
 260 0050 7B68     	 ldr r3,[r7,#4]
 261 0052 0B40     	 ands r3,r3,r1
1870:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 262              	 .loc 1 1870 0 discriminator 4
 263 0054 1343     	 orrs r3,r3,r2
1873:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h ****          );
1874:D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include\core_cm4.h **** }
 264              	 .loc 1 1874 0 discriminator 4
 265 0056 1846     	 mov r0,r3
 266 0058 2437     	 adds r7,r7,#36
 267              	.LCFI19:
 268              	 .cfi_def_cfa_offset 4
 269 005a BD46     	 mov sp,r7
 270              	.LCFI20:
 271              	 .cfi_def_cfa_register 13
 272              	 
 273 005c 5DF8047B 	 ldr r7,[sp],#4
 274              	.LCFI21:
 275              	 .cfi_restore 7
 276              	 .cfi_def_cfa_offset 0
 277 0060 7047     	 bx lr
 278              	 .cfi_endproc
 279              	.LFE116:
 281 0062 00BF     	 .section .text.INTERRUPT_Enable,"ax",%progbits
 282              	 .align 2
 283              	 .thumb
 284              	 .thumb_func
 286              	INTERRUPT_Enable:
 287              	.LFB133:
 288              	 .file 2 "../Dave/Generated/INTERRUPT/interrupt.h"
   1:../Dave/Generated/INTERRUPT/interrupt.h **** /**
   2:../Dave/Generated/INTERRUPT/interrupt.h ****  * @file interrupt.h
   3:../Dave/Generated/INTERRUPT/interrupt.h ****  * @date 2021-01-08
   4:../Dave/Generated/INTERRUPT/interrupt.h ****  *
   5:../Dave/Generated/INTERRUPT/interrupt.h ****  * NOTE:
   6:../Dave/Generated/INTERRUPT/interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/INTERRUPT/interrupt.h ****  * regenerated.
   8:../Dave/Generated/INTERRUPT/interrupt.h ****  */
   9:../Dave/Generated/INTERRUPT/interrupt.h **** /**
  10:../Dave/Generated/INTERRUPT/interrupt.h ****  * @cond
  11:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
  12:../Dave/Generated/INTERRUPT/interrupt.h ****  * INTERRUPT v4.0.10 Helps the user to overwrite the provided ISR in system file
  13:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  14:../Dave/Generated/INTERRUPT/interrupt.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  15:../Dave/Generated/INTERRUPT/interrupt.h ****  * All rights reserved.
  16:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  17:../Dave/Generated/INTERRUPT/interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  18:../Dave/Generated/INTERRUPT/interrupt.h ****  * following conditions are met:
  19:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  20:../Dave/Generated/INTERRUPT/interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  21:../Dave/Generated/INTERRUPT/interrupt.h ****  *   disclaimer.
  22:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  23:../Dave/Generated/INTERRUPT/interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  24:../Dave/Generated/INTERRUPT/interrupt.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  25:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  26:../Dave/Generated/INTERRUPT/interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  27:../Dave/Generated/INTERRUPT/interrupt.h ****  *   products derived from this software without specific prior written permission.
  28:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  29:../Dave/Generated/INTERRUPT/interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  30:../Dave/Generated/INTERRUPT/interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  31:../Dave/Generated/INTERRUPT/interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  32:../Dave/Generated/INTERRUPT/interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  33:../Dave/Generated/INTERRUPT/interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  34:../Dave/Generated/INTERRUPT/interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  35:../Dave/Generated/INTERRUPT/interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  37:../Dave/Generated/INTERRUPT/interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  38:../Dave/Generated/INTERRUPT/interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).
  39:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
  40:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  41:../Dave/Generated/INTERRUPT/interrupt.h ****  * Change History
  42:../Dave/Generated/INTERRUPT/interrupt.h ****  * --------------
  43:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  44:../Dave/Generated/INTERRUPT/interrupt.h ****  * 2015-02-16:
  45:../Dave/Generated/INTERRUPT/interrupt.h ****  *     - Initial version<br>
  46:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  47:../Dave/Generated/INTERRUPT/interrupt.h ****  * 2015-05-08:
  48:../Dave/Generated/INTERRUPT/interrupt.h ****  *     - subpriority field is biased based on family<br>
  49:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  50:../Dave/Generated/INTERRUPT/interrupt.h ****  * 2015-07-30:
  51:../Dave/Generated/INTERRUPT/interrupt.h ****  *     - Added a field named "irqctrl" for XMC1400 devices
  52:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  53:../Dave/Generated/INTERRUPT/interrupt.h ****  * 2015-10-05:
  54:../Dave/Generated/INTERRUPT/interrupt.h ****  *     - Merged config elements into the APP structure
  55:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  56:../Dave/Generated/INTERRUPT/interrupt.h ****  * 2021-01-08:
  57:../Dave/Generated/INTERRUPT/interrupt.h ****  *     - Added check for minimum XMCLib version
  58:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  59:../Dave/Generated/INTERRUPT/interrupt.h ****  * @endcond
  60:../Dave/Generated/INTERRUPT/interrupt.h ****  *
  61:../Dave/Generated/INTERRUPT/interrupt.h ****  */
  62:../Dave/Generated/INTERRUPT/interrupt.h **** 
  63:../Dave/Generated/INTERRUPT/interrupt.h **** #ifndef INTERRUPT_H
  64:../Dave/Generated/INTERRUPT/interrupt.h **** #define INTERRUPT_H
  65:../Dave/Generated/INTERRUPT/interrupt.h **** 
  66:../Dave/Generated/INTERRUPT/interrupt.h **** /**************************************************************************************************
  67:../Dave/Generated/INTERRUPT/interrupt.h ****  * HEADER FILES
  68:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
  69:../Dave/Generated/INTERRUPT/interrupt.h **** #include "xmc_common.h"
  70:../Dave/Generated/INTERRUPT/interrupt.h **** #include "DAVE_Common.h"
  71:../Dave/Generated/INTERRUPT/interrupt.h **** 
  72:../Dave/Generated/INTERRUPT/interrupt.h **** #if (UC_SERIES == XMC14)
  73:../Dave/Generated/INTERRUPT/interrupt.h **** #include "xmc_scu.h"
  74:../Dave/Generated/INTERRUPT/interrupt.h **** #endif
  75:../Dave/Generated/INTERRUPT/interrupt.h **** 
  76:../Dave/Generated/INTERRUPT/interrupt.h **** #include "interrupt_conf.h"
  77:../Dave/Generated/INTERRUPT/interrupt.h **** 
  78:../Dave/Generated/INTERRUPT/interrupt.h **** 
  79:../Dave/Generated/INTERRUPT/interrupt.h **** /**
  80:../Dave/Generated/INTERRUPT/interrupt.h ****  * @addtogroup INTERRUPT
  81:../Dave/Generated/INTERRUPT/interrupt.h ****  * @{
  82:../Dave/Generated/INTERRUPT/interrupt.h ****  */
  83:../Dave/Generated/INTERRUPT/interrupt.h **** 
  84:../Dave/Generated/INTERRUPT/interrupt.h **** /**************************************************************************************************
  85:../Dave/Generated/INTERRUPT/interrupt.h ****  * MACROS
  86:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
  87:../Dave/Generated/INTERRUPT/interrupt.h **** #define INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  88:../Dave/Generated/INTERRUPT/interrupt.h **** #define INTERRUPT_XMC_LIB_MINOR_VERSION 0
  89:../Dave/Generated/INTERRUPT/interrupt.h **** #define INTERRUPT_XMC_LIB_PATCH_VERSION 0
  90:../Dave/Generated/INTERRUPT/interrupt.h **** 
  91:../Dave/Generated/INTERRUPT/interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  92:../Dave/Generated/INTERRUPT/interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > INTER
  93:../Dave/Generated/INTERRUPT/interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == INTE
  94:../Dave/Generated/INTERRUPT/interrupt.h **** #error "INTERRUPT requires XMC Peripheral Library v2.0.0 or higher"
  95:../Dave/Generated/INTERRUPT/interrupt.h **** #endif
  96:../Dave/Generated/INTERRUPT/interrupt.h **** 
  97:../Dave/Generated/INTERRUPT/interrupt.h **** /**************************************************************************************************
  98:../Dave/Generated/INTERRUPT/interrupt.h ****  * ENUMS
  99:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
 100:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 101:../Dave/Generated/INTERRUPT/interrupt.h ****  * @ingroup INTERRUPT_enumerations
 102:../Dave/Generated/INTERRUPT/interrupt.h ****  * @{
 103:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 104:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 105:../Dave/Generated/INTERRUPT/interrupt.h ****  * Initialization status.
 106:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 107:../Dave/Generated/INTERRUPT/interrupt.h **** typedef enum INTERRUPT_STATUS
 108:../Dave/Generated/INTERRUPT/interrupt.h **** {
 109:../Dave/Generated/INTERRUPT/interrupt.h ****   INTERRUPT_STATUS_SUCCESS = 0U,  /**< APP initialization success */
 110:../Dave/Generated/INTERRUPT/interrupt.h ****   INTERRUPT_STATUS_FAILURE = 1U   /**< APP initialization failure */
 111:../Dave/Generated/INTERRUPT/interrupt.h **** } INTERRUPT_STATUS_t;
 112:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 113:../Dave/Generated/INTERRUPT/interrupt.h ****  * @}
 114:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 115:../Dave/Generated/INTERRUPT/interrupt.h **** 
 116:../Dave/Generated/INTERRUPT/interrupt.h **** /**************************************************************************************************
 117:../Dave/Generated/INTERRUPT/interrupt.h ****  * DATA STRUCTURES
 118:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
 119:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 120:../Dave/Generated/INTERRUPT/interrupt.h ****  * @ingroup INTERRUPT_datastructures
 121:../Dave/Generated/INTERRUPT/interrupt.h ****  * @{
 122:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 123:../Dave/Generated/INTERRUPT/interrupt.h **** 
 124:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 125:../Dave/Generated/INTERRUPT/interrupt.h ****  * @brief This structure holds run-time configurations of INTERRUPT APP.
 126:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 127:../Dave/Generated/INTERRUPT/interrupt.h **** typedef struct INTERRUPT
 128:../Dave/Generated/INTERRUPT/interrupt.h **** {
 129:../Dave/Generated/INTERRUPT/interrupt.h **** #if(UC_SERIES == XMC14)
 130:../Dave/Generated/INTERRUPT/interrupt.h ****   const XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 131:../Dave/Generated/INTERRUPT/interrupt.h **** #endif	
 132:../Dave/Generated/INTERRUPT/interrupt.h ****   const IRQn_Type node;       /**< Mapped NVIC Node */
 133:../Dave/Generated/INTERRUPT/interrupt.h ****   const uint8_t priority; 	  /**< Node Interrupt Priority */
 134:../Dave/Generated/INTERRUPT/interrupt.h **** #if(UC_FAMILY == XMC4)
 135:../Dave/Generated/INTERRUPT/interrupt.h ****   const uint8_t subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 136:../Dave/Generated/INTERRUPT/interrupt.h **** #endif  
 137:../Dave/Generated/INTERRUPT/interrupt.h ****   const bool enable_at_init;  /**< Interrupt enable for Node */
 138:../Dave/Generated/INTERRUPT/interrupt.h **** } INTERRUPT_t;
 139:../Dave/Generated/INTERRUPT/interrupt.h **** 
 140:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 141:../Dave/Generated/INTERRUPT/interrupt.h ****  * @}
 142:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 143:../Dave/Generated/INTERRUPT/interrupt.h **** 
 144:../Dave/Generated/INTERRUPT/interrupt.h **** /**************************************************************************************************
 145:../Dave/Generated/INTERRUPT/interrupt.h ****  * API PROTOTYPES
 146:../Dave/Generated/INTERRUPT/interrupt.h ****  **************************************************************************************************
 147:../Dave/Generated/INTERRUPT/interrupt.h **** 
 148:../Dave/Generated/INTERRUPT/interrupt.h **** #ifdef __cplusplus
 149:../Dave/Generated/INTERRUPT/interrupt.h **** extern "C" {
 150:../Dave/Generated/INTERRUPT/interrupt.h **** #endif
 151:../Dave/Generated/INTERRUPT/interrupt.h **** 
 152:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 153:../Dave/Generated/INTERRUPT/interrupt.h ****  * @ingroup INTERRUPT_apidoc
 154:../Dave/Generated/INTERRUPT/interrupt.h ****  * @{
 155:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 156:../Dave/Generated/INTERRUPT/interrupt.h **** 
 157:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 158:../Dave/Generated/INTERRUPT/interrupt.h ****  * @brief Get INTERRUPT APP version.
 159:../Dave/Generated/INTERRUPT/interrupt.h ****  * @return @ref DAVE_APP_VERSION_t APP version information (major, minor and
 160:../Dave/Generated/INTERRUPT/interrupt.h ****  *                                 patch number)
 161:../Dave/Generated/INTERRUPT/interrupt.h ****  *
 162:../Dave/Generated/INTERRUPT/interrupt.h ****  * \par<b>Description: </b><br>
 163:../Dave/Generated/INTERRUPT/interrupt.h ****  * The function can be used to check application software compatibility with a
 164:../Dave/Generated/INTERRUPT/interrupt.h ****  * specific version of the APP.
 165:../Dave/Generated/INTERRUPT/interrupt.h ****  * @code
 166:../Dave/Generated/INTERRUPT/interrupt.h ****  * #include "DAVE.h"
 167:../Dave/Generated/INTERRUPT/interrupt.h ****  *
 168:../Dave/Generated/INTERRUPT/interrupt.h ****  * int main(void)
 169:../Dave/Generated/INTERRUPT/interrupt.h ****  * {
 170:../Dave/Generated/INTERRUPT/interrupt.h ****  *   DAVE_APP_VERSION_t version;
 171:../Dave/Generated/INTERRUPT/interrupt.h ****  *   DAVE_Init();
 172:../Dave/Generated/INTERRUPT/interrupt.h ****  * 
 173:../Dave/Generated/INTERRUPT/interrupt.h ****  *   version = INTERRUPT_GetAppVersion();
 174:../Dave/Generated/INTERRUPT/interrupt.h ****  *   if(version.major != 4U)
 175:../Dave/Generated/INTERRUPT/interrupt.h ****  *   {
 176:../Dave/Generated/INTERRUPT/interrupt.h ****  *   }
 177:../Dave/Generated/INTERRUPT/interrupt.h ****  *   while(1)
 178:../Dave/Generated/INTERRUPT/interrupt.h ****  *   {}
 179:../Dave/Generated/INTERRUPT/interrupt.h ****  *   return 0;
 180:../Dave/Generated/INTERRUPT/interrupt.h ****  * }
 181:../Dave/Generated/INTERRUPT/interrupt.h ****  * @endcode<BR> </p>
 182:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 183:../Dave/Generated/INTERRUPT/interrupt.h **** DAVE_APP_VERSION_t INTERRUPT_GetAppVersion(void);
 184:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 185:../Dave/Generated/INTERRUPT/interrupt.h ****  * @brief Initializes INTERRUPT APP instance.
 186:../Dave/Generated/INTERRUPT/interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 187:../Dave/Generated/INTERRUPT/interrupt.h ****  * @return @ref INTERRUPT_STATUS_t
 188:../Dave/Generated/INTERRUPT/interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 189:../Dave/Generated/INTERRUPT/interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 190:../Dave/Generated/INTERRUPT/interrupt.h ****  * @code
 191:../Dave/Generated/INTERRUPT/interrupt.h ****  *  #include "DAVE.h"
 192:../Dave/Generated/INTERRUPT/interrupt.h ****  *
 193:../Dave/Generated/INTERRUPT/interrupt.h ****  *  int main(void)
 194:../Dave/Generated/INTERRUPT/interrupt.h ****  *  {
 195:../Dave/Generated/INTERRUPT/interrupt.h ****  *    DAVE_Init();  // INTERRUPT_Init(&INTERRUPT_0) is called within DAVE_Init()
 196:../Dave/Generated/INTERRUPT/interrupt.h ****  * 
 197:../Dave/Generated/INTERRUPT/interrupt.h ****  *    while(1)
 198:../Dave/Generated/INTERRUPT/interrupt.h ****  *    {}
 199:../Dave/Generated/INTERRUPT/interrupt.h ****  *    return 0;
 200:../Dave/Generated/INTERRUPT/interrupt.h ****  *  }
 201:../Dave/Generated/INTERRUPT/interrupt.h ****  * @endcode<BR> </p>
 202:../Dave/Generated/INTERRUPT/interrupt.h ****  *
 203:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 204:../Dave/Generated/INTERRUPT/interrupt.h **** INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler);
 205:../Dave/Generated/INTERRUPT/interrupt.h **** 
 206:../Dave/Generated/INTERRUPT/interrupt.h **** /**
 207:../Dave/Generated/INTERRUPT/interrupt.h ****  * @brief Enables the IRQ.
 208:../Dave/Generated/INTERRUPT/interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 209:../Dave/Generated/INTERRUPT/interrupt.h ****  * @return None
 210:../Dave/Generated/INTERRUPT/interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 211:../Dave/Generated/INTERRUPT/interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 212:../Dave/Generated/INTERRUPT/interrupt.h ****  * @code
 213:../Dave/Generated/INTERRUPT/interrupt.h ****  *  #include "DAVE.h"
 214:../Dave/Generated/INTERRUPT/interrupt.h ****  *
 215:../Dave/Generated/INTERRUPT/interrupt.h ****  *  int main(void)
 216:../Dave/Generated/INTERRUPT/interrupt.h ****  *  {
 217:../Dave/Generated/INTERRUPT/interrupt.h ****  *    DAVE_Init(); // INTERRUPT_Init() is called within DAVE_Init()
 218:../Dave/Generated/INTERRUPT/interrupt.h ****  * 
 219:../Dave/Generated/INTERRUPT/interrupt.h ****  *    INTERRUPT_Enable(&INTERRUPT_0);
 220:../Dave/Generated/INTERRUPT/interrupt.h ****  *    while(1)
 221:../Dave/Generated/INTERRUPT/interrupt.h ****  *    {}
 222:../Dave/Generated/INTERRUPT/interrupt.h ****  *    return 0;
 223:../Dave/Generated/INTERRUPT/interrupt.h ****  *  }
 224:../Dave/Generated/INTERRUPT/interrupt.h ****  * @endcode<BR> </p>
 225:../Dave/Generated/INTERRUPT/interrupt.h ****  */
 226:../Dave/Generated/INTERRUPT/interrupt.h **** __STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
 227:../Dave/Generated/INTERRUPT/interrupt.h **** {
 289              	 .loc 2 227 0
 290              	 .cfi_startproc
 291              	 
 292              	 
 293 0000 80B5     	 push {r7,lr}
 294              	.LCFI22:
 295              	 .cfi_def_cfa_offset 8
 296              	 .cfi_offset 7,-8
 297              	 .cfi_offset 14,-4
 298 0002 82B0     	 sub sp,sp,#8
 299              	.LCFI23:
 300              	 .cfi_def_cfa_offset 16
 301 0004 00AF     	 add r7,sp,#0
 302              	.LCFI24:
 303              	 .cfi_def_cfa_register 7
 304 0006 7860     	 str r0,[r7,#4]
 228:../Dave/Generated/INTERRUPT/interrupt.h ****   XMC_ASSERT("Handler NULL", (handler != NULL));
 229:../Dave/Generated/INTERRUPT/interrupt.h ****   NVIC_EnableIRQ(handler->node);
 305              	 .loc 2 229 0
 306 0008 7B68     	 ldr r3,[r7,#4]
 307 000a 1B78     	 ldrb r3,[r3]
 308 000c 5BB2     	 sxtb r3,r3
 309 000e 1846     	 mov r0,r3
 310 0010 FFF7FEFF 	 bl __NVIC_EnableIRQ
 230:../Dave/Generated/INTERRUPT/interrupt.h **** }
 311              	 .loc 2 230 0
 312 0014 0837     	 adds r7,r7,#8
 313              	.LCFI25:
 314              	 .cfi_def_cfa_offset 8
 315 0016 BD46     	 mov sp,r7
 316              	.LCFI26:
 317              	 .cfi_def_cfa_register 13
 318              	 
 319 0018 80BD     	 pop {r7,pc}
 320              	 .cfi_endproc
 321              	.LFE133:
 323 001a 00BF     	 .section .text.INTERRUPT_GetAppVersion,"ax",%progbits
 324              	 .align 2
 325              	 .global INTERRUPT_GetAppVersion
 326              	 .thumb
 327              	 .thumb_func
 329              	INTERRUPT_GetAppVersion:
 330              	.LFB139:
 331              	 .file 3 "../Dave/Generated/INTERRUPT/interrupt.c"
   1:../Dave/Generated/INTERRUPT/interrupt.c **** /**
   2:../Dave/Generated/INTERRUPT/interrupt.c ****  * @file interrupt.c
   3:../Dave/Generated/INTERRUPT/interrupt.c ****  * @date 2015-09-18
   4:../Dave/Generated/INTERRUPT/interrupt.c ****  *
   5:../Dave/Generated/INTERRUPT/interrupt.c ****  * NOTE:
   6:../Dave/Generated/INTERRUPT/interrupt.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/INTERRUPT/interrupt.c ****  */
   8:../Dave/Generated/INTERRUPT/interrupt.c **** /**
   9:../Dave/Generated/INTERRUPT/interrupt.c ****  * @cond
  10:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  11:../Dave/Generated/INTERRUPT/interrupt.c ****  * INTERRUPT v4.0.10 Helps the user to overwrite the provided ISR in system file
  12:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  13:../Dave/Generated/INTERRUPT/interrupt.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  14:../Dave/Generated/INTERRUPT/interrupt.c ****  * All rights reserved.
  15:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  16:../Dave/Generated/INTERRUPT/interrupt.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:../Dave/Generated/INTERRUPT/interrupt.c ****  * following conditions are met:
  18:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  19:../Dave/Generated/INTERRUPT/interrupt.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:../Dave/Generated/INTERRUPT/interrupt.c ****  *   disclaimer.
  21:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  22:../Dave/Generated/INTERRUPT/interrupt.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:../Dave/Generated/INTERRUPT/interrupt.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  24:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  25:../Dave/Generated/INTERRUPT/interrupt.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:../Dave/Generated/INTERRUPT/interrupt.c ****  *   products derived from this software without specific prior written permission.
  27:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  28:../Dave/Generated/INTERRUPT/interrupt.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:../Dave/Generated/INTERRUPT/interrupt.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:../Dave/Generated/INTERRUPT/interrupt.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:../Dave/Generated/INTERRUPT/interrupt.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:../Dave/Generated/INTERRUPT/interrupt.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:../Dave/Generated/INTERRUPT/interrupt.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:../Dave/Generated/INTERRUPT/interrupt.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  36:../Dave/Generated/INTERRUPT/interrupt.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:../Dave/Generated/INTERRUPT/interrupt.c ****  * with Infineon Technologies AG (dave@infineon.com).
  38:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  39:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  40:../Dave/Generated/INTERRUPT/interrupt.c ****  * Change History
  41:../Dave/Generated/INTERRUPT/interrupt.c ****  * --------------
  42:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  43:../Dave/Generated/INTERRUPT/interrupt.c ****  * 2015-02-16:
  44:../Dave/Generated/INTERRUPT/interrupt.c ****  *     - Initial version<br>
  45:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  46:../Dave/Generated/INTERRUPT/interrupt.c ****  * 2015-07-30:
  47:../Dave/Generated/INTERRUPT/interrupt.c ****  *     - Added support for XMC1400 devices
  48:../Dave/Generated/INTERRUPT/interrupt.c ****  * 2015-09-18:
  49:../Dave/Generated/INTERRUPT/interrupt.c ****  *     - Removed config structure access
  50:../Dave/Generated/INTERRUPT/interrupt.c ****  * @endcond
  51:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  52:../Dave/Generated/INTERRUPT/interrupt.c ****  */
  53:../Dave/Generated/INTERRUPT/interrupt.c **** 
  54:../Dave/Generated/INTERRUPT/interrupt.c **** 
  55:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  56:../Dave/Generated/INTERRUPT/interrupt.c ****  * HEADER FILES
  57:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  58:../Dave/Generated/INTERRUPT/interrupt.c **** 
  59:../Dave/Generated/INTERRUPT/interrupt.c **** #include "interrupt.h"
  60:../Dave/Generated/INTERRUPT/interrupt.c **** 
  61:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  62:../Dave/Generated/INTERRUPT/interrupt.c **** 	* MACROS
  63:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  64:../Dave/Generated/INTERRUPT/interrupt.c **** 
  65:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  66:../Dave/Generated/INTERRUPT/interrupt.c ****  * LOCAL DATA
  67:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  68:../Dave/Generated/INTERRUPT/interrupt.c **** 
  69:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  70:../Dave/Generated/INTERRUPT/interrupt.c ****  * LOCAL ROUTINES
  71:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  72:../Dave/Generated/INTERRUPT/interrupt.c **** 
  73:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  74:../Dave/Generated/INTERRUPT/interrupt.c **** * API IMPLEMENTATION
  75:../Dave/Generated/INTERRUPT/interrupt.c **** ***************************************************************************************************
  76:../Dave/Generated/INTERRUPT/interrupt.c **** /*
  77:../Dave/Generated/INTERRUPT/interrupt.c ****  * API to retrieve the version of the INTERRUPT APP
  78:../Dave/Generated/INTERRUPT/interrupt.c ****  */
  79:../Dave/Generated/INTERRUPT/interrupt.c **** DAVE_APP_VERSION_t INTERRUPT_GetAppVersion(void)
  80:../Dave/Generated/INTERRUPT/interrupt.c **** {
 332              	 .loc 3 80 0
 333              	 .cfi_startproc
 334              	 
 335              	 
 336              	 
 337 0000 80B4     	 push {r7}
 338              	.LCFI27:
 339              	 .cfi_def_cfa_offset 4
 340              	 .cfi_offset 7,-4
 341 0002 83B0     	 sub sp,sp,#12
 342              	.LCFI28:
 343              	 .cfi_def_cfa_offset 16
 344 0004 00AF     	 add r7,sp,#0
 345              	.LCFI29:
 346              	 .cfi_def_cfa_register 7
  81:../Dave/Generated/INTERRUPT/interrupt.c ****   DAVE_APP_VERSION_t version;
  82:../Dave/Generated/INTERRUPT/interrupt.c **** 
  83:../Dave/Generated/INTERRUPT/interrupt.c ****   version.major = INTERRUPT_MAJOR_VERSION;
 347              	 .loc 3 83 0
 348 0006 0423     	 movs r3,#4
 349 0008 3B70     	 strb r3,[r7]
  84:../Dave/Generated/INTERRUPT/interrupt.c ****   version.minor = INTERRUPT_MINOR_VERSION;
 350              	 .loc 3 84 0
 351 000a 0023     	 movs r3,#0
 352 000c 7B70     	 strb r3,[r7,#1]
  85:../Dave/Generated/INTERRUPT/interrupt.c ****   version.patch = INTERRUPT_PATCH_VERSION;
 353              	 .loc 3 85 0
 354 000e 0A23     	 movs r3,#10
 355 0010 BB70     	 strb r3,[r7,#2]
  86:../Dave/Generated/INTERRUPT/interrupt.c **** 
  87:../Dave/Generated/INTERRUPT/interrupt.c ****   return (version);
 356              	 .loc 3 87 0
 357 0012 3B1D     	 adds r3,r7,#4
 358 0014 3A46     	 mov r2,r7
 359 0016 1268     	 ldr r2,[r2]
 360 0018 1146     	 mov r1,r2
 361 001a 1980     	 strh r1,[r3]
 362 001c 0233     	 adds r3,r3,#2
 363 001e 120C     	 lsrs r2,r2,#16
 364 0020 1A70     	 strb r2,[r3]
 365 0022 0023     	 movs r3,#0
 366 0024 3A79     	 ldrb r2,[r7,#4]
 367 0026 62F30703 	 bfi r3,r2,#0,#8
 368 002a 7A79     	 ldrb r2,[r7,#5]
 369 002c 62F30F23 	 bfi r3,r2,#8,#8
 370 0030 BA79     	 ldrb r2,[r7,#6]
 371 0032 62F31743 	 bfi r3,r2,#16,#8
  88:../Dave/Generated/INTERRUPT/interrupt.c **** }
 372              	 .loc 3 88 0
 373 0036 1846     	 mov r0,r3
 374 0038 0C37     	 adds r7,r7,#12
 375              	.LCFI30:
 376              	 .cfi_def_cfa_offset 4
 377 003a BD46     	 mov sp,r7
 378              	.LCFI31:
 379              	 .cfi_def_cfa_register 13
 380              	 
 381 003c 5DF8047B 	 ldr r7,[sp],#4
 382              	.LCFI32:
 383              	 .cfi_restore 7
 384              	 .cfi_def_cfa_offset 0
 385 0040 7047     	 bx lr
 386              	 .cfi_endproc
 387              	.LFE139:
 389 0042 00BF     	 .section .text.INTERRUPT_Init,"ax",%progbits
 390              	 .align 2
 391              	 .global INTERRUPT_Init
 392              	 .thumb
 393              	 .thumb_func
 395              	INTERRUPT_Init:
 396              	.LFB140:
  89:../Dave/Generated/INTERRUPT/interrupt.c **** 
  90:../Dave/Generated/INTERRUPT/interrupt.c **** /*
  91:../Dave/Generated/INTERRUPT/interrupt.c ****  * API to initialize the INTERRUPT APP
  92:../Dave/Generated/INTERRUPT/interrupt.c ****  */
  93:../Dave/Generated/INTERRUPT/interrupt.c **** INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
  94:../Dave/Generated/INTERRUPT/interrupt.c **** {
 397              	 .loc 3 94 0
 398              	 .cfi_startproc
 399              	 
 400              	 
 401 0000 90B5     	 push {r4,r7,lr}
 402              	.LCFI33:
 403              	 .cfi_def_cfa_offset 12
 404              	 .cfi_offset 4,-12
 405              	 .cfi_offset 7,-8
 406              	 .cfi_offset 14,-4
 407 0002 83B0     	 sub sp,sp,#12
 408              	.LCFI34:
 409              	 .cfi_def_cfa_offset 24
 410 0004 00AF     	 add r7,sp,#0
 411              	.LCFI35:
 412              	 .cfi_def_cfa_register 7
 413 0006 7860     	 str r0,[r7,#4]
  95:../Dave/Generated/INTERRUPT/interrupt.c ****   XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  96:../Dave/Generated/INTERRUPT/interrupt.c ****   
  97:../Dave/Generated/INTERRUPT/interrupt.c **** #if(UC_FAMILY == XMC4)
  98:../Dave/Generated/INTERRUPT/interrupt.c **** 
  99:../Dave/Generated/INTERRUPT/interrupt.c ****   NVIC_SetPriority(handler->node,
 414              	 .loc 3 99 0
 415 0008 7B68     	 ldr r3,[r7,#4]
 416 000a 1C78     	 ldrb r4,[r3]
 417 000c FFF7FEFF 	 bl __NVIC_GetPriorityGrouping
 418 0010 0146     	 mov r1,r0
 100:../Dave/Generated/INTERRUPT/interrupt.c ****                    NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 101:../Dave/Generated/INTERRUPT/interrupt.c ****                                        handler->priority,
 419              	 .loc 3 101 0
 420 0012 7B68     	 ldr r3,[r7,#4]
 421 0014 5B78     	 ldrb r3,[r3,#1]
  99:../Dave/Generated/INTERRUPT/interrupt.c ****                    NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 422              	 .loc 3 99 0
 423 0016 1A46     	 mov r2,r3
 102:../Dave/Generated/INTERRUPT/interrupt.c ****                                        handler->subpriority));
 424              	 .loc 3 102 0
 425 0018 7B68     	 ldr r3,[r7,#4]
 426 001a 9B78     	 ldrb r3,[r3,#2]
  99:../Dave/Generated/INTERRUPT/interrupt.c ****                    NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 427              	 .loc 3 99 0
 428 001c 0846     	 mov r0,r1
 429 001e 1146     	 mov r1,r2
 430 0020 1A46     	 mov r2,r3
 431 0022 FFF7FEFF 	 bl NVIC_EncodePriority
 432 0026 0246     	 mov r2,r0
 433 0028 63B2     	 sxtb r3,r4
 434 002a 1846     	 mov r0,r3
 435 002c 1146     	 mov r1,r2
 436 002e FFF7FEFF 	 bl __NVIC_SetPriority
 103:../Dave/Generated/INTERRUPT/interrupt.c ****   if (handler->enable_at_init == true)
 437              	 .loc 3 103 0
 438 0032 7B68     	 ldr r3,[r7,#4]
 439 0034 DB78     	 ldrb r3,[r3,#3]
 440 0036 002B     	 cmp r3,#0
 441 0038 02D0     	 beq .L22
 104:../Dave/Generated/INTERRUPT/interrupt.c ****   {
 105:../Dave/Generated/INTERRUPT/interrupt.c ****     INTERRUPT_Enable(handler);
 442              	 .loc 3 105 0
 443 003a 7868     	 ldr r0,[r7,#4]
 444 003c FFF7FEFF 	 bl INTERRUPT_Enable
 445              	.L22:
 106:../Dave/Generated/INTERRUPT/interrupt.c ****   }
 107:../Dave/Generated/INTERRUPT/interrupt.c **** #endif
 108:../Dave/Generated/INTERRUPT/interrupt.c **** 
 109:../Dave/Generated/INTERRUPT/interrupt.c **** #if(UC_FAMILY == XMC1)
 110:../Dave/Generated/INTERRUPT/interrupt.c ****   NVIC_SetPriority(handler->node, handler->priority);
 111:../Dave/Generated/INTERRUPT/interrupt.c ****   
 112:../Dave/Generated/INTERRUPT/interrupt.c **** #if (UC_SERIES == XMC14)
 113:../Dave/Generated/INTERRUPT/interrupt.c ****   XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | ha
 114:../Dave/Generated/INTERRUPT/interrupt.c **** #endif
 115:../Dave/Generated/INTERRUPT/interrupt.c **** 
 116:../Dave/Generated/INTERRUPT/interrupt.c ****   /* Enable the interrupt if enable_at_init is enabled */
 117:../Dave/Generated/INTERRUPT/interrupt.c ****   if (handler->enable_at_init == true)
 118:../Dave/Generated/INTERRUPT/interrupt.c ****   {
 119:../Dave/Generated/INTERRUPT/interrupt.c ****     INTERRUPT_Enable(handler);
 120:../Dave/Generated/INTERRUPT/interrupt.c ****   }
 121:../Dave/Generated/INTERRUPT/interrupt.c **** #endif
 122:../Dave/Generated/INTERRUPT/interrupt.c **** 
 123:../Dave/Generated/INTERRUPT/interrupt.c ****   return (INTERRUPT_STATUS_SUCCESS);
 446              	 .loc 3 123 0
 447 0040 0023     	 movs r3,#0
 124:../Dave/Generated/INTERRUPT/interrupt.c **** }
 448              	 .loc 3 124 0
 449 0042 1846     	 mov r0,r3
 450 0044 0C37     	 adds r7,r7,#12
 451              	.LCFI36:
 452              	 .cfi_def_cfa_offset 12
 453 0046 BD46     	 mov sp,r7
 454              	.LCFI37:
 455              	 .cfi_def_cfa_register 13
 456              	 
 457 0048 90BD     	 pop {r4,r7,pc}
 458              	 .cfi_endproc
 459              	.LFE140:
 461 004a 00BF     	 .text
 462              	.Letext0:
 463              	 .file 4 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 464              	 .file 5 "d:\\programs\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 465              	 .file 6 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 466              	 .file 7 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Dave/Generated/DAVE_Common.h"
 467              	 .file 8 "D:/Workspace/Development/my/DAVE/Infineon_CANopen/Libraries/CMSIS/Include/cmsis_gcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 interrupt.c
    {standard input}:20     .text.__NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.__NVIC_GetPriorityGrouping:00000000 __NVIC_GetPriorityGrouping
    {standard input}:58     .text.__NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:67     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:118    .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:123    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:127    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:190    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:196    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:200    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
    {standard input}:282    .text.INTERRUPT_Enable:00000000 $t
    {standard input}:286    .text.INTERRUPT_Enable:00000000 INTERRUPT_Enable
    {standard input}:324    .text.INTERRUPT_GetAppVersion:00000000 $t
    {standard input}:329    .text.INTERRUPT_GetAppVersion:00000000 INTERRUPT_GetAppVersion
    {standard input}:390    .text.INTERRUPT_Init:00000000 $t
    {standard input}:395    .text.INTERRUPT_Init:00000000 INTERRUPT_Init
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
