{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../RISCV-RTDS.gen/sources_1/bd/RV_RTDS",
      "name": "RV_RTDS",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlconstant_0": "",
      "xlconcat_0": "",
      "clk_wiz_0": "",
      "xlconstant_1": "",
      "rst_clk_wiz_0_100M": "",
      "neorv32_integration_0": ""
    },
    "interface_ports": {
      "s0_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s0_axis_tdata",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s0_axis_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "s0_axis_tready",
            "direction": "I"
          }
        }
      },
      "s1_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s1_axis_tdata",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "s1_axis_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "s1_axis_tready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "gpio_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "uart0_rxd_i": {
        "direction": "I"
      },
      "uart0_cts_i": {
        "direction": "I"
      },
      "uart1_rxd_i": {
        "direction": "I"
      },
      "uart1_cts_i": {
        "direction": "I"
      },
      "spi_dat_i": {
        "direction": "I"
      },
      "sdi_clk_i": {
        "direction": "I"
      },
      "sdi_csn_i": {
        "direction": "I"
      },
      "sdi_dat_i": {
        "direction": "I"
      },
      "gpio_out": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "spi_csn0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pwm": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "uart0_txd_o": {
        "direction": "O"
      },
      "uart0_rts_o": {
        "direction": "O"
      },
      "neoled_o": {
        "direction": "O"
      },
      "onewire_o": {
        "direction": "O"
      },
      "sdi_dat_o": {
        "direction": "O"
      },
      "spi_dat_o": {
        "direction": "O"
      },
      "uart1_rts_o": {
        "direction": "O"
      },
      "spi_clk_o": {
        "direction": "O"
      },
      "uart1_txd_o": {
        "direction": "O"
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\RV_RTDS_axi_interconnect_0_0\\RV_RTDS_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "RV_RTDS_axi_interconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "RV_RTDS_xbar_0",
            "xci_path": "ip\\RV_RTDS_xbar_0\\RV_RTDS_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "RV_RTDS_axi_bram_ctrl_0_0",
        "xci_path": "ip\\RV_RTDS_axi_bram_ctrl_0_0\\RV_RTDS_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0"
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "9",
        "xci_name": "RV_RTDS_axi_bram_ctrl_0_1",
        "xci_path": "ip\\RV_RTDS_axi_bram_ctrl_0_1\\RV_RTDS_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "axi_bram_ctrl_1"
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "RV_RTDS_blk_mem_gen_0_0",
        "xci_path": "ip\\RV_RTDS_blk_mem_gen_0_0\\RV_RTDS_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "RV_RTDS_blk_mem_gen_0_1",
        "xci_path": "ip\\RV_RTDS_blk_mem_gen_0_1\\RV_RTDS_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "RV_RTDS_xlslice_0_0",
        "xci_path": "ip\\RV_RTDS_xlslice_0_0\\RV_RTDS_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "RV_RTDS_xlslice_0_1",
        "xci_path": "ip\\RV_RTDS_xlslice_0_1\\RV_RTDS_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "RV_RTDS_xlslice_0_2",
        "xci_path": "ip\\RV_RTDS_xlslice_0_2\\RV_RTDS_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "RV_RTDS_xlconstant_0_0",
        "xci_path": "ip\\RV_RTDS_xlconstant_0_0\\RV_RTDS_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "RV_RTDS_xlconcat_0_0",
        "xci_path": "ip\\RV_RTDS_xlconcat_0_0\\RV_RTDS_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "RV_RTDS_clk_wiz_0_0",
        "xci_path": "ip\\RV_RTDS_clk_wiz_0_0\\RV_RTDS_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "RV_RTDS_xlconstant_0_1",
        "xci_path": "ip\\RV_RTDS_xlconstant_0_1\\RV_RTDS_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "RV_RTDS_rst_clk_wiz_0_100M_0",
        "xci_path": "ip\\RV_RTDS_rst_clk_wiz_0_100M_0\\RV_RTDS_rst_clk_wiz_0_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M"
      },
      "neorv32_integration_0": {
        "vlnv": "xilinx.com:module_ref:neorv32_integration_top:1.0",
        "ip_revision": "1",
        "xci_name": "RV_RTDS_neorv32_integration_0_4",
        "xci_path": "ip\\RV_RTDS_neorv32_integration_0_4\\RV_RTDS_neorv32_integration_0_4.xci",
        "inst_hier_path": "neorv32_integration_0",
        "parameters": {
          "PMP_NUM_REGIONS": {
            "value": "0"
          },
          "VENDOR_ID": {
            "value": "0"
          },
          "XIRQ_NUM_CH": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "neorv32_integration_top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s0_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s0_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s0_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "s0_axis_tready",
                "direction": "I"
              }
            }
          },
          "s1_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s1_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s1_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s1_axis_tready",
                "direction": "O"
              }
            }
          },
          "m_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "m_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "m_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "jtag_trst_i": {
            "direction": "I"
          },
          "jtag_tck_i": {
            "direction": "I"
          },
          "jtag_tdi_i": {
            "direction": "I"
          },
          "jtag_tdo_o": {
            "direction": "O"
          },
          "jtag_tms_i": {
            "direction": "I"
          },
          "xip_csn_o": {
            "direction": "O"
          },
          "xip_clk_o": {
            "direction": "O"
          },
          "xip_dat_i": {
            "direction": "I"
          },
          "xip_dat_o": {
            "direction": "O"
          },
          "gpio_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "uart0_txd_o": {
            "direction": "O"
          },
          "uart0_rxd_i": {
            "direction": "I"
          },
          "uart0_rts_o": {
            "direction": "O"
          },
          "uart0_cts_i": {
            "direction": "I"
          },
          "uart1_txd_o": {
            "direction": "O"
          },
          "uart1_rxd_i": {
            "direction": "I"
          },
          "uart1_rts_o": {
            "direction": "O"
          },
          "uart1_cts_i": {
            "direction": "I"
          },
          "spi_clk_o": {
            "direction": "O"
          },
          "spi_dat_o": {
            "direction": "O"
          },
          "spi_dat_i": {
            "direction": "I"
          },
          "spi_csn_o": {
            "direction": "O"
          },
          "sdi_clk_i": {
            "direction": "I"
          },
          "sdi_dat_o": {
            "direction": "O"
          },
          "sdi_dat_i": {
            "direction": "I"
          },
          "sdi_csn_i": {
            "direction": "I"
          },
          "twi_sda_i": {
            "direction": "I"
          },
          "twi_sda_o": {
            "direction": "O"
          },
          "twi_scl_i": {
            "direction": "I"
          },
          "twi_scl_o": {
            "direction": "O"
          },
          "onewire_i": {
            "direction": "I"
          },
          "onewire_o": {
            "direction": "O"
          },
          "pwm_o": {
            "direction": "O"
          },
          "cfs_in_i": {
            "direction": "I"
          },
          "cfs_out_o": {
            "direction": "O"
          },
          "neoled_o": {
            "direction": "O"
          },
          "xirq_i": {
            "direction": "I"
          },
          "mtime_irq_i": {
            "direction": "I"
          },
          "msw_irq_i": {
            "direction": "I"
          },
          "mext_irq_i": {
            "direction": "I"
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTA",
          "axi_bram_ctrl_1/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTB": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTB",
          "axi_bram_ctrl_1/BRAM_PORTB"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "neorv32_integration_0_m_axi": {
        "interface_ports": [
          "neorv32_integration_0/m_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "neorv32_integration_0_s0_axis": {
        "interface_ports": [
          "neorv32_integration_0/s0_axis",
          "s0_axis"
        ]
      },
      "s1_axis_1": {
        "interface_ports": [
          "neorv32_integration_0/s1_axis",
          "s1_axis"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_interconnect_0/S00_ACLK",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_interconnect_0/M01_ACLK",
          "neorv32_integration_0/m_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "xlconcat_0/In0"
        ]
      },
      "neorv32_integration_0_gpio_o": {
        "ports": [
          "neorv32_integration_0/gpio_o",
          "xlslice_2/Din"
        ]
      },
      "neorv32_integration_0_neoled_o": {
        "ports": [
          "neorv32_integration_0/neoled_o",
          "neoled_o"
        ]
      },
      "neorv32_integration_0_onewire_o": {
        "ports": [
          "neorv32_integration_0/onewire_o",
          "onewire_o"
        ]
      },
      "neorv32_integration_0_pwm_o": {
        "ports": [
          "neorv32_integration_0/pwm_o",
          "xlslice_0/Din"
        ]
      },
      "neorv32_integration_0_sdi_dat_o": {
        "ports": [
          "neorv32_integration_0/sdi_dat_o",
          "sdi_dat_o"
        ]
      },
      "neorv32_integration_0_spi_clk_o": {
        "ports": [
          "neorv32_integration_0/spi_clk_o",
          "spi_clk_o"
        ]
      },
      "neorv32_integration_0_spi_csn_o": {
        "ports": [
          "neorv32_integration_0/spi_csn_o",
          "xlslice_1/Din"
        ]
      },
      "neorv32_integration_0_spi_dat_o": {
        "ports": [
          "neorv32_integration_0/spi_dat_o",
          "spi_dat_o"
        ]
      },
      "neorv32_integration_0_uart0_rts_o": {
        "ports": [
          "neorv32_integration_0/uart0_rts_o",
          "uart0_rts_o"
        ]
      },
      "neorv32_integration_0_uart0_txd_o": {
        "ports": [
          "neorv32_integration_0/uart0_txd_o",
          "uart0_txd_o"
        ]
      },
      "neorv32_integration_0_uart1_rts_o": {
        "ports": [
          "neorv32_integration_0/uart1_rts_o",
          "uart1_rts_o"
        ]
      },
      "neorv32_integration_0_uart1_txd_o": {
        "ports": [
          "neorv32_integration_0/uart1_txd_o",
          "uart1_txd_o"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "neorv32_integration_0/m_axi_aresetn"
        ]
      },
      "sdi_clk_i_1": {
        "ports": [
          "sdi_clk_i",
          "neorv32_integration_0/sdi_clk_i"
        ]
      },
      "sdi_csn_i_1": {
        "ports": [
          "sdi_csn_i",
          "neorv32_integration_0/sdi_csn_i"
        ]
      },
      "sdi_dat_i_1": {
        "ports": [
          "sdi_dat_i",
          "neorv32_integration_0/sdi_dat_i"
        ]
      },
      "spi_dat_i_1": {
        "ports": [
          "spi_dat_i",
          "neorv32_integration_0/spi_dat_i"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "uart0_cts_i_1": {
        "ports": [
          "uart0_cts_i",
          "neorv32_integration_0/uart0_cts_i"
        ]
      },
      "uart0_rxd_i_1": {
        "ports": [
          "uart0_rxd_i",
          "neorv32_integration_0/uart0_rxd_i"
        ]
      },
      "uart1_cts_i_1": {
        "ports": [
          "uart1_cts_i",
          "neorv32_integration_0/uart1_cts_i"
        ]
      },
      "uart1_rxd_i_1": {
        "ports": [
          "uart1_rxd_i",
          "neorv32_integration_0/uart1_rxd_i"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "neorv32_integration_0/gpio_i"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "neorv32_integration_0/mtime_irq_i",
          "neorv32_integration_0/msw_irq_i",
          "neorv32_integration_0/mext_irq_i"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xlconcat_0/In1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "pwm"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "spi_csn0"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "gpio_out"
        ]
      }
    },
    "addressing": {
      "/neorv32_integration_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}