
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.331506                       # Number of seconds simulated
sim_ticks                                331505750500                       # Number of ticks simulated
final_tick                               1037572551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 234857                       # Simulator instruction rate (inst/s)
host_op_rate                                   249160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38928269                       # Simulator tick rate (ticks/s)
host_mem_usage                                2249584                       # Number of bytes of host memory used
host_seconds                                  8515.81                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2121795550                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher     24436160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        96512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      6738304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31270976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        96512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     11933504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11933504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher       381815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       105286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              488609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        186461                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             186461                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher      73712628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       291132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     20326356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94330116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       291132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           291132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35997879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35997879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35997879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     73712628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       291132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     20326356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            130327996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      488609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     186461                       # Number of write requests accepted
system.mem_ctrls.readBursts                    488609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   186461                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               31051712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  219264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11929216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31270976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11933504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    41                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12006                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  331504920507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                488609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               186461                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  284673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   14605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   13024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   14916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       254714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.740658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.933157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.012280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143096     56.18%     56.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        63004     24.74%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21972      8.63%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6838      2.68%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6199      2.43%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3544      1.39%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2353      0.92%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1749      0.69%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5959      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       254714                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.061025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.903240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              54      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            346      3.21%      3.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           942      8.75%     12.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2070     19.23%     31.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2056     19.10%     50.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1539     14.30%     65.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1052      9.77%     74.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           742      6.89%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           580      5.39%     87.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           410      3.81%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           313      2.91%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           207      1.92%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          164      1.52%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          102      0.95%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           60      0.56%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           44      0.41%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           21      0.20%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           20      0.19%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           14      0.13%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           11      0.10%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            2      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10766                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.313208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.250583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.578415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4929     45.78%     45.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              121      1.12%     46.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4477     41.58%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              729      6.77%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              231      2.15%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      1.08%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.60%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.26%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.20%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.14%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10766                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  22972436711                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             32069617961                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2425915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     47347.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66097.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   330498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86362                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     491067.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                952004760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                505994940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1746872400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              491102820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         24125849280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          11642731650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1035736800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     73404516210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     29097138720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19066021155                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           162078856005                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            488.917171                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         303251056404                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1674062729                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10240170000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  66503366507                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  75772429020                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16338599867                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 160977122377                       # Time in different power states
system.mem_ctrls_1.actEnergy                866674620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                460644690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1717334220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              481873860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22094464080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          10809748470                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            980572320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     66078658470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     26586676320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24874513965                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           154958711625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.438986                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         305230425902                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1613372743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9379808000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  91084303507                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  69234928955                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   15281382612                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 144911954683                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6575602                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           380531838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6576626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.861256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.172739                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.827261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999831                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         799179370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        799179370                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    261621726                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       261621726                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    118489614                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      118489614                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    380111340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380111340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    380111340                       # number of overall hits
system.cpu.dcache.overall_hits::total       380111340                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     15605568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15605568                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       584964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       584964                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16190532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16190532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16190532                       # number of overall misses
system.cpu.dcache.overall_misses::total      16190532                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 148138688500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148138688500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   9194600726                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9194600726                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       180000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       180000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 157333289226                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 157333289226                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 157333289226                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 157333289226                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    277227294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    277227294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119074578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    396301872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    396301872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    396301872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    396301872                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.056292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056292                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004913                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004913                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.040854                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040854                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.040854                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040854                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  9492.681619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9492.681619                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15718.233474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15718.233474                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9717.610837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9717.610837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9717.610837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9717.610837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4834                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1293388                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               452                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           49612                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.694690                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.070064                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6575602                       # number of writebacks
system.cpu.dcache.writebacks::total           6575602                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      9230395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9230395                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       384538                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       384538                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9614933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9614933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9614933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9614933                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6375173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6375173                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       200426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       200426                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6575599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6575599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6575599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6575599                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  61402928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61402928500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2880595992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2880595992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       177000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       177000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  64283524492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64283524492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  64283524492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64283524492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.022996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.016592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.016592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016592                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9631.570547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9631.570547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 14372.366819                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14372.366819                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        59000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9776.071274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9776.071274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9776.071274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9776.071274                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1923                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1039526196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          426910.142094                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   248.881674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   263.118326                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.486097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.513903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         526392981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        526392981                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    263193215                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       263193215                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    263193215                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        263193215                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    263193215                       # number of overall hits
system.cpu.icache.overall_hits::total       263193215                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         2314                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2314                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         2314                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2314                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         2314                       # number of overall misses
system.cpu.icache.overall_misses::total          2314                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    162448489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162448489                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    162448489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162448489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    162448489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162448489                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    263195529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    263195529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    263195529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    263195529                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    263195529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    263195529                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 70202.458513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70202.458513                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 70202.458513                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70202.458513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 70202.458513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70202.458513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        25240                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1421                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               237                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.497890                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          203                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1923                       # number of writebacks
system.cpu.icache.writebacks::total              1923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          391                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          391                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          391                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          391                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          391                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          391                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1923                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1923                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    132434990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132434990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    132434990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132434990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    132434990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132434990                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68868.949558                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68868.949558                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 68868.949558                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68868.949558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 68868.949558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68868.949558                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          4979630                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             4992971                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  811                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              12416                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                940957                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    486359                       # number of replacements
system.l2.tags.tagsinuse                 31799.477588                       # Cycle average of tags in use
system.l2.tags.total_refs                     9168850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518153                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.695256                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31561.411045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   238.066543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.963178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.007265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           184                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1993                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005615                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.964661                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 112179720                       # Number of tag accesses
system.l2.tags.data_accesses                112179720                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2683055                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2683055                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3892248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3892248                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       192916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                192916                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                405                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6277286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6277286                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6470202                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6470607                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          405                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6470202                       # number of overall hits
system.l2.overall_hits::total                 6470607                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         7510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7510                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1518                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        97890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97890                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1518                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       105400                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106918                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1518                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       105400                       # number of overall misses
system.l2.overall_misses::total                106918                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   1313659500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1313659500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    127756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127756500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  10734564500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10734564500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    127756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  12048224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12175980500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    127756500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  12048224000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12175980500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2683055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2683055                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3892248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3892248                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       200426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6375176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6375176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1923                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6575602                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6577525                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1923                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6575602                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6577525                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.037470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037470                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.789392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.789392                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.015355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.015355                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.789392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.016029                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016255                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.789392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.016029                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016255                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 174921.371505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 174921.371505                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 84161.067194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84161.067194                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 109659.459598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109659.459598                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84161.067194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 114309.525617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113881.483941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84161.067194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 114309.525617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113881.483941                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 45                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             45                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      4584                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               186461                       # number of writebacks
system.l2.writebacks::total                    186461                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data           46                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               46                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           67                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           67                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 123                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                123                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       453565                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         453565                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         7464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7464                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1508                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        97823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97823                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       105287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       453565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       105287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           560360                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  33704322442                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  33704322442                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1262428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1262428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    118043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    118043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  10141350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10141350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    118043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  11403778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11521821500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  33704322442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    118043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  11403778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45226143942                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.037241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.784191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.784191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.015344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015344                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.784191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.016012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.784191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.016012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085193                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 74309.795602                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74309.795602                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 169135.584137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 169135.584137                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 78278.183024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78278.183024                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 103670.404711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103670.404711                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 78278.183024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 108311.358477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107887.274685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 74309.795602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 78278.183024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 108311.358477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80709.086912                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        974969                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       488569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             481146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       186461                       # Transaction distribution
system.membus.trans_dist::CleanEvict           299898                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7463                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        481146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1463578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1463578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43204480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43204480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            488610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  488610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              488610                       # Request fanout histogram
system.membus.reqLayer0.occupancy           997366529                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1307573048                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        48034547                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     44891699                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1726214                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     23039387                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        18811712                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.650228                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          183889                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          302                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          118                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          184                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           81                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1037572551000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                663011502                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1678849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1082024620                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            48034547                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     18995719                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             659446611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3473728                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          676                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1188                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         263195534                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    662864342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.653619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.219786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        149571818     22.56%     22.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        198982026     30.02%     52.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45788132      6.91%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        268522366     40.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    662864342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.072449                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.631985                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         60813503                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     234146236                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         291715112                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      74453152                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1736325                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     16252299                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           557                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1053441706                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5147181                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1736325                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        106254020                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       138143760                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2343                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         314823982                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     101903900                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1045793758                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2449015                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      45774247                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2675002                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        9184232                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        9308437                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      6384006                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1521405939                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8289421629                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    675281647                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    939924672                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1471139073                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         50266809                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         167678023                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    293680061                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    121027454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      7871282                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2478959                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1043432621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           28                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1032922474                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       991024                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     32565907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     84801369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    662864342                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.558271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.147388                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    153282265     23.12%     23.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    163156121     24.61%     47.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    192228673     29.00%     76.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    133149305     20.09%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19393413      2.93%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1639950      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        14615      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    662864342                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        28344750     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             23      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              24      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd     21331672      8.02%     18.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       744474      0.28%     18.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       119474      0.04%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv      1423745      0.54%     19.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      2949283      1.11%     20.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult     23733813      8.93%     29.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      3909951      1.47%     31.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt      2789656      1.05%     32.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       36396780     13.69%     45.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5213354      1.96%     47.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    116502680     43.82%     91.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     22400261      8.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     193332109     18.72%     18.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       429168      0.04%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            35      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    175951583     17.03%     35.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     18773478      1.82%     37.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4243890      0.41%     38.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     15915518      1.54%     39.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     24934519      2.41%     41.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    128938789     12.48%     54.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     43067667      4.17%     58.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt     15632114      1.51%     60.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     67922407      6.58%     66.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     22191972      2.15%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    223652166     21.65%     90.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     97937059      9.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1032922474                       # Type of FU issued
system.switch_cpus.iq.rate                   1.557925                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           265859940                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.257386                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1338670844                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    338221501                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    299035430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1656889406                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    737789473                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    729623631                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      372577217                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       926205197                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     12500245                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     11724522                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12458                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1887209                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       110164                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1736325                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5906369                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2140898                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1043432669                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     293680061                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    121027454                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           15                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         103997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1891165                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12458                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       912730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1001775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1914505                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1030247175                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     289890878                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2675295                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    20                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            409699487                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         39462650                       # Number of branches executed
system.switch_cpus.iew.exec_stores          119808609                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.553890                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1028996245                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1028659061                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         568302626                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         759196725                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.551495                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748558                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     30110819                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           27                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1725675                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    658222276                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.535753                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.311024                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    335697601     51.00%     51.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    108269094     16.45%     67.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     72955158     11.08%     78.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44269038      6.73%     85.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18096609      2.75%     88.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19240636      2.92%     90.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6167644      0.94%     91.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9927243      1.51%     93.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     43599253      6.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    658222276                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000016                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1010866729                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              401095778                       # Number of memory references committed
system.switch_cpus.commit.loads             281955533                       # Number of loads committed
system.switch_cpus.commit.membars                  12                       # Number of memory barriers committed
system.switch_cpus.commit.branches           37219806                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          728430352                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         550203136                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       160940                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    183214807     18.12%     18.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       425768      0.04%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     18.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    175724153     17.38%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     35.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     18365572      1.82%     37.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4212182      0.42%     37.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     15915490      1.57%     39.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     24475260      2.42%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    128865138     12.75%     54.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     42940452      4.25%     58.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt     15632108      1.55%     60.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     59220798      5.86%     66.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     21209412      2.10%     68.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    222734735     22.03%     90.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     97930833      9.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1010866729                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      43599253                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1655600454                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2086599085                       # The number of ROB writes
system.switch_cpus.timesIdled                    1653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  147160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1010866715                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.663012                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.663012                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.508269                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.508269                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        659141389                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       196017337                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         934747400                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        617246826                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        3980961898                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        281126408                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5952640320                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      401650826                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13155051                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6577526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          71750                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        71750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1037572551000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6377099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2869516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3894470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          299898                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           547268                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6375176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19726810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19732579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       246144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    841677312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              841923456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1033631                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11933760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7611153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009719                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7537180     99.03%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73973      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7611153                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13155051008                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6013                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2896975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9863406494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
