---
layout: project_page
title: Group04 Designing a RISCV 32 bit Instruction Processor
permalink: /co502/e19/Group04-Designing-a-RISCV-32-bit-Instruction-Processor/
description: In this project, we designed a processor to implement RISCV 32 bit ISA.
  Here we implemented RV32I and RV32M instructions
has_children: false
parent: E19 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e19-CO502-Group04-Designing-a-RISCV-32-bit-Instruction-Processor
page_url: blank
forks: 2
watchers: 0
stars: 0
started_on: '2025-05-23T03:47:51Z'
---

In this project, we designed a processor to implement RISCV 32 bit ISA. Here we implemented RV32I and RV32M instructions