---
layout: archive
title: "Misc"
permalink: /misc/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Project
------
- **[OSCPU(一生一芯)](https://ysyx.oscc.cc/), Session 4**

  1. A 5-stage RV64IM CPU with I/Dcache implemented in Verilog.
  2. Supporting software environment implemented in C/C++.
  3. Based on [abstract-machine](https://github.com/NJU-ProjectN/abstract-machine) (AM) and [ysyxSOC](https://github.com/OSCPU/ysyxSoC/tree/ysyx4).
  
    **AM version:** [\[Github\]](https://github.com/Misakau/ysyx4) &nbsp; &nbsp; &nbsp; **ysyxSoC version:** [\[Gitee\]](https://gitee.com/misakau/ysyx4)
