<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>OSPI Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">OSPI Data Structures<div class="ingroups"><a class="el" href="group___c_s_l___o_s_p_i___a_p_i.html">Octal SPI (OSPI) API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4ac6e8207b87c93a5f6379f7d91f6f55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ac6e8207b87c93a5f6379f7d91f6f55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#ga4ac6e8207b87c93a5f6379f7d91f6f55">CSL_OSPI_POLL_IDLE_TIMEOUT</a>&#160;&#160;&#160;(5000U)         /* in millisecond */</td></tr>
<tr class="memdesc:ga4ac6e8207b87c93a5f6379f7d91f6f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI operation timeout value. <br /></td></tr>
<tr class="separator:ga4ac6e8207b87c93a5f6379f7d91f6f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f42d2427d7bb4667f53007fd8e69fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24f42d2427d7bb4667f53007fd8e69fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#ga24f42d2427d7bb4667f53007fd8e69fe">CSL_OSPI_CMD_LEN_DEFAULT</a>&#160;&#160;&#160;(1U)            /*In bytes */</td></tr>
<tr class="memdesc:ga24f42d2427d7bb4667f53007fd8e69fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI Command default Length. <br /></td></tr>
<tr class="separator:ga24f42d2427d7bb4667f53007fd8e69fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4643768578595aae226c70a0d2f076"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f4643768578595aae226c70a0d2f076"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#ga4f4643768578595aae226c70a0d2f076">CSL_OSPI_BAUD_RATE_DIVISOR</a>(x)&#160;&#160;&#160;(((x) - 2U) &gt;&gt; 1U)</td></tr>
<tr class="memdesc:ga4f4643768578595aae226c70a0d2f076"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI controller master mode baud rate divisor. SPI bard rate = master_ref_clk/BD, where BD is: 0000 = /2 0001 = /4 0010 = /6 ... 1111 = /32. <br /></td></tr>
<tr class="separator:ga4f4643768578595aae226c70a0d2f076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2df47f982287e3275c21de991e5c54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a2df47f982287e3275c21de991e5c54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#ga9a2df47f982287e3275c21de991e5c54">CSL_OSPI_DEV_DELAY_ARRAY_SIZE</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga9a2df47f982287e3275c21de991e5c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI device delay parameter array size. <br /></td></tr>
<tr class="separator:ga9a2df47f982287e3275c21de991e5c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c93cde023b677498b9a0435a5b3b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga477c93cde023b677498b9a0435a5b3b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#ga477c93cde023b677498b9a0435a5b3b9">CSL_OSPI_DEV_DELAY_CSSOT</a>&#160;&#160;&#160;(46U)  /* Chip Select Start of Transfer Delay */</td></tr>
<tr class="memdesc:ga477c93cde023b677498b9a0435a5b3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI device delays in cycles of SPI master ref clock. <br /></td></tr>
<tr class="separator:ga477c93cde023b677498b9a0435a5b3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71350ff5b4ccdc3b59e78c9095b1126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#gac71350ff5b4ccdc3b59e78c9095b1126">CSL_OSPI_SRAM_SIZE_WORDS</a>&#160;&#160;&#160;(128U)</td></tr>
<tr class="memdesc:gac71350ff5b4ccdc3b59e78c9095b1126"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM partition configuration definitions.  <a href="#gac71350ff5b4ccdc3b59e78c9095b1126">More...</a><br /></td></tr>
<tr class="separator:gac71350ff5b4ccdc3b59e78c9095b1126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e28393acd541f61e94b48bd6d2c7cd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e28393acd541f61e94b48bd6d2c7cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___d_a_t_a_s_t_r_u_c_t.html#ga6e28393acd541f61e94b48bd6d2c7cd5">CSL_OSPI_SRAM_WARERMARK_RD_LVL</a>&#160;&#160;&#160;(CSL_OSPI_SRAM_PARTITION_RD / 4U)</td></tr>
<tr class="memdesc:ga6e28393acd541f61e94b48bd6d2c7cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM fill level watermark. <br /></td></tr>
<tr class="separator:ga6e28393acd541f61e94b48bd6d2c7cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gac71350ff5b4ccdc3b59e78c9095b1126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_SRAM_SIZE_WORDS&#160;&#160;&#160;(128U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRAM partition configuration definitions. </p>
<p>size of the indirect read/write partition in the SRAM, in units of SRAM locations </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
