#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x594227c90130 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x594227c56b00 .scope module, "npu_unit" "npu_unit" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "avs_address";
    .port_info 3 /INPUT 1 "avs_write";
    .port_info 4 /INPUT 32 "avs_writedata";
    .port_info 5 /INPUT 1 "avs_read";
    .port_info 6 /OUTPUT 32 "avs_readdata";
    .port_info 7 /OUTPUT 1 "avs_readdatavalid";
    .port_info 8 /INPUT 1 "dma_rd_m_waitrequest";
    .port_info 9 /INPUT 64 "dma_rd_m_readdata";
    .port_info 10 /INPUT 1 "dma_rd_m_readdatavalid";
    .port_info 11 /OUTPUT 10 "dma_rd_m_burstcount";
    .port_info 12 /OUTPUT 32 "dma_rd_m_address";
    .port_info 13 /OUTPUT 1 "dma_rd_m_read";
    .port_info 14 /INPUT 1 "dma_wr_m_waitrequest";
    .port_info 15 /OUTPUT 10 "dma_wr_m_burstcount";
    .port_info 16 /OUTPUT 32 "dma_wr_m_address";
    .port_info 17 /OUTPUT 1 "dma_wr_m_write";
    .port_info 18 /OUTPUT 64 "dma_wr_m_writedata";
P_0x594227a2fc10 .param/l "AXI_WIDTH" 0 3 4, +C4<00000000000000000000000001000000>;
L_0x594227b2d9a0 .functor BUFZ 32, v0x594227be5590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x594227b2f1e0 .functor BUFZ 1, v0x594227be14b0_0, C4<0>, C4<0>, C4<0>;
o0x7c0854676948 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x594227cd7290_0 .net "avs_address", 3 0, o0x7c0854676948;  0 drivers
o0x7c0854676b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd7330_0 .net "avs_read", 0 0, o0x7c0854676b58;  0 drivers
v0x594227cd73d0_0 .net "avs_readdata", 31 0, L_0x594227b2d9a0;  1 drivers
v0x594227cd7470_0 .net "avs_readdatavalid", 0 0, L_0x594227b2f1e0;  1 drivers
o0x7c0854676d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd7510_0 .net "avs_write", 0 0, o0x7c0854676d98;  0 drivers
o0x7c0854676588 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x594227cd75b0_0 .net "avs_writedata", 31 0, o0x7c0854676588;  0 drivers
o0x7c08546760d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd76a0_0 .net "clk", 0 0, o0x7c08546760d8;  0 drivers
v0x594227cd7740_0 .net "core_load_weight", 0 0, v0x594227c4d2c0_0;  1 drivers
v0x594227cd7830_0 .net "core_valid_in", 7 0, v0x594227c4d600_0;  1 drivers
v0x594227cd7960_0 .net "core_valid_out", 7 0, L_0x594227cefb00;  1 drivers
v0x594227cd7a50_0 .net "core_x_in", 63 0, v0x594227c2c340_0;  1 drivers
L_0x7c085462d3c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227cd7b40_0 .net "core_y_in", 255 0, L_0x7c085462d3c0;  1 drivers
v0x594227cd7be0_0 .net "core_y_out", 255 0, L_0x594227cef620;  1 drivers
v0x594227cd7c80_0 .net "ctrl_readdata", 31 0, v0x594227be5590_0;  1 drivers
v0x594227cd7d20_0 .net "ctrl_readdatavalid", 0 0, v0x594227be14b0_0;  1 drivers
v0x594227cd7dc0_0 .net "dma_data_from_npu", 63 0, v0x594227c57e80_0;  1 drivers
v0x594227cd7eb0_0 .net "dma_data_from_npu_ready", 0 0, L_0x594227ceb530;  1 drivers
v0x594227cd7fa0_0 .net "dma_data_from_npu_valid", 0 0, v0x594227c5b690_0;  1 drivers
v0x594227cd8090_0 .net "dma_data_to_npu", 63 0, L_0x594227ceb120;  1 drivers
v0x594227cd8130_0 .net "dma_data_to_npu_ready", 0 0, L_0x594227cec750;  1 drivers
v0x594227cd81d0_0 .net "dma_data_to_npu_valid", 0 0, L_0x594227ceaff0;  1 drivers
v0x594227cd8270_0 .net "dma_rd_addr", 31 0, v0x594227baed00_0;  1 drivers
v0x594227cd8360_0 .net "dma_rd_busy", 0 0, v0x594227bc41b0_0;  1 drivers
v0x594227cd8450_0 .net "dma_rd_done", 0 0, v0x594227ba3cf0_0;  1 drivers
v0x594227cd8540_0 .net "dma_rd_len", 31 0, v0x594227befc10_0;  1 drivers
v0x594227cd8630_0 .net "dma_rd_m_address", 31 0, v0x594227bc9c90_0;  1 drivers
v0x594227cd86d0_0 .net "dma_rd_m_burstcount", 9 0, v0x594227bc9fc0_0;  1 drivers
v0x594227cd8770_0 .net "dma_rd_m_read", 0 0, v0x594227bcdd70_0;  1 drivers
o0x7c0854677c38 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x594227cd8810_0 .net "dma_rd_m_readdata", 63 0, o0x7c0854677c38;  0 drivers
o0x7c0854677c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd88b0_0 .net "dma_rd_m_readdatavalid", 0 0, o0x7c0854677c68;  0 drivers
o0x7c0854677c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd8950_0 .net "dma_rd_m_waitrequest", 0 0, o0x7c0854677c98;  0 drivers
v0x594227cd89f0_0 .net "dma_rd_start", 0 0, v0x594227bebb30_0;  1 drivers
v0x594227cd8ae0_0 .net "dma_wr_addr", 31 0, v0x594227bddb40_0;  1 drivers
v0x594227cd8bd0_0 .net "dma_wr_busy", 0 0, v0x594227be2500_0;  1 drivers
v0x594227cd8cc0_0 .net "dma_wr_done", 0 0, v0x594227be65e0_0;  1 drivers
v0x594227cd8db0_0 .net "dma_wr_len", 31 0, v0x594227bd18a0_0;  1 drivers
v0x594227cd8ea0_0 .net "dma_wr_m_address", 31 0, v0x594227bc60c0_0;  1 drivers
v0x594227cd8f40_0 .net "dma_wr_m_burstcount", 9 0, v0x594227bc68e0_0;  1 drivers
o0x7c0854677e18 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd8fe0_0 .net "dma_wr_m_waitrequest", 0 0, o0x7c0854677e18;  0 drivers
v0x594227cd9080_0 .net "dma_wr_m_write", 0 0, v0x594227bec410_0;  1 drivers
v0x594227cd9120_0 .net "dma_wr_m_writedata", 63 0, L_0x594227cebbe0;  1 drivers
v0x594227cd91c0_0 .net "dma_wr_start", 0 0, v0x594227bcd7c0_0;  1 drivers
v0x594227cd92b0_0 .net "pe_load_weight", 0 0, v0x594227c402a0_0;  1 drivers
v0x594227cd9350_0 .net "pe_valid_in", 0 0, v0x594227c19bb0_0;  1 drivers
v0x594227cd93f0_0 .net "pe_valid_out", 0 0, v0x594227c66990_0;  1 drivers
v0x594227cd9490_0 .net "pe_x_in", 7 0, v0x594227c11990_0;  1 drivers
v0x594227cd9530_0 .net "pe_x_out", 7 0, v0x594227c5a660_0;  1 drivers
v0x594227cd95d0_0 .net "pe_y_in", 31 0, v0x594227c03920_0;  1 drivers
v0x594227cd9670_0 .net "pe_y_out", 31 0, v0x594227c4c5f0_0;  1 drivers
o0x7c0854676168 .functor BUFZ 1, C4<z>; HiZ drive
v0x594227cd9710_0 .net "rst_n", 0 0, o0x7c0854676168;  0 drivers
v0x594227cd97b0_0 .net "seq_busy", 0 0, v0x594227c494f0_0;  1 drivers
v0x594227cd98a0_0 .net "seq_done", 0 0, v0x594227c5bf90_0;  1 drivers
v0x594227cd9990_0 .net "seq_mode", 1 0, v0x594227b526d0_0;  1 drivers
v0x594227cd9a80_0 .net "seq_start", 0 0, v0x594227b56300_0;  1 drivers
v0x594227cd9b70_0 .net "seq_total_rows", 31 0, v0x594227b59f50_0;  1 drivers
S_0x594227b156b0 .scope module, "u_mac_pe" "mac_pe" 3 216, 4 3 0, S_0x594227c56b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227a40cc0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227a40d00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227b19480_0 .net/s *"_ivl_0", 15 0, L_0x594227d0d0f0;  1 drivers
v0x594227a53d30_0 .net/s *"_ivl_2", 15 0, L_0x594227d0d190;  1 drivers
v0x594227a0db40_0 .net/s *"_ivl_6", 31 0, L_0x594227d0d320;  1 drivers
v0x594227c918f0_0 .net/s "add_out", 31 0, L_0x594227d0d410;  1 drivers
v0x594227c961a0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c96240_0 .net "load_weight", 0 0, v0x594227c402a0_0;  alias, 1 drivers
v0x594227c78a70_0 .net/s "mult_out", 15 0, L_0x594227d0d230;  1 drivers
v0x594227c6ebb0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c6aaa0_0 .net "valid_in", 0 0, v0x594227c19bb0_0;  alias, 1 drivers
v0x594227c66990_0 .var "valid_out", 0 0;
v0x594227c62880_0 .var/s "weight_reg", 7 0;
v0x594227c5e770_0 .net/s "x_in", 7 0, v0x594227c11990_0;  alias, 1 drivers
v0x594227c5a660_0 .var/s "x_out", 7 0;
v0x594227c56550_0 .net/s "y_in", 31 0, v0x594227c03920_0;  alias, 1 drivers
v0x594227c4c5f0_0 .var/s "y_out", 31 0;
E_0x594227a4a890/0 .event negedge, v0x594227c6ebb0_0;
E_0x594227a4a890/1 .event posedge, v0x594227c961a0_0;
E_0x594227a4a890 .event/or E_0x594227a4a890/0, E_0x594227a4a890/1;
L_0x594227d0d0f0 .extend/s 16, v0x594227c11990_0;
L_0x594227d0d190 .extend/s 16, v0x594227c62880_0;
L_0x594227d0d230 .arith/mult 16, L_0x594227d0d0f0, L_0x594227d0d190;
L_0x594227d0d320 .extend/s 32, L_0x594227d0d230;
L_0x594227d0d410 .arith/sum 32, v0x594227c03920_0, L_0x594227d0d320;
S_0x594227c94ae0 .scope module, "u_npu_ctrl" "npu_ctrl" 3 71, 5 3 0, S_0x594227c56b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "readdatavalid";
    .port_info 8 /OUTPUT 1 "seq_start";
    .port_info 9 /OUTPUT 2 "seq_mode";
    .port_info 10 /OUTPUT 32 "seq_total_rows";
    .port_info 11 /INPUT 1 "seq_busy";
    .port_info 12 /INPUT 1 "seq_done";
    .port_info 13 /OUTPUT 32 "dma_rd_addr";
    .port_info 14 /OUTPUT 32 "dma_rd_len";
    .port_info 15 /OUTPUT 1 "dma_rd_start";
    .port_info 16 /OUTPUT 32 "dma_wr_addr";
    .port_info 17 /OUTPUT 32 "dma_wr_len";
    .port_info 18 /OUTPUT 1 "dma_wr_start";
    .port_info 19 /INPUT 1 "dma_rd_busy";
    .port_info 20 /INPUT 1 "dma_rd_done";
    .port_info 21 /INPUT 1 "dma_wr_busy";
    .port_info 22 /INPUT 1 "dma_wr_done";
    .port_info 23 /OUTPUT 1 "pe_load_weight";
    .port_info 24 /OUTPUT 1 "pe_valid_in";
    .port_info 25 /OUTPUT 8 "pe_x_in";
    .port_info 26 /OUTPUT 32 "pe_y_in";
    .port_info 27 /INPUT 8 "pe_x_out";
    .port_info 28 /INPUT 32 "pe_y_out";
    .port_info 29 /INPUT 1 "pe_valid_out";
L_0x7c085462d018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x594227b31180 .functor XNOR 1, L_0x594227b193e0, L_0x7c085462d018, C4<0>, C4<0>;
L_0x7c085462d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x594227b35170 .functor XNOR 1, L_0x594227cd9ff0, L_0x7c085462d060, C4<0>, C4<0>;
L_0x594227b1cb20 .functor AND 1, o0x7c0854676b58, L_0x594227b31180, C4<1>, C4<1>;
L_0x594227b1ec00 .functor AND 1, o0x7c0854676d98, L_0x594227b31180, C4<1>, C4<1>;
v0x594227bd92f0_0 .net *"_ivl_1", 0 0, L_0x594227b193e0;  1 drivers
v0x594227bd5210_0 .net/2u *"_ivl_2", 0 0, L_0x7c085462d018;  1 drivers
v0x594227bcd050_0 .net *"_ivl_7", 0 0, L_0x594227cd9ff0;  1 drivers
v0x594227bc3160_0 .net/2u *"_ivl_8", 0 0, L_0x7c085462d060;  1 drivers
v0x594227bbafa0_0 .net "address", 3 0, o0x7c0854676948;  alias, 0 drivers
v0x594227bb6ec0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227baed00_0 .var "dma_rd_addr", 31 0;
v0x594227baac20_0 .net "dma_rd_busy", 0 0, v0x594227bc41b0_0;  alias, 1 drivers
v0x594227ba6b40_0 .net "dma_rd_done", 0 0, v0x594227ba3cf0_0;  alias, 1 drivers
v0x594227befc10_0 .var "dma_rd_len", 31 0;
v0x594227bebb30_0 .var "dma_rd_start", 0 0;
v0x594227bddb40_0 .var "dma_wr_addr", 31 0;
v0x594227bd9a60_0 .net "dma_wr_busy", 0 0, v0x594227be2500_0;  alias, 1 drivers
v0x594227bd5980_0 .net "dma_wr_done", 0 0, v0x594227be65e0_0;  alias, 1 drivers
v0x594227bd18a0_0 .var "dma_wr_len", 31 0;
v0x594227bcd7c0_0 .var "dma_wr_start", 0 0;
v0x594227bc96e0_0 .net "pe_load_weight", 0 0, v0x594227c402a0_0;  alias, 1 drivers
v0x594227bbb710_0 .net "pe_readdata", 31 0, v0x594227c33f70_0;  1 drivers
v0x594227bb7630_0 .net "pe_readdatavalid", 0 0, v0x594227c29ff0_0;  1 drivers
v0x594227bb3550_0 .net "pe_valid_in", 0 0, v0x594227c19bb0_0;  alias, 1 drivers
v0x594227baf470_0 .net "pe_valid_out", 0 0, v0x594227c66990_0;  alias, 1 drivers
v0x594227bab390_0 .net/s "pe_x_in", 7 0, v0x594227c11990_0;  alias, 1 drivers
v0x594227ba72b0_0 .net/s "pe_x_out", 7 0, v0x594227c5a660_0;  alias, 1 drivers
v0x594227bf7660_0 .net/s "pe_y_in", 31 0, v0x594227c03920_0;  alias, 1 drivers
v0x594227bf3580_0 .net/s "pe_y_out", 31 0, v0x594227c4c5f0_0;  alias, 1 drivers
v0x594227bef4f0_0 .net "read", 0 0, o0x7c0854676b58;  alias, 0 drivers
v0x594227be5590_0 .var "readdata", 31 0;
v0x594227be14b0_0 .var "readdatavalid", 0 0;
v0x594227bbf080_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b8a590_0 .net "select_pe", 0 0, L_0x594227b31180;  1 drivers
v0x594227b85ed0_0 .net "select_sys", 0 0, L_0x594227b35170;  1 drivers
v0x594227b815a0_0 .net "seq_busy", 0 0, v0x594227c494f0_0;  alias, 1 drivers
v0x594227b4ebc0_0 .net "seq_done", 0 0, v0x594227c5bf90_0;  alias, 1 drivers
v0x594227b526d0_0 .var "seq_mode", 1 0;
v0x594227b56300_0 .var "seq_start", 0 0;
v0x594227b59f50_0 .var "seq_total_rows", 31 0;
v0x594227b5dbd0_0 .var "sys_readdata", 31 0;
v0x594227b617c0_0 .var "sys_readdatavalid", 0 0;
v0x594227b653d0_0 .net "write", 0 0, o0x7c0854676d98;  alias, 0 drivers
v0x594227b68380_0 .net "writedata", 31 0, o0x7c0854676588;  alias, 0 drivers
E_0x594227a4b330 .event edge, v0x594227b617c0_0, v0x594227b5dbd0_0, v0x594227c29ff0_0, v0x594227c33f70_0;
L_0x594227b193e0 .part o0x7c0854676948, 3, 1;
L_0x594227cd9ff0 .part o0x7c0854676948, 3, 1;
L_0x594227cda130 .part o0x7c0854676948, 0, 2;
S_0x594227c79020 .scope module, "u_mac_pe_ctrl" "mac_pe_ctrl" 5 50, 6 3 0, S_0x594227c94ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "reg_addr";
    .port_info 3 /INPUT 1 "reg_read";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 32 "reg_writedata";
    .port_info 6 /OUTPUT 32 "reg_readdata";
    .port_info 7 /OUTPUT 1 "reg_readdatavalid";
    .port_info 8 /OUTPUT 1 "load_weight";
    .port_info 9 /OUTPUT 1 "valid_in";
    .port_info 10 /OUTPUT 8 "x_in";
    .port_info 11 /OUTPUT 32 "y_in";
    .port_info 12 /INPUT 8 "x_out";
    .port_info 13 /INPUT 32 "y_out";
    .port_info 14 /INPUT 1 "valid_out";
v0x594227a41080_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c402a0_0 .var "load_weight", 0 0;
v0x594227c3c190_0 .net "reg_addr", 1 0, L_0x594227cda130;  1 drivers
v0x594227c38080_0 .net "reg_read", 0 0, L_0x594227b1cb20;  1 drivers
v0x594227c33f70_0 .var "reg_readdata", 31 0;
v0x594227c29ff0_0 .var "reg_readdatavalid", 0 0;
v0x594227c25ee0_0 .net "reg_write", 0 0, L_0x594227b1ec00;  1 drivers
v0x594227c21dd0_0 .net "reg_writedata", 31 0, o0x7c0854676588;  alias, 0 drivers
v0x594227c1dcc0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c19bb0_0 .var "valid_in", 0 0;
v0x594227c15aa0_0 .net "valid_out", 0 0, v0x594227c66990_0;  alias, 1 drivers
v0x594227c11990_0 .var/s "x_in", 7 0;
v0x594227c07a20_0 .net/s "x_out", 7 0, v0x594227c5a660_0;  alias, 1 drivers
v0x594227c03920_0 .var/s "y_in", 31 0;
v0x594227bff820_0 .net/s "y_out", 31 0, v0x594227c4c5f0_0;  alias, 1 drivers
S_0x594227c7d9d0 .scope module, "u_npu_dma" "npu_dma" 3 115, 7 3 0, S_0x594227c56b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "rd_addr";
    .port_info 3 /INPUT 32 "rd_len";
    .port_info 4 /INPUT 1 "rd_start_pulse";
    .port_info 5 /INPUT 32 "wr_addr";
    .port_info 6 /INPUT 32 "wr_len";
    .port_info 7 /INPUT 1 "wr_start_pulse";
    .port_info 8 /OUTPUT 1 "rd_busy";
    .port_info 9 /OUTPUT 1 "rd_done";
    .port_info 10 /OUTPUT 1 "wr_busy";
    .port_info 11 /OUTPUT 1 "wr_done";
    .port_info 12 /INPUT 1 "rd_m_waitrequest";
    .port_info 13 /INPUT 64 "rd_m_readdata";
    .port_info 14 /INPUT 1 "rd_m_readdatavalid";
    .port_info 15 /OUTPUT 10 "rd_m_burstcount";
    .port_info 16 /OUTPUT 32 "rd_m_address";
    .port_info 17 /OUTPUT 1 "rd_m_read";
    .port_info 18 /INPUT 1 "wr_m_waitrequest";
    .port_info 19 /OUTPUT 10 "wr_m_burstcount";
    .port_info 20 /OUTPUT 32 "wr_m_address";
    .port_info 21 /OUTPUT 1 "wr_m_write";
    .port_info 22 /OUTPUT 64 "wr_m_writedata";
    .port_info 23 /OUTPUT 64 "data_to_npu";
    .port_info 24 /OUTPUT 1 "data_to_npu_valid";
    .port_info 25 /INPUT 1 "data_to_npu_ready";
    .port_info 26 /INPUT 64 "data_from_npu";
    .port_info 27 /INPUT 1 "data_from_npu_valid";
    .port_info 28 /OUTPUT 1 "data_from_npu_ready";
P_0x5942279d0850 .param/l "ADDR_WIDTH" 1 7 51, +C4<00000000000000000000000000001001>;
P_0x5942279d0890 .param/l "AXI_WIDTH" 0 7 4, +C4<00000000000000000000000001000000>;
P_0x5942279d08d0 .param/l "FIFO_DEPTH" 1 7 50, +C4<00000000000000000000001000000000>;
P_0x5942279d0910 .param/l "RD_BURST" 1 7 77, C4<01>;
P_0x5942279d0950 .param/l "RD_IDLE" 1 7 76, C4<00>;
P_0x5942279d0990 .param/l "RD_WAIT" 1 7 78, C4<10>;
P_0x5942279d09d0 .param/l "WR_BURST" 1 7 207, C4<01>;
P_0x5942279d0a10 .param/l "WR_DATA" 1 7 208, C4<10>;
P_0x5942279d0a50 .param/l "WR_IDLE" 1 7 206, C4<00>;
L_0x594227b18ca0 .functor BUFZ 1, o0x7c0854677c68, C4<0>, C4<0>, C4<0>;
L_0x594227ceb190 .functor AND 1, L_0x594227ceaff0, L_0x594227cec750, C4<1>, C4<1>;
L_0x594227ceb120 .functor BUFZ 64, L_0x594227ceb290, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x594227ceb620 .functor AND 1, v0x594227c5b690_0, L_0x594227ceb530, C4<1>, C4<1>;
L_0x594227ceb850 .functor AND 1, v0x594227bec410_0, L_0x594227ceb720, C4<1>, C4<1>;
L_0x594227cebbe0 .functor BUFZ 64, L_0x594227ceb960, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x594227a01150_0 .net *"_ivl_0", 31 0, L_0x594227cda270;  1 drivers
L_0x7c085462d138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227a01250_0 .net *"_ivl_11", 21 0, L_0x7c085462d138;  1 drivers
L_0x7c085462d180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b6b420_0 .net/2u *"_ivl_12", 31 0, L_0x7c085462d180;  1 drivers
v0x594227b6e790_0 .net *"_ivl_16", 31 0, L_0x594227cea780;  1 drivers
L_0x7c085462d1c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b71740_0 .net *"_ivl_19", 21 0, L_0x7c085462d1c8;  1 drivers
L_0x7c085462d210 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b747a0_0 .net/2u *"_ivl_20", 31 0, L_0x7c085462d210;  1 drivers
v0x594227b777e0_0 .net *"_ivl_24", 31 0, L_0x594227cea9b0;  1 drivers
L_0x7c085462d258 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b7a800_0 .net *"_ivl_27", 21 0, L_0x7c085462d258;  1 drivers
L_0x7c085462d2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b838e0_0 .net/2u *"_ivl_28", 31 0, L_0x7c085462d2a0;  1 drivers
L_0x7c085462d0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b82350_0 .net *"_ivl_3", 21 0, L_0x7c085462d0a8;  1 drivers
L_0x7c085462d2e8 .functor BUFT 1, C4<1000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b82680_0 .net/2u *"_ivl_32", 9 0, L_0x7c085462d2e8;  1 drivers
v0x594227b88170_0 .net *"_ivl_34", 9 0, L_0x594227ceacc0;  1 drivers
v0x594227b86bf0_0 .net *"_ivl_37", 9 0, L_0x594227ceadb0;  1 drivers
L_0x7c085462d0f0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x594227b86f20_0 .net/2u *"_ivl_4", 31 0, L_0x7c085462d0f0;  1 drivers
v0x594227b8c910_0 .net *"_ivl_46", 63 0, L_0x594227ceb290;  1 drivers
v0x594227b8b2b0_0 .net *"_ivl_48", 10 0, L_0x594227ceb330;  1 drivers
L_0x7c085462d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594227b8b5e0_0 .net *"_ivl_51", 1 0, L_0x7c085462d330;  1 drivers
v0x594227b8fa10_0 .net *"_ivl_59", 0 0, L_0x594227ceb720;  1 drivers
v0x594227b8fd40_0 .net *"_ivl_62", 63 0, L_0x594227ceb960;  1 drivers
v0x594227b95690_0 .net *"_ivl_64", 10 0, L_0x594227ceba00;  1 drivers
L_0x7c085462d378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594227b940d0_0 .net *"_ivl_67", 1 0, L_0x7c085462d378;  1 drivers
v0x594227b94400_0 .net *"_ivl_8", 31 0, L_0x594227cea4b0;  1 drivers
v0x594227b99d50_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227b98790_0 .var "current_rd_burst", 9 0;
v0x594227b98ac0_0 .net "data_from_npu", 63 0, v0x594227c57e80_0;  alias, 1 drivers
v0x594227b9e410_0 .net "data_from_npu_ready", 0 0, L_0x594227ceb530;  alias, 1 drivers
v0x594227b9ce50_0 .net "data_from_npu_valid", 0 0, v0x594227c5b690_0;  alias, 1 drivers
v0x594227b9d180_0 .net "data_to_npu", 63 0, L_0x594227ceb120;  alias, 1 drivers
v0x594227ba2a70_0 .net "data_to_npu_ready", 0 0, L_0x594227cec750;  alias, 1 drivers
v0x594227ba1510_0 .net "data_to_npu_valid", 0 0, L_0x594227ceaff0;  alias, 1 drivers
v0x594227ba1840 .array "in_fifo", 511 0, 63 0;
v0x594227b7e610_0 .var "in_fifo_count", 9 0;
v0x594227b7edd0_0 .net "in_fifo_empty", 0 0, L_0x594227cea640;  1 drivers
v0x594227ba7860_0 .net "in_fifo_free_space", 9 0, L_0x594227ceaeb0;  1 drivers
v0x594227ba7b90_0 .net "in_fifo_full", 0 0, L_0x594227cea370;  1 drivers
v0x594227bab940_0 .net "in_fifo_pop", 0 0, L_0x594227ceb190;  1 drivers
v0x594227babc70_0 .net "in_fifo_push", 0 0, L_0x594227b18ca0;  1 drivers
v0x594227bafa20_0 .var "in_fifo_rd_ptr", 8 0;
v0x594227bafd50_0 .var "in_fifo_wr_ptr", 8 0;
v0x594227bb3b00 .array "out_fifo", 511 0, 63 0;
v0x594227bb3e30_0 .var "out_fifo_count", 9 0;
v0x594227bb7be0_0 .net "out_fifo_empty", 0 0, L_0x594227ceab80;  1 drivers
v0x594227bb7f10_0 .net "out_fifo_full", 0 0, L_0x594227cea870;  1 drivers
v0x594227bbbcc0_0 .net "out_fifo_pop", 0 0, L_0x594227ceb850;  1 drivers
v0x594227bbbff0_0 .net "out_fifo_push", 0 0, L_0x594227ceb620;  1 drivers
v0x594227bbfda0_0 .var "out_fifo_rd_ptr", 8 0;
v0x594227bc00d0_0 .var "out_fifo_wr_ptr", 8 0;
v0x594227bc3e80_0 .net "rd_addr", 31 0, v0x594227baed00_0;  alias, 1 drivers
v0x594227bc41b0_0 .var "rd_busy", 0 0;
v0x594227ba3cf0_0 .var "rd_done", 0 0;
v0x594227ba43f0_0 .net "rd_len", 31 0, v0x594227befc10_0;  alias, 1 drivers
v0x594227bc9c90_0 .var "rd_m_address", 31 0;
v0x594227bc9fc0_0 .var "rd_m_burstcount", 9 0;
v0x594227bcdd70_0 .var "rd_m_read", 0 0;
v0x594227bce0a0_0 .net "rd_m_readdata", 63 0, o0x7c0854677c38;  alias, 0 drivers
v0x594227bd1e50_0 .net "rd_m_readdatavalid", 0 0, o0x7c0854677c68;  alias, 0 drivers
v0x594227bd2180_0 .net "rd_m_waitrequest", 0 0, o0x7c0854677c98;  alias, 0 drivers
v0x594227bd5f30_0 .var "rd_pending_beats", 31 0;
v0x594227bd6260_0 .var "rd_rem_len", 31 0;
v0x594227bda010_0 .net "rd_start_pulse", 0 0, v0x594227bebb30_0;  alias, 1 drivers
v0x594227bda340_0 .var "rd_state", 1 0;
v0x594227bde0f0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bde420_0 .net "wr_addr", 31 0, v0x594227bddb40_0;  alias, 1 drivers
v0x594227be21d0_0 .var "wr_burst_rem", 9 0;
v0x594227be2500_0 .var "wr_busy", 0 0;
v0x594227be62b0_0 .var "wr_current_burst", 9 0;
v0x594227be65e0_0 .var "wr_done", 0 0;
v0x594227bc5480_0 .net "wr_len", 31 0, v0x594227bd18a0_0;  alias, 1 drivers
v0x594227bc60c0_0 .var "wr_m_address", 31 0;
v0x594227bc68e0_0 .var "wr_m_burstcount", 9 0;
v0x594227bec0e0_0 .net "wr_m_waitrequest", 0 0, o0x7c0854677e18;  alias, 0 drivers
v0x594227bec410_0 .var "wr_m_write", 0 0;
v0x594227bf01c0_0 .net "wr_m_writedata", 63 0, L_0x594227cebbe0;  alias, 1 drivers
v0x594227bf04f0_0 .var "wr_rem_len", 31 0;
v0x594227bf42a0_0 .net "wr_start_pulse", 0 0, v0x594227bcd7c0_0;  alias, 1 drivers
v0x594227bf45d0_0 .var "wr_state", 1 0;
E_0x5942279a93c0 .event posedge, v0x594227c961a0_0;
L_0x594227cda270 .concat [ 10 22 0 0], v0x594227b7e610_0, L_0x7c085462d0a8;
L_0x594227cea370 .cmp/eq 32, L_0x594227cda270, L_0x7c085462d0f0;
L_0x594227cea4b0 .concat [ 10 22 0 0], v0x594227b7e610_0, L_0x7c085462d138;
L_0x594227cea640 .cmp/eq 32, L_0x594227cea4b0, L_0x7c085462d180;
L_0x594227cea780 .concat [ 10 22 0 0], v0x594227bb3e30_0, L_0x7c085462d1c8;
L_0x594227cea870 .cmp/eq 32, L_0x594227cea780, L_0x7c085462d210;
L_0x594227cea9b0 .concat [ 10 22 0 0], v0x594227bb3e30_0, L_0x7c085462d258;
L_0x594227ceab80 .cmp/eq 32, L_0x594227cea9b0, L_0x7c085462d2a0;
L_0x594227ceacc0 .arith/sub 10, L_0x7c085462d2e8, v0x594227b7e610_0;
L_0x594227ceadb0 .part v0x594227bd5f30_0, 0, 10;
L_0x594227ceaeb0 .arith/sub 10, L_0x594227ceacc0, L_0x594227ceadb0;
L_0x594227ceaff0 .reduce/nor L_0x594227cea640;
L_0x594227ceb290 .array/port v0x594227ba1840, L_0x594227ceb330;
L_0x594227ceb330 .concat [ 9 2 0 0], v0x594227bafa20_0, L_0x7c085462d330;
L_0x594227ceb530 .reduce/nor L_0x594227cea870;
L_0x594227ceb720 .reduce/nor o0x7c0854677e18;
L_0x594227ceb960 .array/port v0x594227bb3b00, L_0x594227ceba00;
L_0x594227ceba00 .concat [ 9 2 0 0], v0x594227bbfda0_0, L_0x7c085462d378;
S_0x594227c82420 .scope module, "u_npu_sequencer" "npu_sequencer" 3 168, 8 95 0, S_0x594227c56b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 32 "total_rows";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 64 "dma_data_in";
    .port_info 8 /INPUT 1 "dma_data_in_valid";
    .port_info 9 /OUTPUT 1 "dma_data_in_ready";
    .port_info 10 /OUTPUT 64 "dma_data_out";
    .port_info 11 /OUTPUT 1 "dma_data_out_valid";
    .port_info 12 /INPUT 1 "dma_data_out_ready";
    .port_info 13 /OUTPUT 1 "core_load_weight";
    .port_info 14 /OUTPUT 8 "core_valid_in";
    .port_info 15 /OUTPUT 64 "core_x_in";
    .port_info 16 /OUTPUT 256 "core_y_in";
    .port_info 17 /INPUT 256 "core_y_out";
    .port_info 18 /INPUT 8 "core_valid_out";
P_0x5942279f9020 .param/l "ACC_WIDTH" 0 8 98, +C4<00000000000000000000000000100000>;
P_0x5942279f9060 .param/l "AXI_WIDTH" 0 8 99, +C4<00000000000000000000000001000000>;
P_0x5942279f90a0 .param/l "DATA_WIDTH" 0 8 97, +C4<00000000000000000000000000001000>;
P_0x5942279f90e0 .param/l "D_IDLE" 1 8 197, +C4<00000000000000000000000000000000>;
P_0x5942279f9120 .param/l "D_RUN" 1 8 197, +C4<00000000000000000000000000000001>;
P_0x5942279f9160 .param/l "D_UNPACK" 1 8 197, +C4<00000000000000000000000000000010>;
P_0x5942279f91a0 .param/l "D_WAIT_FIFO" 1 8 197, +C4<00000000000000000000000000000011>;
P_0x5942279f91e0 .param/l "F_BEAT" 1 8 159, +C4<00000000000000000000000000000001>;
P_0x5942279f9220 .param/l "F_IDLE" 1 8 159, +C4<00000000000000000000000000000000>;
P_0x5942279f9260 .param/l "F_WAIT" 1 8 159, +C4<00000000000000000000000000000010>;
P_0x5942279f92a0 .param/l "N" 0 8 96, +C4<00000000000000000000000000001000>;
P_0x5942279f92e0 .param/l "OUT_BEATS_PER_ROW" 1 8 204, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
L_0x594227cec170 .functor AND 1, L_0x594227cebf40, L_0x594227cec080, C4<1>, C4<1>;
L_0x594227cec500 .functor AND 1, L_0x594227cec170, L_0x594227cec3c0, C4<1>, C4<1>;
v0x594227c3ce80_0 .net *"_ivl_11", 0 0, L_0x594227cec080;  1 drivers
v0x594227c3d1c0_0 .net *"_ivl_13", 0 0, L_0x594227cec170;  1 drivers
v0x594227c3dac0_0 .net *"_ivl_14", 31 0, L_0x594227cec280;  1 drivers
L_0x7c085462d498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c40f90_0 .net *"_ivl_17", 25 0, L_0x7c085462d498;  1 drivers
L_0x7c085462d4e0 .functor BUFT 1, C4<00000000000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0x594227c412d0_0 .net/2u *"_ivl_18", 31 0, L_0x7c085462d4e0;  1 drivers
v0x594227c41bd0_0 .net *"_ivl_2", 31 0, L_0x594227cebe50;  1 drivers
v0x594227c450a0_0 .net *"_ivl_20", 0 0, L_0x594227cec3c0;  1 drivers
L_0x7c085462d408 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c453e0_0 .net *"_ivl_5", 29 0, L_0x7c085462d408;  1 drivers
L_0x7c085462d450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x594227c45ce0_0 .net/2u *"_ivl_6", 31 0, L_0x7c085462d450;  1 drivers
v0x594227c491b0_0 .net *"_ivl_8", 0 0, L_0x594227cebf40;  1 drivers
v0x594227c494f0_0 .var "busy", 0 0;
v0x594227c49df0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c4d2c0_0 .var "core_load_weight", 0 0;
v0x594227c4d600_0 .var "core_valid_in", 7 0;
v0x594227c4ded0_0 .net "core_valid_out", 7 0, L_0x594227cefb00;  alias, 1 drivers
v0x594227c2c340_0 .var "core_x_in", 63 0;
v0x594227c2cf50_0 .net "core_y_in", 255 0, L_0x7c085462d3c0;  alias, 1 drivers
v0x594227c53130_0 .net "core_y_out", 255 0, L_0x594227cef620;  alias, 1 drivers
v0x594227c53470_0 .var "d_state", 2 0;
v0x594227c53d70_0 .net "dma_data_in", 63 0, L_0x594227ceb120;  alias, 1 drivers
v0x594227c57240_0 .net "dma_data_in_ready", 0 0, L_0x594227cec750;  alias, 1 drivers
v0x594227c57580_0 .net "dma_data_in_valid", 0 0, L_0x594227ceaff0;  alias, 1 drivers
v0x594227c57e80_0 .var "dma_data_out", 63 0;
v0x594227c5b350_0 .net "dma_data_out_ready", 0 0, L_0x594227ceb530;  alias, 1 drivers
v0x594227c5b690_0 .var "dma_data_out_valid", 0 0;
v0x594227c5bf90_0 .var "done", 0 0;
v0x594227c5f460_0 .var "done_cnt", 7 0;
v0x594227c5f7a0_0 .var "f_state", 1 0;
v0x594227c600a0_0 .net "in_fifo_dout", 63 0, L_0x594227ceccf0;  1 drivers
v0x594227c63570_0 .net "in_fifo_empty", 0 0, L_0x594227cec9d0;  1 drivers
v0x594227c638b0_0 .net "in_fifo_rd", 0 0, L_0x594227cec500;  1 drivers
v0x594227c641b0_0 .net "mode", 1 0, v0x594227b526d0_0;  alias, 1 drivers
v0x594227c67680_0 .net "res_fifo_count", 5 0, v0x594227c2b8f0_0;  1 drivers
v0x594227c679c0_0 .net "res_fifo_dout", 255 0, L_0x594227ced440;  1 drivers
v0x594227c682c0_0 .net "res_fifo_empty", 0 0, L_0x594227ced0d0;  1 drivers
v0x594227c6b790_0 .var "res_fifo_rd", 0 0;
v0x594227c6bad0_0 .var "rows_drained", 31 0;
v0x594227c6c3d0_0 .var "rows_fed", 31 0;
v0x594227c6f8a0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c6fbe0_0 .net "start", 0 0, v0x594227b56300_0;  alias, 1 drivers
v0x594227c704b0_0 .var "sub_cnt", 3 0;
v0x594227c4e920_0 .net "total_rows", 31 0, v0x594227b59f50_0;  alias, 1 drivers
v0x594227c4f530_0 .net "wr_en_internal", 0 0, L_0x594227ced630;  1 drivers
L_0x594227cebe50 .concat [ 2 30 0 0], v0x594227c5f7a0_0, L_0x7c085462d408;
L_0x594227cebf40 .cmp/eq 32, L_0x594227cebe50, L_0x7c085462d450;
L_0x594227cec080 .reduce/nor L_0x594227cec9d0;
L_0x594227cec280 .concat [ 6 26 0 0], v0x594227c2b8f0_0, L_0x7c085462d498;
L_0x594227cec3c0 .cmp/gt 32, L_0x7c085462d4e0, L_0x594227cec280;
L_0x594227ced550 .reduce/and L_0x594227cefb00;
L_0x594227ced630 .reduce/and L_0x594227cefb00;
S_0x594227c8b780 .scope module, "inf" "npu_in_fifo" 8 136, 8 51 0, S_0x594227c82420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "din";
    .port_info 3 /INPUT 1 "din_valid";
    .port_info 4 /OUTPUT 1 "din_ready";
    .port_info 5 /OUTPUT 64 "dout";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 1 "empty";
P_0x594227bb3bc0 .param/l "WIDTH" 0 8 52, +C4<00000000000000000000000001000000>;
L_0x594227ceccf0 .functor BUFZ 64, L_0x594227cecb10, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x594227bfd040_0 .net *"_ivl_0", 31 0, L_0x594227cec660;  1 drivers
L_0x7c085462d5b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c00510_0 .net *"_ivl_11", 27 0, L_0x7c085462d5b8;  1 drivers
L_0x7c085462d600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c00890_0 .net/2u *"_ivl_12", 31 0, L_0x7c085462d600;  1 drivers
v0x594227c01140_0 .net *"_ivl_16", 63 0, L_0x594227cecb10;  1 drivers
v0x594227c04610_0 .net *"_ivl_18", 4 0, L_0x594227cecbb0;  1 drivers
L_0x7c085462d648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594227c04990_0 .net *"_ivl_21", 1 0, L_0x7c085462d648;  1 drivers
L_0x7c085462d528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c05240_0 .net *"_ivl_3", 27 0, L_0x7c085462d528;  1 drivers
L_0x7c085462d570 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x594227c08710_0 .net/2u *"_ivl_4", 31 0, L_0x7c085462d570;  1 drivers
v0x594227c08a90_0 .net *"_ivl_8", 31 0, L_0x594227cec890;  1 drivers
v0x594227c09310_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227be78b0_0 .var "count", 3 0;
v0x594227be84b0_0 .net "din", 63 0, L_0x594227ceb120;  alias, 1 drivers
v0x594227be8ce0_0 .net "din_ready", 0 0, L_0x594227cec750;  alias, 1 drivers
v0x594227c0e570_0 .net "din_valid", 0 0, L_0x594227ceaff0;  alias, 1 drivers
v0x594227c0e8b0_0 .net "dout", 63 0, L_0x594227ceccf0;  alias, 1 drivers
v0x594227c0f1b0_0 .net "empty", 0 0, L_0x594227cec9d0;  alias, 1 drivers
v0x594227c12680_0 .var/i "i", 31 0;
v0x594227c132c0 .array "ram", 7 0, 63 0;
v0x594227c16790_0 .net "rd_en", 0 0, L_0x594227cec500;  alias, 1 drivers
v0x594227c16ad0_0 .var "rd_ptr", 2 0;
v0x594227c173d0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c1a8a0_0 .var "wr_ptr", 2 0;
L_0x594227cec660 .concat [ 4 28 0 0], v0x594227be78b0_0, L_0x7c085462d528;
L_0x594227cec750 .cmp/gt 32, L_0x7c085462d570, L_0x594227cec660;
L_0x594227cec890 .concat [ 4 28 0 0], v0x594227be78b0_0, L_0x7c085462d5b8;
L_0x594227cec9d0 .cmp/eq 32, L_0x594227cec890, L_0x7c085462d600;
L_0x594227cecb10 .array/port v0x594227c132c0, L_0x594227cecbb0;
L_0x594227cecbb0 .concat [ 3 2 0 0], v0x594227c16ad0_0, L_0x7c085462d648;
S_0x594227c529f0 .scope module, "outf" "npu_res_fifo" 8 150, 8 4 0, S_0x594227c82420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "din";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 256 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 6 "count";
P_0x594227c1abe0 .param/l "ADDR_W" 0 8 7, +C4<00000000000000000000000000000101>;
P_0x594227c1ac20 .param/l "DEPTH" 0 8 6, +C4<00000000000000000000000000100000>;
P_0x594227c1ac60 .param/l "WIDTH" 0 8 5, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
L_0x594227ced440 .functor BUFZ 256, L_0x594227ced260, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x594227c1ecf0_0 .net *"_ivl_0", 31 0, L_0x594227cece00;  1 drivers
L_0x7c085462d720 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c1f5f0_0 .net *"_ivl_11", 25 0, L_0x7c085462d720;  1 drivers
L_0x7c085462d768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c22ac0_0 .net/2u *"_ivl_12", 31 0, L_0x7c085462d768;  1 drivers
v0x594227c22e00_0 .net *"_ivl_16", 255 0, L_0x594227ced260;  1 drivers
v0x594227c23700_0 .net *"_ivl_18", 6 0, L_0x594227ced300;  1 drivers
L_0x7c085462d7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x594227c26bd0_0 .net *"_ivl_21", 1 0, L_0x7c085462d7b0;  1 drivers
L_0x7c085462d690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227c26f10_0 .net *"_ivl_3", 25 0, L_0x7c085462d690;  1 drivers
L_0x7c085462d6d8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x594227c27810_0 .net/2u *"_ivl_4", 31 0, L_0x7c085462d6d8;  1 drivers
v0x594227c2ace0_0 .net *"_ivl_8", 31 0, L_0x594227ced030;  1 drivers
v0x594227c2b020_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c2b8f0_0 .var "count", 5 0;
v0x594227c09d60_0 .net "din", 255 0, L_0x594227cef620;  alias, 1 drivers
v0x594227c0a970_0 .net "dout", 255 0, L_0x594227ced440;  alias, 1 drivers
v0x594227c0b1a0_0 .net "empty", 0 0, L_0x594227ced0d0;  alias, 1 drivers
v0x594227c30b50_0 .net "full", 0 0, L_0x594227cecef0;  1 drivers
v0x594227c30e90_0 .var/i "i", 31 0;
v0x594227c31790 .array "ram", 31 0, 255 0;
v0x594227c34fa0_0 .net "rd_en", 0 0, v0x594227c6b790_0;  1 drivers
v0x594227c358a0_0 .var "rd_ptr", 4 0;
v0x594227c38d70_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c390b0_0 .net "wr_en", 0 0, L_0x594227ced550;  1 drivers
v0x594227c399b0_0 .var "wr_ptr", 4 0;
L_0x594227cece00 .concat [ 6 26 0 0], v0x594227c2b8f0_0, L_0x7c085462d690;
L_0x594227cecef0 .cmp/eq 32, L_0x594227cece00, L_0x7c085462d6d8;
L_0x594227ced030 .concat [ 6 26 0 0], v0x594227c2b8f0_0, L_0x7c085462d720;
L_0x594227ced0d0 .cmp/eq 32, L_0x594227ced030, L_0x7c085462d768;
L_0x594227ced260 .array/port v0x594227c31790, L_0x594227ced300;
L_0x594227ced300 .concat [ 5 2 0 0], v0x594227c358a0_0, L_0x7c085462d7b0;
S_0x594227c74660 .scope module, "u_systolic_core" "systolic_core" 3 202, 9 1 0, S_0x594227c56b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 8 "valid_in";
    .port_info 4 /INPUT 64 "x_in";
    .port_info 5 /INPUT 256 "y_in";
    .port_info 6 /OUTPUT 256 "y_out";
    .port_info 7 /OUTPUT 8 "valid_out";
P_0x594227c76310 .param/l "ACC_WIDTH" 0 9 4, +C4<00000000000000000000000000100000>;
P_0x594227c76350 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000001000>;
P_0x594227c76390 .param/l "N" 0 9 2, +C4<00000000000000000000000000001000>;
v0x594227cd6940_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cd69e0_0 .net "load_weight", 0 0, v0x594227c4d2c0_0;  alias, 1 drivers
v0x594227cd6a80_0 .net "lw_skewed", 7 0, L_0x594227ceea80;  1 drivers
v0x594227cd6b20_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cd6bc0_0 .net "v_notskewed", 7 0, L_0x594227d08410;  1 drivers
v0x594227cd6cb0_0 .net "v_skewed", 7 0, L_0x594227cee620;  1 drivers
v0x594227cd6d50_0 .net "valid_in", 7 0, v0x594227c4d600_0;  alias, 1 drivers
v0x594227cd6df0_0 .net "valid_out", 7 0, L_0x594227cefb00;  alias, 1 drivers
v0x594227cd6e90_0 .net "x_in", 63 0, v0x594227c2c340_0;  alias, 1 drivers
v0x594227cd6fc0_0 .net "x_skewed", 63 0, L_0x594227cee240;  1 drivers
L_0x7c085462d7f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x594227cd7060_0 .net "y_in", 255 0, L_0x7c085462d7f8;  1 drivers
v0x594227cd7100_0 .net "y_notskewed", 255 0, L_0x594227d0cd30;  1 drivers
v0x594227cd71a0_0 .net "y_out", 255 0, L_0x594227cef620;  alias, 1 drivers
L_0x594227ced6d0 .part v0x594227c2c340_0, 0, 8;
L_0x594227ced770 .part v0x594227c4d600_0, 0, 1;
v0x594227c84170_0 .array/port v0x594227c84170, 0;
v0x594227c8d4d0_1 .array/port v0x594227c8d4d0, 1;
v0x594227c95e30_2 .array/port v0x594227c95e30, 2;
LS_0x594227cee240_0_0 .concat8 [ 8 8 8 8], L_0x594227ced6d0, v0x594227c84170_0, v0x594227c8d4d0_1, v0x594227c95e30_2;
v0x594227c2d780_3 .array/port v0x594227c2d780, 3;
v0x594227b4b710_4 .array/port v0x594227b4b710, 4;
v0x594227c72ac0_5 .array/port v0x594227c72ac0, 5;
v0x594227bdecb0_6 .array/port v0x594227bdecb0, 6;
LS_0x594227cee240_0_4 .concat8 [ 8 8 8 8], v0x594227c2d780_3, v0x594227b4b710_4, v0x594227c72ac0_5, v0x594227bdecb0_6;
L_0x594227cee240 .concat8 [ 32 32 0 0], LS_0x594227cee240_0_0, LS_0x594227cee240_0_4;
LS_0x594227cee620_0_0 .concat8 [ 1 1 1 1], L_0x594227ced770, v0x594227c7ed50_0, L_0x594227ceda40, L_0x594227cedbf0;
LS_0x594227cee620_0_4 .concat8 [ 1 1 1 1], L_0x594227cedda0, L_0x594227cedf50, L_0x594227cee100, L_0x594227cee990;
L_0x594227cee620 .concat8 [ 4 4 0 0], LS_0x594227cee620_0_0, LS_0x594227cee620_0_4;
LS_0x594227ceea80_0_0 .concat8 [ 1 1 1 1], L_0x594227ced810, v0x594227c7e450_0, L_0x594227cedae0, L_0x594227cedc90;
LS_0x594227ceea80_0_4 .concat8 [ 1 1 1 1], L_0x594227cede40, L_0x594227cedff0, L_0x594227cee1a0, L_0x594227ceedf0;
L_0x594227ceea80 .concat8 [ 4 4 0 0], LS_0x594227ceea80_0_0, LS_0x594227ceea80_0_4;
v0x594227bd67c0_6 .array/port v0x594227bd67c0, 6;
v0x594227bca520_5 .array/port v0x594227bca520, 5;
v0x594227bb87a0_4 .array/port v0x594227bb87a0, 4;
v0x594227bac500_3 .array/port v0x594227bac500, 3;
LS_0x594227cef620_0_0 .concat8 [ 32 32 32 32], v0x594227bd67c0_6, v0x594227bca520_5, v0x594227bb87a0_4, v0x594227bac500_3;
v0x594227b9d710_2 .array/port v0x594227b9d710, 2;
v0x594227b902d0_1 .array/port v0x594227b902d0, 1;
v0x594227b153d0_0 .array/port v0x594227b153d0, 0;
LS_0x594227cef620_0_4 .concat8 [ 32 32 32 32], v0x594227b9d710_2, v0x594227b902d0_1, v0x594227b153d0_0, L_0x594227cef9c0;
L_0x594227cef620 .concat8 [ 128 128 0 0], LS_0x594227cef620_0_0, LS_0x594227cef620_0_4;
L_0x594227cef9c0 .part L_0x594227d0cd30, 224, 32;
LS_0x594227cefb00_0_0 .concat8 [ 1 1 1 1], L_0x594227ceef50, L_0x594227cef060, L_0x594227cef170, L_0x594227cef280;
LS_0x594227cefb00_0_4 .concat8 [ 1 1 1 1], L_0x594227cef390, L_0x594227cef4a0, v0x594227b82c10_0, L_0x594227cefe70;
L_0x594227cefb00 .concat8 [ 4 4 0 0], LS_0x594227cefb00_0_0, LS_0x594227cefb00_0_4;
L_0x594227cefe70 .part L_0x594227d08410, 7, 1;
S_0x594227c6f160 .scope generate, "input_skew[0]" "input_skew[0]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227c67a90 .param/l "i" 0 9 26, +C4<00>;
S_0x594227c6b050 .scope generate, "genblk2" "genblk2" 9 27, 9 27 0, S_0x594227c6f160;
 .timescale -9 -12;
L_0x594227ced810 .functor BUFZ 1, v0x594227c4d2c0_0, C4<0>, C4<0>, C4<0>;
v0x594227bfc460_0 .net *"_ivl_0", 7 0, L_0x594227ced6d0;  1 drivers
v0x594227c74da0_0 .net *"_ivl_1", 0 0, L_0x594227ced770;  1 drivers
v0x594227c750e0_0 .net *"_ivl_3", 0 0, L_0x594227ced810;  1 drivers
S_0x594227c66f40 .scope generate, "input_skew[1]" "input_skew[1]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227bde4e0 .param/l "i" 0 9 26, +C4<01>;
S_0x594227c62e30 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c66f40;
 .timescale -9 -12;
v0x594227c7ad30_0 .net *"_ivl_2", 7 0, v0x594227c84170_0;  1 drivers
v0x594227c79aa0_0 .net *"_ivl_4", 0 0, v0x594227c7ed50_0;  1 drivers
v0x594227c7a3a0_0 .net *"_ivl_6", 0 0, v0x594227c7e450_0;  1 drivers
v0x594227c7f7c0_0 .var/i "k", 31 0;
v0x594227c7e450_0 .var "lw_delay", 0 0;
v0x594227c7ed50_0 .var "v_delay", 0 0;
v0x594227c84170 .array "x_delay", 0 0, 7 0;
S_0x594227c5ed20 .scope generate, "input_skew[2]" "input_skew[2]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227bf4690 .param/l "i" 0 9 26, +C4<010>;
S_0x594227c5ac10 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c5ed20;
 .timescale -9 -12;
v0x594227c82ea0_0 .net *"_ivl_2", 7 0, v0x594227c8d4d0_1;  1 drivers
v0x594227c837a0_0 .net *"_ivl_4", 0 0, L_0x594227ceda40;  1 drivers
v0x594227c88b20_0 .net *"_ivl_6", 0 0, L_0x594227cedae0;  1 drivers
v0x594227c86dd0_0 .var/i "k", 31 0;
v0x594227c87850_0 .var "lw_delay", 1 0;
v0x594227c88150_0 .var "v_delay", 1 0;
v0x594227c8d4d0 .array "x_delay", 1 0, 7 0;
L_0x594227ceda40 .part v0x594227c88150_0, 1, 1;
L_0x594227cedae0 .part v0x594227c87850_0, 1, 1;
S_0x594227c48a70 .scope generate, "input_skew[3]" "input_skew[3]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227c16850 .param/l "i" 0 9 26, +C4<011>;
S_0x594227c2a5a0 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c48a70;
 .timescale -9 -12;
v0x594227c8c200_0 .net *"_ivl_2", 7 0, v0x594227c95e30_2;  1 drivers
v0x594227c8cb00_0 .net *"_ivl_4", 0 0, L_0x594227cedbf0;  1 drivers
v0x594227c91e80_0 .net *"_ivl_6", 0 0, L_0x594227cedc90;  1 drivers
v0x594227c90bb0_0 .var/i "k", 31 0;
v0x594227c914b0_0 .var "lw_delay", 2 0;
v0x594227c95560_0 .var "v_delay", 2 0;
v0x594227c95e30 .array "x_delay", 2 0, 7 0;
L_0x594227cedbf0 .part v0x594227c95560_0, 2, 1;
L_0x594227cedc90 .part v0x594227c914b0_0, 2, 1;
S_0x594227c30410 .scope generate, "input_skew[4]" "input_skew[4]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227c3d280 .param/l "i" 0 9 26, +C4<0100>;
S_0x594227c34520 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c30410;
 .timescale -9 -12;
v0x594227c71920_0 .net *"_ivl_2", 7 0, v0x594227c2d780_3;  1 drivers
v0x594227c71d40_0 .net *"_ivl_4", 0 0, L_0x594227cedda0;  1 drivers
v0x594227b363f0_0 .net *"_ivl_6", 0 0, L_0x594227cede40;  1 drivers
v0x594227b90fd0_0 .var/i "k", 31 0;
v0x594227bf86b0_0 .var "lw_delay", 3 0;
v0x594227c1b4e0_0 .var "v_delay", 3 0;
v0x594227c2d780 .array "x_delay", 3 0, 7 0;
L_0x594227cedda0 .part v0x594227c1b4e0_0, 3, 1;
L_0x594227cede40 .part v0x594227bf86b0_0, 3, 1;
S_0x594227c38630 .scope generate, "input_skew[5]" "input_skew[5]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227c49270 .param/l "i" 0 9 26, +C4<0101>;
S_0x594227c3c740 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c38630;
 .timescale -9 -12;
v0x594227b1ed60_0 .net *"_ivl_2", 7 0, v0x594227b4b710_4;  1 drivers
v0x594227b1cc40_0 .net *"_ivl_4", 0 0, L_0x594227cedf50;  1 drivers
v0x594227b35310_0 .net *"_ivl_6", 0 0, L_0x594227cedff0;  1 drivers
v0x594227b2d410_0 .var/i "k", 31 0;
v0x594227b3dea0_0 .var "lw_delay", 4 0;
v0x594227b434f0_0 .var "v_delay", 4 0;
v0x594227b4b710 .array "x_delay", 4 0, 7 0;
L_0x594227cedf50 .part v0x594227b434f0_0, 4, 1;
L_0x594227cedff0 .part v0x594227b3dea0_0, 4, 1;
S_0x594227c40850 .scope generate, "input_skew[6]" "input_skew[6]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227c5f860 .param/l "i" 0 9 26, +C4<0110>;
S_0x594227c44960 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c40850;
 .timescale -9 -12;
v0x594227b51d80_0 .net *"_ivl_2", 7 0, v0x594227c72ac0_5;  1 drivers
v0x594227b63840_0 .net *"_ivl_4", 0 0, L_0x594227cee100;  1 drivers
v0x594227b6dbd0_0 .net *"_ivl_6", 0 0, L_0x594227cee1a0;  1 drivers
v0x594227b6fd80_0 .var/i "k", 31 0;
v0x594227b72de0_0 .var "lw_delay", 5 0;
v0x594227b75e20_0 .var "v_delay", 5 0;
v0x594227c72ac0 .array "x_delay", 5 0, 7 0;
L_0x594227cee100 .part v0x594227b75e20_0, 5, 1;
L_0x594227cee1a0 .part v0x594227b72de0_0, 5, 1;
S_0x594227c26490 .scope generate, "input_skew[7]" "input_skew[7]" 9 26, 9 26 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227c7ee10 .param/l "i" 0 9 26, +C4<0111>;
S_0x594227c07fd0 .scope generate, "genblk3" "genblk3" 9 27, 9 27 0, S_0x594227c26490;
 .timescale -9 -12;
v0x594227bf8f40_0 .net *"_ivl_2", 7 0, v0x594227bdecb0_6;  1 drivers
v0x594227bf4e60_0 .net *"_ivl_4", 0 0, L_0x594227cee990;  1 drivers
v0x594227bf0d80_0 .net *"_ivl_6", 0 0, L_0x594227ceedf0;  1 drivers
v0x594227becca0_0 .var/i "k", 31 0;
v0x594227be2d90_0 .var "lw_delay", 6 0;
v0x594227be2a60_0 .var "v_delay", 6 0;
v0x594227bdecb0 .array "x_delay", 6 0, 7 0;
L_0x594227cee990 .part v0x594227be2a60_0, 6, 1;
L_0x594227ceedf0 .part v0x594227be2d90_0, 6, 1;
S_0x594227c0de30 .scope generate, "output_deskew[0]" "output_deskew[0]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227ba0f90 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000111>;
P_0x594227ba0fd0 .param/l "j" 0 9 80, +C4<00>;
S_0x594227c11f40 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227c0de30;
 .timescale -9 -12;
v0x594227bde980_0 .net *"_ivl_2", 31 0, v0x594227bd67c0_6;  1 drivers
v0x594227bdabd0_0 .net *"_ivl_4", 0 0, L_0x594227ceef50;  1 drivers
v0x594227bda8a0_0 .var/i "k", 31 0;
v0x594227bd6af0_0 .var "v_out_delay", 6 0;
v0x594227bd67c0 .array "y_delay", 6 0, 31 0;
L_0x594227ceef50 .part v0x594227bd6af0_0, 6, 1;
S_0x594227c16050 .scope generate, "output_deskew[1]" "output_deskew[1]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227bfbee0 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000110>;
P_0x594227bfbf20 .param/l "j" 0 9 80, +C4<01>;
S_0x594227c1a160 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227c16050;
 .timescale -9 -12;
v0x594227bd26e0_0 .net *"_ivl_2", 31 0, v0x594227bca520_5;  1 drivers
v0x594227bce930_0 .net *"_ivl_4", 0 0, L_0x594227cef060;  1 drivers
v0x594227bce600_0 .var/i "k", 31 0;
v0x594227bca850_0 .var "v_out_delay", 5 0;
v0x594227bca520 .array "y_delay", 5 0, 31 0;
L_0x594227cef060 .part v0x594227bca850_0, 5, 1;
S_0x594227c1e270 .scope generate, "output_deskew[2]" "output_deskew[2]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227bd2a10 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000101>;
P_0x594227bd2a50 .param/l "j" 0 9 80, +C4<010>;
S_0x594227c22380 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227c1e270;
 .timescale -9 -12;
v0x594227bc0960_0 .net *"_ivl_2", 31 0, v0x594227bb87a0_4;  1 drivers
v0x594227bc0630_0 .net *"_ivl_4", 0 0, L_0x594227cef170;  1 drivers
v0x594227bbc880_0 .var/i "k", 31 0;
v0x594227bbc550_0 .var "v_out_delay", 4 0;
v0x594227bb87a0 .array "y_delay", 4 0, 31 0;
L_0x594227cef170 .part v0x594227bbc550_0, 4, 1;
S_0x594227c03ed0 .scope generate, "output_deskew[3]" "output_deskew[3]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227ba31d0 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000100>;
P_0x594227ba3210 .param/l "j" 0 9 80, +C4<011>;
S_0x594227c94ec0 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227c03ed0;
 .timescale -9 -12;
v0x594227bb46c0_0 .net *"_ivl_2", 31 0, v0x594227bac500_3;  1 drivers
v0x594227bb4390_0 .net *"_ivl_4", 0 0, L_0x594227cef280;  1 drivers
v0x594227bb05e0_0 .var/i "k", 31 0;
v0x594227bb02b0_0 .var "v_out_delay", 3 0;
v0x594227bac500 .array "y_delay", 3 0, 31 0;
L_0x594227cef280 .part v0x594227bb02b0_0, 3, 1;
S_0x594227b25280 .scope generate, "output_deskew[4]" "output_deskew[4]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227bb8470 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000011>;
P_0x594227bb84b0 .param/l "j" 0 9 80, +C4<0100>;
S_0x594227b26790 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227b25280;
 .timescale -9 -12;
v0x594227ba8420_0 .net *"_ivl_2", 31 0, v0x594227b9d710_2;  1 drivers
v0x594227ba80f0_0 .net *"_ivl_4", 0 0, L_0x594227cef390;  1 drivers
v0x594227ba20d0_0 .var/i "k", 31 0;
v0x594227b9da40_0 .var "v_out_delay", 2 0;
v0x594227b9d710 .array "y_delay", 2 0, 31 0;
L_0x594227cef390 .part v0x594227b9da40_0, 2, 1;
S_0x594227b28550 .scope generate, "output_deskew[5]" "output_deskew[5]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227bac1d0 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000010>;
P_0x594227bac210 .param/l "j" 0 9 80, +C4<0101>;
S_0x594227b3bb30 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227b28550;
 .timescale -9 -12;
v0x594227b99050_0 .net *"_ivl_2", 31 0, v0x594227b902d0_1;  1 drivers
v0x594227b94cc0_0 .net *"_ivl_4", 0 0, L_0x594227cef4a0;  1 drivers
v0x594227b94990_0 .var/i "k", 31 0;
v0x594227b90600_0 .var "v_out_delay", 1 0;
v0x594227b902d0 .array "y_delay", 1 0, 31 0;
L_0x594227cef4a0 .part v0x594227b90600_0, 1, 1;
S_0x594227b40af0 .scope generate, "output_deskew[6]" "output_deskew[6]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227b99380 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000001>;
P_0x594227b993c0 .param/l "j" 0 9 80, +C4<0110>;
S_0x594227bffdd0 .scope generate, "genblk6" "genblk6" 9 82, 9 82 0, S_0x594227b40af0;
 .timescale -9 -12;
v0x594227b8bb70_0 .net *"_ivl_2", 31 0, v0x594227b153d0_0;  1 drivers
v0x594227b877e0_0 .net *"_ivl_4", 0 0, v0x594227b82c10_0;  1 drivers
v0x594227b874b0_0 .var/i "k", 31 0;
v0x594227b82c10_0 .var "v_out_delay", 0 0;
v0x594227b153d0 .array "y_delay", 0 0, 31 0;
S_0x594227c90870 .scope generate, "output_deskew[7]" "output_deskew[7]" 9 80, 9 80 0, S_0x594227c74660;
 .timescale -9 -12;
P_0x594227b8bea0 .param/l "DELAY" 1 9 81, +C4<00000000000000000000000000000000>;
P_0x594227b8bee0 .param/l "j" 0 9 80, +C4<0111>;
S_0x594227c4cf60 .scope generate, "genblk5" "genblk5" 9 82, 9 82 0, S_0x594227c90870;
 .timescale -9 -12;
v0x594227b7d830_0 .net *"_ivl_0", 31 0, L_0x594227cef9c0;  1 drivers
v0x594227b43c00_0 .net *"_ivl_1", 0 0, L_0x594227cefe70;  1 drivers
S_0x594227c6f540 .scope module, "u_array" "systolic_array" 9 66, 10 1 0, S_0x594227c74660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "load_weight";
    .port_info 3 /INPUT 8 "valid_in";
    .port_info 4 /INPUT 64 "x_in";
    .port_info 5 /INPUT 256 "y_in";
    .port_info 6 /OUTPUT 64 "x_out";
    .port_info 7 /OUTPUT 256 "y_out";
    .port_info 8 /OUTPUT 8 "valid_out";
P_0x594227c77340 .param/l "ACC_WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x594227c77380 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
P_0x594227c773c0 .param/l "N" 0 10 2, +C4<00000000000000000000000000001000>;
v0x594227cd2500_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cd25c0_0 .net "load_weight", 7 0, L_0x594227ceea80;  alias, 1 drivers
v0x594227cd26a0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cd2770 .array "v_wire", 71 0;
v0x594227cd2770_0 .net v0x594227cd2770 0, 0 0, L_0x594227cf00a0; 1 drivers
v0x594227cd2770_1 .net v0x594227cd2770 1, 0 0, v0x594227c6d3e0_0; 1 drivers
v0x594227cd2770_2 .net v0x594227cd2770 2, 0 0, v0x594227c327a0_0; 1 drivers
v0x594227cd2770_3 .net v0x594227cd2770 3, 0 0, v0x594227be7d80_0; 1 drivers
v0x594227cd2770_4 .net v0x594227cd2770 4, 0 0, v0x594227be9dd0_0; 1 drivers
v0x594227cd2770_5 .net v0x594227cd2770 5, 0 0, v0x594227bcf960_0; 1 drivers
v0x594227cd2770_6 .net v0x594227cd2770 6, 0 0, v0x594227bb7470_0; 1 drivers
v0x594227cd2770_7 .net v0x594227cd2770 7, 0 0, v0x594227b9c6e0_0; 1 drivers
v0x594227cd2770_8 .net v0x594227cd2770 8, 0 0, v0x594227b7fe70_0; 1 drivers
v0x594227cd2770_9 .net v0x594227cd2770 9, 0 0, L_0x594227cf3850; 1 drivers
v0x594227cd2770_10 .net v0x594227cd2770 10, 0 0, v0x594227c5f100_0; 1 drivers
v0x594227cd2770_11 .net v0x594227cd2770 11, 0 0, v0x594227a4f7b0_0; 1 drivers
v0x594227cd2770_12 .net v0x594227cd2770 12, 0 0, v0x594227bfc110_0; 1 drivers
v0x594227cd2770_13 .net v0x594227cd2770 13, 0 0, v0x594227bc3b30_0; 1 drivers
v0x594227cd2770_14 .net v0x594227cd2770 14, 0 0, v0x594227b8af60_0; 1 drivers
v0x594227cd2770_15 .net v0x594227cd2770 15, 0 0, v0x594227c75370_0; 1 drivers
v0x594227cd2770_16 .net v0x594227cd2770 16, 0 0, v0x594227c41560_0; 1 drivers
v0x594227cd2770_17 .net v0x594227cd2770 17, 0 0, v0x594227c08d00_0; 1 drivers
v0x594227cd2770_18 .net v0x594227cd2770 18, 0 0, L_0x594227cf65c0; 1 drivers
v0x594227cd2770_19 .net v0x594227cd2770 19, 0 0, v0x594227bc0340_0; 1 drivers
v0x594227cd2770_20 .net v0x594227cd2770 20, 0 0, v0x594227b20fa0_0; 1 drivers
v0x594227cd2770_21 .net v0x594227cd2770 21, 0 0, v0x594227b98dd0_0; 1 drivers
v0x594227cd2770_22 .net v0x594227cd2770 22, 0 0, v0x594227c54690_0; 1 drivers
v0x594227cd2770_23 .net v0x594227cd2770 23, 0 0, v0x594227c1ff10_0; 1 drivers
v0x594227cd2770_24 .net v0x594227cd2770 24, 0 0, v0x594227bed5e0_0; 1 drivers
v0x594227cd2770_25 .net v0x594227cd2770 25, 0 0, v0x594227bb90e0_0; 1 drivers
v0x594227cd2770_26 .net v0x594227cd2770 26, 0 0, v0x594227b840a0_0; 1 drivers
v0x594227cd2770_27 .net v0x594227cd2770 27, 0 0, L_0x594227cf95d0; 1 drivers
v0x594227cd2770_28 .net v0x594227cd2770 28, 0 0, v0x594227c99c90_0; 1 drivers
v0x594227cd2770_29 .net v0x594227cd2770 29, 0 0, v0x594227c9b9f0_0; 1 drivers
v0x594227cd2770_30 .net v0x594227cd2770 30, 0 0, v0x594227c9cf40_0; 1 drivers
v0x594227cd2770_31 .net v0x594227cd2770 31, 0 0, v0x594227c9e480_0; 1 drivers
v0x594227cd2770_32 .net v0x594227cd2770 32, 0 0, v0x594227c9f9e0_0; 1 drivers
v0x594227cd2770_33 .net v0x594227cd2770 33, 0 0, v0x594227ca0f20_0; 1 drivers
v0x594227cd2770_34 .net v0x594227cd2770 34, 0 0, v0x594227ca2460_0; 1 drivers
v0x594227cd2770_35 .net v0x594227cd2770 35, 0 0, v0x594227ca39a0_0; 1 drivers
v0x594227cd2770_36 .net v0x594227cd2770 36, 0 0, L_0x594227cfcae0; 1 drivers
v0x594227cd2770_37 .net v0x594227cd2770 37, 0 0, v0x594227ca53e0_0; 1 drivers
v0x594227cd2770_38 .net v0x594227cd2770 38, 0 0, v0x594227ca6920_0; 1 drivers
v0x594227cd2770_39 .net v0x594227cd2770 39, 0 0, v0x594227ca7e70_0; 1 drivers
v0x594227cd2770_40 .net v0x594227cd2770 40, 0 0, v0x594227ca93b0_0; 1 drivers
v0x594227cd2770_41 .net v0x594227cd2770 41, 0 0, v0x594227caa910_0; 1 drivers
v0x594227cd2770_42 .net v0x594227cd2770 42, 0 0, v0x594227cabe50_0; 1 drivers
v0x594227cd2770_43 .net v0x594227cd2770 43, 0 0, v0x594227cad390_0; 1 drivers
v0x594227cd2770_44 .net v0x594227cd2770 44, 0 0, v0x594227cae8d0_0; 1 drivers
v0x594227cd2770_45 .net v0x594227cd2770 45, 0 0, L_0x594227d004a0; 1 drivers
v0x594227cd2770_46 .net v0x594227cd2770 46, 0 0, v0x594227cb02f0_0; 1 drivers
v0x594227cd2770_47 .net v0x594227cd2770 47, 0 0, v0x594227cb1830_0; 1 drivers
v0x594227cd2770_48 .net v0x594227cd2770 48, 0 0, v0x594227cb2d80_0; 1 drivers
v0x594227cd2770_49 .net v0x594227cd2770 49, 0 0, v0x594227cb42c0_0; 1 drivers
v0x594227cd2770_50 .net v0x594227cd2770 50, 0 0, v0x594227cb5820_0; 1 drivers
v0x594227cd2770_51 .net v0x594227cd2770 51, 0 0, v0x594227cb6d60_0; 1 drivers
v0x594227cd2770_52 .net v0x594227cd2770 52, 0 0, v0x594227cb82a0_0; 1 drivers
v0x594227cd2770_53 .net v0x594227cd2770 53, 0 0, v0x594227cb97e0_0; 1 drivers
v0x594227cd2770_54 .net v0x594227cd2770 54, 0 0, L_0x594227d03ff0; 1 drivers
v0x594227cd2770_55 .net v0x594227cd2770 55, 0 0, v0x594227cbb200_0; 1 drivers
v0x594227cd2770_56 .net v0x594227cd2770 56, 0 0, v0x594227cbc740_0; 1 drivers
v0x594227cd2770_57 .net v0x594227cd2770 57, 0 0, v0x594227cbdc90_0; 1 drivers
v0x594227cd2770_58 .net v0x594227cd2770 58, 0 0, v0x594227cbf1d0_0; 1 drivers
v0x594227cd2770_59 .net v0x594227cd2770 59, 0 0, v0x594227cc0730_0; 1 drivers
v0x594227cd2770_60 .net v0x594227cd2770 60, 0 0, v0x594227cc1c70_0; 1 drivers
v0x594227cd2770_61 .net v0x594227cd2770 61, 0 0, v0x594227cc31b0_0; 1 drivers
v0x594227cd2770_62 .net v0x594227cd2770 62, 0 0, v0x594227cc46f0_0; 1 drivers
v0x594227cd2770_63 .net v0x594227cd2770 63, 0 0, L_0x594227d07cd0; 1 drivers
v0x594227cd2770_64 .net v0x594227cd2770 64, 0 0, v0x594227cc63f0_0; 1 drivers
v0x594227cd2770_65 .net v0x594227cd2770 65, 0 0, v0x594227cc8c30_0; 1 drivers
v0x594227cd2770_66 .net v0x594227cd2770 66, 0 0, v0x594227cca460_0; 1 drivers
v0x594227cd2770_67 .net v0x594227cd2770 67, 0 0, v0x594227ccbc80_0; 1 drivers
v0x594227cd2770_68 .net v0x594227cd2770 68, 0 0, v0x594227ccd4c0_0; 1 drivers
v0x594227cd2770_69 .net v0x594227cd2770 69, 0 0, v0x594227ccece0_0; 1 drivers
v0x594227cd2770_70 .net v0x594227cd2770 70, 0 0, v0x594227cd0500_0; 1 drivers
v0x594227cd2770_71 .net v0x594227cd2770 71, 0 0, v0x594227cd1d20_0; 1 drivers
v0x594227cd3bc0_0 .net "valid_in", 7 0, L_0x594227cee620;  alias, 1 drivers
v0x594227cd3cb0_0 .net "valid_out", 7 0, L_0x594227d08410;  alias, 1 drivers
v0x594227cd3d50_0 .net "x_in", 63 0, L_0x594227cee240;  alias, 1 drivers
v0x594227cd3df0_0 .net "x_out", 63 0, L_0x594227d08050;  1 drivers
v0x594227cd3e90 .array "x_wire", 71 0;
v0x594227cd3e90_0 .net v0x594227cd3e90 0, 7 0, L_0x594227ceffb0; 1 drivers
v0x594227cd3e90_1 .net v0x594227cd3e90 1, 7 0, v0x594227c651c0_0; 1 drivers
v0x594227cd3e90_2 .net v0x594227cd3e90 2, 7 0, v0x594227c2e930_0; 1 drivers
v0x594227cd3e90_3 .net v0x594227cd3e90 3, 7 0, v0x594227c06310_0; 1 drivers
v0x594227cd3e90_4 .net v0x594227cd3e90 4, 7 0, v0x594227be6e20_0; 1 drivers
v0x594227cd3e90_5 .net v0x594227cd3e90 5, 7 0, v0x594227bcd6c0_0; 1 drivers
v0x594227cd3e90_6 .net v0x594227cd3e90 6, 7 0, v0x594227bb3390_0; 1 drivers
v0x594227cd3e90_7 .net v0x594227cd3e90 7, 7 0, v0x594227b98020_0; 1 drivers
v0x594227cd3e90_8 .net v0x594227cd3e90 8, 7 0, v0x594227c95220_0; 1 drivers
v0x594227cd3e90_9 .net v0x594227cd3e90 9, 7 0, L_0x594227cf3760; 1 drivers
v0x594227cd3e90_10 .net v0x594227cd3e90 10, 7 0, v0x594227c56ee0_0; 1 drivers
v0x594227cd3e90_11 .net v0x594227cd3e90 11, 7 0, v0x594227c26930_0; 1 drivers
v0x594227cd3e90_12 .net v0x594227cd3e90 12, 7 0, v0x594227bf3f50_0; 1 drivers
v0x594227cd3e90_13 .net v0x594227cd3e90 13, 7 0, v0x594227bbb970_0; 1 drivers
v0x594227cd3e90_14 .net v0x594227cd3e90 14, 7 0, v0x594227b86940_0; 1 drivers
v0x594227cd3e90_15 .net v0x594227cd3e90 15, 7 0, v0x594227c6be30_0; 1 drivers
v0x594227cd3e90_16 .net v0x594227cd3e90 16, 7 0, v0x594227c39340_0; 1 drivers
v0x594227cd3e90_17 .net v0x594227cd3e90 17, 7 0, v0x594227bf4840_0; 1 drivers
v0x594227cd3e90_18 .net v0x594227cd3e90 18, 7 0, L_0x594227cf64d0; 1 drivers
v0x594227cd3e90_19 .net v0x594227cd3e90 19, 7 0, v0x594227bbc340_0; 1 drivers
v0x594227cd3e90_20 .net v0x594227cd3e90 20, 7 0, v0x594227b22d10_0; 1 drivers
v0x594227cd3e90_21 .net v0x594227cd3e90 21, 7 0, v0x594227b8ffb0_0; 1 drivers
v0x594227cd3e90_22 .net v0x594227cd3e90 22, 7 0, v0x594227c50850_0; 1 drivers
v0x594227cd3e90_23 .net v0x594227cd3e90 23, 7 0, v0x594227c1bef0_0; 1 drivers
v0x594227cd3e90_24 .net v0x594227cd3e90 24, 7 0, v0x594227be97d0_0; 1 drivers
v0x594227cd3e90_25 .net v0x594227cd3e90 25, 7 0, v0x594227bb50f0_0; 1 drivers
v0x594227cd3e90_26 .net v0x594227cd3e90 26, 7 0, v0x594227b7f870_0; 1 drivers
v0x594227cd3e90_27 .net v0x594227cd3e90 27, 7 0, L_0x594227cf94e0; 1 drivers
v0x594227cd3e90_28 .net v0x594227cd3e90 28, 7 0, v0x594227c99f10_0; 1 drivers
v0x594227cd3e90_29 .net v0x594227cd3e90 29, 7 0, v0x594227c9bc60_0; 1 drivers
v0x594227cd3e90_30 .net v0x594227cd3e90 30, 7 0, v0x594227c9d1b0_0; 1 drivers
v0x594227cd3e90_31 .net v0x594227cd3e90 31, 7 0, v0x594227c9e6f0_0; 1 drivers
v0x594227cd3e90_32 .net v0x594227cd3e90 32, 7 0, v0x594227c9fc50_0; 1 drivers
v0x594227cd3e90_33 .net v0x594227cd3e90 33, 7 0, v0x594227ca1190_0; 1 drivers
v0x594227cd3e90_34 .net v0x594227cd3e90 34, 7 0, v0x594227ca26d0_0; 1 drivers
v0x594227cd3e90_35 .net v0x594227cd3e90 35, 7 0, v0x594227ca3c10_0; 1 drivers
v0x594227cd3e90_36 .net v0x594227cd3e90 36, 7 0, L_0x594227cfc9f0; 1 drivers
v0x594227cd3e90_37 .net v0x594227cd3e90 37, 7 0, v0x594227ca5660_0; 1 drivers
v0x594227cd3e90_38 .net v0x594227cd3e90 38, 7 0, v0x594227ca6b90_0; 1 drivers
v0x594227cd3e90_39 .net v0x594227cd3e90 39, 7 0, v0x594227ca80e0_0; 1 drivers
v0x594227cd3e90_40 .net v0x594227cd3e90 40, 7 0, v0x594227ca9620_0; 1 drivers
v0x594227cd3e90_41 .net v0x594227cd3e90 41, 7 0, v0x594227caab80_0; 1 drivers
v0x594227cd3e90_42 .net v0x594227cd3e90 42, 7 0, v0x594227cac0c0_0; 1 drivers
v0x594227cd3e90_43 .net v0x594227cd3e90 43, 7 0, v0x594227cad600_0; 1 drivers
v0x594227cd3e90_44 .net v0x594227cd3e90 44, 7 0, v0x594227caeb40_0; 1 drivers
v0x594227cd3e90_45 .net v0x594227cd3e90 45, 7 0, L_0x594227d003b0; 1 drivers
v0x594227cd3e90_46 .net v0x594227cd3e90 46, 7 0, v0x594227cb0570_0; 1 drivers
v0x594227cd3e90_47 .net v0x594227cd3e90 47, 7 0, v0x594227cb1aa0_0; 1 drivers
v0x594227cd3e90_48 .net v0x594227cd3e90 48, 7 0, v0x594227cb2ff0_0; 1 drivers
v0x594227cd3e90_49 .net v0x594227cd3e90 49, 7 0, v0x594227cb4530_0; 1 drivers
v0x594227cd3e90_50 .net v0x594227cd3e90 50, 7 0, v0x594227cb5a90_0; 1 drivers
v0x594227cd3e90_51 .net v0x594227cd3e90 51, 7 0, v0x594227cb6fd0_0; 1 drivers
v0x594227cd3e90_52 .net v0x594227cd3e90 52, 7 0, v0x594227cb8510_0; 1 drivers
v0x594227cd3e90_53 .net v0x594227cd3e90 53, 7 0, v0x594227cb9a50_0; 1 drivers
v0x594227cd3e90_54 .net v0x594227cd3e90 54, 7 0, L_0x594227d03f00; 1 drivers
v0x594227cd3e90_55 .net v0x594227cd3e90 55, 7 0, v0x594227cbb480_0; 1 drivers
v0x594227cd3e90_56 .net v0x594227cd3e90 56, 7 0, v0x594227cbc9b0_0; 1 drivers
v0x594227cd3e90_57 .net v0x594227cd3e90 57, 7 0, v0x594227cbdf00_0; 1 drivers
v0x594227cd3e90_58 .net v0x594227cd3e90 58, 7 0, v0x594227cbf440_0; 1 drivers
v0x594227cd3e90_59 .net v0x594227cd3e90 59, 7 0, v0x594227cc09a0_0; 1 drivers
v0x594227cd3e90_60 .net v0x594227cd3e90 60, 7 0, v0x594227cc1ee0_0; 1 drivers
v0x594227cd3e90_61 .net v0x594227cd3e90 61, 7 0, v0x594227cc3420_0; 1 drivers
v0x594227cd3e90_62 .net v0x594227cd3e90 62, 7 0, v0x594227cc4960_0; 1 drivers
v0x594227cd3e90_63 .net v0x594227cd3e90 63, 7 0, L_0x594227d07be0; 1 drivers
v0x594227cd3e90_64 .net v0x594227cd3e90 64, 7 0, v0x594227cc6670_0; 1 drivers
v0x594227cd3e90_65 .net v0x594227cd3e90 65, 7 0, v0x594227cc8ea0_0; 1 drivers
v0x594227cd3e90_66 .net v0x594227cd3e90 66, 7 0, v0x594227cca6d0_0; 1 drivers
v0x594227cd3e90_67 .net v0x594227cd3e90 67, 7 0, v0x594227ccbef0_0; 1 drivers
v0x594227cd3e90_68 .net v0x594227cd3e90 68, 7 0, v0x594227ccd730_0; 1 drivers
v0x594227cd3e90_69 .net v0x594227cd3e90 69, 7 0, v0x594227ccef50_0; 1 drivers
v0x594227cd3e90_70 .net v0x594227cd3e90 70, 7 0, v0x594227cd0770_0; 1 drivers
v0x594227cd3e90_71 .net v0x594227cd3e90 71, 7 0, v0x594227cd1f90_0; 1 drivers
v0x594227cd5340_0 .net "y_in", 255 0, L_0x7c085462d7f8;  alias, 1 drivers
v0x594227cd53e0_0 .net "y_out", 255 0, L_0x594227d0cd30;  alias, 1 drivers
v0x594227cd5480 .array "y_wire", 71 0;
v0x594227cd5480_0 .net v0x594227cd5480 0, 31 0, L_0x594227cf08d0; 1 drivers
v0x594227cd5480_1 .net v0x594227cd5480 1, 31 0, L_0x594227cf0fa0; 1 drivers
v0x594227cd5480_2 .net v0x594227cd5480 2, 31 0, L_0x594227cf1540; 1 drivers
v0x594227cd5480_3 .net v0x594227cd5480 3, 31 0, L_0x594227cf1bc0; 1 drivers
v0x594227cd5480_4 .net v0x594227cd5480 4, 31 0, L_0x594227cf21c0; 1 drivers
v0x594227cd5480_5 .net v0x594227cd5480 5, 31 0, L_0x594227cf2820; 1 drivers
v0x594227cd5480_6 .net v0x594227cd5480 6, 31 0, L_0x594227cf2e90; 1 drivers
v0x594227cd5480_7 .net v0x594227cd5480 7, 31 0, L_0x594227cf3620; 1 drivers
v0x594227cd5480_8 .net v0x594227cd5480 8, 31 0, v0x594227c5cfa0_0; 1 drivers
v0x594227cd5480_9 .net v0x594227cd5480 9, 31 0, v0x594227c28820_0; 1 drivers
v0x594227cd5480_10 .net v0x594227cd5480 10, 31 0, v0x594227bfe050_0; 1 drivers
v0x594227cd5480_11 .net v0x594227cd5480 11, 31 0, v0x594227be3dc0_0; 1 drivers
v0x594227cd5480_12 .net v0x594227cd5480 12, 31 0, v0x594227bc9520_0; 1 drivers
v0x594227cd5480_13 .net v0x594227cd5480 13, 31 0, v0x594227bb1610_0; 1 drivers
v0x594227cd5480_14 .net v0x594227cd5480 14, 31 0, v0x594227b96480_0; 1 drivers
v0x594227cd5480_15 .net v0x594227cd5480 15, 31 0, v0x594227c90510_0; 1 drivers
v0x594227cd5480_16 .net v0x594227cd5480 16, 31 0, v0x594227c52e90_0; 1 drivers
v0x594227cd5480_17 .net v0x594227cd5480 17, 31 0, v0x594227c22820_0; 1 drivers
v0x594227cd5480_18 .net v0x594227cd5480 18, 31 0, v0x594227befe70_0; 1 drivers
v0x594227cd5480_19 .net v0x594227cd5480 19, 31 0, v0x594227bb7890_0; 1 drivers
v0x594227cd5480_20 .net v0x594227cd5480 20, 31 0, v0x594227b25970_0; 1 drivers
v0x594227cd5480_21 .net v0x594227cd5480 21, 31 0, v0x594227c67d20_0; 1 drivers
v0x594227cd5480_22 .net v0x594227cd5480 22, 31 0, v0x594227c35230_0; 1 drivers
v0x594227cd5480_23 .net v0x594227cd5480 23, 31 0, v0x594227bf0760_0; 1 drivers
v0x594227cd5480_24 .net v0x594227cd5480 24, 31 0, v0x594227bb40a0_0; 1 drivers
v0x594227cd5480_25 .net v0x594227cd5480 25, 31 0, v0x594227b21dd0_0; 1 drivers
v0x594227cd5480_26 .net v0x594227cd5480 26, 31 0, v0x594227b8b850_0; 1 drivers
v0x594227cd5480_27 .net v0x594227cd5480 27, 31 0, v0x594227c4a7e0_0; 1 drivers
v0x594227cd5480_28 .net v0x594227cd5480 28, 31 0, v0x594227c17dc0_0; 1 drivers
v0x594227cd5480_29 .net v0x594227cd5480 29, 31 0, v0x594227be37a0_0; 1 drivers
v0x594227cd5480_30 .net v0x594227cd5480 30, 31 0, v0x594227bb0ff0_0; 1 drivers
v0x594227cd5480_31 .net v0x594227cd5480 31, 31 0, v0x594227a22b80_0; 1 drivers
v0x594227cd5480_32 .net v0x594227cd5480 32, 31 0, v0x594227c9a0b0_0; 1 drivers
v0x594227cd5480_33 .net v0x594227cd5480 33, 31 0, v0x594227c9be10_0; 1 drivers
v0x594227cd5480_34 .net v0x594227cd5480 34, 31 0, v0x594227c9d360_0; 1 drivers
v0x594227cd5480_35 .net v0x594227cd5480 35, 31 0, v0x594227c9e8a0_0; 1 drivers
v0x594227cd5480_36 .net v0x594227cd5480 36, 31 0, v0x594227c9fe00_0; 1 drivers
v0x594227cd5480_37 .net v0x594227cd5480 37, 31 0, v0x594227ca1340_0; 1 drivers
v0x594227cd5480_38 .net v0x594227cd5480 38, 31 0, v0x594227ca2880_0; 1 drivers
v0x594227cd5480_39 .net v0x594227cd5480 39, 31 0, v0x594227ca3dc0_0; 1 drivers
v0x594227cd5480_40 .net v0x594227cd5480 40, 31 0, v0x594227ca5800_0; 1 drivers
v0x594227cd5480_41 .net v0x594227cd5480 41, 31 0, v0x594227ca6d40_0; 1 drivers
v0x594227cd5480_42 .net v0x594227cd5480 42, 31 0, v0x594227ca8290_0; 1 drivers
v0x594227cd5480_43 .net v0x594227cd5480 43, 31 0, v0x594227ca97d0_0; 1 drivers
v0x594227cd5480_44 .net v0x594227cd5480 44, 31 0, v0x594227caad30_0; 1 drivers
v0x594227cd5480_45 .net v0x594227cd5480 45, 31 0, v0x594227cac270_0; 1 drivers
v0x594227cd5480_46 .net v0x594227cd5480 46, 31 0, v0x594227cad7b0_0; 1 drivers
v0x594227cd5480_47 .net v0x594227cd5480 47, 31 0, v0x594227caecf0_0; 1 drivers
v0x594227cd5480_48 .net v0x594227cd5480 48, 31 0, v0x594227cb0710_0; 1 drivers
v0x594227cd5480_49 .net v0x594227cd5480 49, 31 0, v0x594227cb1c50_0; 1 drivers
v0x594227cd5480_50 .net v0x594227cd5480 50, 31 0, v0x594227cb31a0_0; 1 drivers
v0x594227cd5480_51 .net v0x594227cd5480 51, 31 0, v0x594227cb46e0_0; 1 drivers
v0x594227cd5480_52 .net v0x594227cd5480 52, 31 0, v0x594227cb5c40_0; 1 drivers
v0x594227cd5480_53 .net v0x594227cd5480 53, 31 0, v0x594227cb7180_0; 1 drivers
v0x594227cd5480_54 .net v0x594227cd5480 54, 31 0, v0x594227cb86c0_0; 1 drivers
v0x594227cd5480_55 .net v0x594227cd5480 55, 31 0, v0x594227cb9c00_0; 1 drivers
v0x594227cd5480_56 .net v0x594227cd5480 56, 31 0, v0x594227cbb620_0; 1 drivers
v0x594227cd5480_57 .net v0x594227cd5480 57, 31 0, v0x594227cbcb60_0; 1 drivers
v0x594227cd5480_58 .net v0x594227cd5480 58, 31 0, v0x594227cbe0b0_0; 1 drivers
v0x594227cd5480_59 .net v0x594227cd5480 59, 31 0, v0x594227cbf5f0_0; 1 drivers
v0x594227cd5480_60 .net v0x594227cd5480 60, 31 0, v0x594227cc0b50_0; 1 drivers
v0x594227cd5480_61 .net v0x594227cd5480 61, 31 0, v0x594227cc2090_0; 1 drivers
v0x594227cd5480_62 .net v0x594227cd5480 62, 31 0, v0x594227cc35d0_0; 1 drivers
v0x594227cd5480_63 .net v0x594227cd5480 63, 31 0, v0x594227cc4b10_0; 1 drivers
v0x594227cd5480_64 .net v0x594227cd5480 64, 31 0, v0x594227cc6810_0; 1 drivers
v0x594227cd5480_65 .net v0x594227cd5480 65, 31 0, v0x594227cc9050_0; 1 drivers
v0x594227cd5480_66 .net v0x594227cd5480 66, 31 0, v0x594227cca880_0; 1 drivers
v0x594227cd5480_67 .net v0x594227cd5480 67, 31 0, v0x594227ccc0a0_0; 1 drivers
v0x594227cd5480_68 .net v0x594227cd5480 68, 31 0, v0x594227ccd8e0_0; 1 drivers
v0x594227cd5480_69 .net v0x594227cd5480 69, 31 0, v0x594227ccf100_0; 1 drivers
v0x594227cd5480_70 .net v0x594227cd5480 70, 31 0, v0x594227cd0920_0; 1 drivers
v0x594227cd5480_71 .net v0x594227cd5480 71, 31 0, v0x594227cd2140_0; 1 drivers
L_0x594227ceffb0 .part L_0x594227cee240, 0, 8;
L_0x594227cf00a0 .part L_0x594227cee620, 0, 1;
L_0x594227cf0830 .part L_0x594227ceea80, 0, 1;
L_0x594227cf08d0 .part L_0x7c085462d7f8, 0, 32;
L_0x594227cf0e70 .part L_0x594227ceea80, 0, 1;
L_0x594227cf0fa0 .part L_0x7c085462d7f8, 32, 32;
L_0x594227cf14a0 .part L_0x594227ceea80, 0, 1;
L_0x594227cf1540 .part L_0x7c085462d7f8, 64, 32;
L_0x594227cf1b20 .part L_0x594227ceea80, 0, 1;
L_0x594227cf1bc0 .part L_0x7c085462d7f8, 96, 32;
L_0x594227cf2120 .part L_0x594227ceea80, 0, 1;
L_0x594227cf21c0 .part L_0x7c085462d7f8, 128, 32;
L_0x594227cf2780 .part L_0x594227ceea80, 0, 1;
L_0x594227cf2820 .part L_0x7c085462d7f8, 160, 32;
L_0x594227cf2df0 .part L_0x594227ceea80, 0, 1;
L_0x594227cf2e90 .part L_0x7c085462d7f8, 192, 32;
L_0x594227cf3580 .part L_0x594227ceea80, 0, 1;
L_0x594227cf3620 .part L_0x7c085462d7f8, 224, 32;
L_0x594227cf3760 .part L_0x594227cee240, 8, 8;
L_0x594227cf3850 .part L_0x594227cee620, 1, 1;
L_0x594227cf3e20 .part L_0x594227ceea80, 1, 1;
L_0x594227cf42d0 .part L_0x594227ceea80, 1, 1;
L_0x594227cf4890 .part L_0x594227ceea80, 1, 1;
L_0x594227cf4d90 .part L_0x594227ceea80, 1, 1;
L_0x594227cf5360 .part L_0x594227ceea80, 1, 1;
L_0x594227cf5860 .part L_0x594227ceea80, 1, 1;
L_0x594227cf5e40 .part L_0x594227ceea80, 1, 1;
L_0x594227cf6340 .part L_0x594227ceea80, 1, 1;
L_0x594227cf64d0 .part L_0x594227cee240, 16, 8;
L_0x594227cf65c0 .part L_0x594227cee620, 2, 1;
L_0x594227cf6d90 .part L_0x594227ceea80, 2, 1;
L_0x594227cf7290 .part L_0x594227ceea80, 2, 1;
L_0x594227cf78a0 .part L_0x594227ceea80, 2, 1;
L_0x594227cf7da0 .part L_0x594227ceea80, 2, 1;
L_0x594227cf83c0 .part L_0x594227ceea80, 2, 1;
L_0x594227cf88c0 .part L_0x594227ceea80, 2, 1;
L_0x594227cf8e00 .part L_0x594227ceea80, 2, 1;
L_0x594227cf9300 .part L_0x594227ceea80, 2, 1;
L_0x594227cf94e0 .part L_0x594227cee240, 24, 8;
L_0x594227cf95d0 .part L_0x594227cee620, 3, 1;
L_0x594227cf9df0 .part L_0x594227ceea80, 3, 1;
L_0x594227cfa2f0 .part L_0x594227ceea80, 3, 1;
L_0x594227cfa950 .part L_0x594227ceea80, 3, 1;
L_0x594227cfaf40 .part L_0x594227ceea80, 3, 1;
L_0x594227cfb670 .part L_0x594227ceea80, 3, 1;
L_0x594227cfbc30 .part L_0x594227ceea80, 3, 1;
L_0x594227cfc200 .part L_0x594227ceea80, 3, 1;
L_0x594227cfc7c0 .part L_0x594227ceea80, 3, 1;
L_0x594227cfc9f0 .part L_0x594227cee240, 32, 8;
L_0x594227cfcae0 .part L_0x594227cee620, 4, 1;
L_0x594227cfd3b0 .part L_0x594227ceea80, 4, 1;
L_0x594227cfd970 .part L_0x594227ceea80, 4, 1;
L_0x594227cfe0e0 .part L_0x594227ceea80, 4, 1;
L_0x594227cfe6a0 .part L_0x594227ceea80, 4, 1;
L_0x594227cfee20 .part L_0x594227ceea80, 4, 1;
L_0x594227cff3e0 .part L_0x594227ceea80, 4, 1;
L_0x594227cffb70 .part L_0x594227ceea80, 4, 1;
L_0x594227d00130 .part L_0x594227ceea80, 4, 1;
L_0x594227d003b0 .part L_0x594227cee240, 40, 8;
L_0x594227d004a0 .part L_0x594227cee620, 5, 1;
L_0x594227d00dc0 .part L_0x594227ceea80, 5, 1;
L_0x594227d01380 .part L_0x594227ceea80, 5, 1;
L_0x594227d01b40 .part L_0x594227ceea80, 5, 1;
L_0x594227d02100 .part L_0x594227ceea80, 5, 1;
L_0x594227d028d0 .part L_0x594227ceea80, 5, 1;
L_0x594227d02e90 .part L_0x594227ceea80, 5, 1;
L_0x594227d03670 .part L_0x594227ceea80, 5, 1;
L_0x594227d03c30 .part L_0x594227ceea80, 5, 1;
L_0x594227d03f00 .part L_0x594227cee240, 48, 8;
L_0x594227d03ff0 .part L_0x594227cee620, 6, 1;
L_0x594227d04960 .part L_0x594227ceea80, 6, 1;
L_0x594227d04f20 .part L_0x594227ceea80, 6, 1;
L_0x594227d05730 .part L_0x594227ceea80, 6, 1;
L_0x594227d05cf0 .part L_0x594227ceea80, 6, 1;
L_0x594227d06510 .part L_0x594227ceea80, 6, 1;
L_0x594227d06ad0 .part L_0x594227ceea80, 6, 1;
L_0x594227d07300 .part L_0x594227ceea80, 6, 1;
L_0x594227d078c0 .part L_0x594227ceea80, 6, 1;
L_0x594227d07be0 .part L_0x594227cee240, 56, 8;
L_0x594227d07cd0 .part L_0x594227cee620, 7, 1;
LS_0x594227d08050_0_0 .concat8 [ 8 8 8 8], L_0x594227cf0190, L_0x594227cf2260, L_0x594227cf3d60, L_0x594227cf6cd0;
LS_0x594227d08050_0_4 .concat8 [ 8 8 8 8], L_0x594227cf9d30, L_0x594227cfd2f0, L_0x594227d00d00, L_0x594227d048a0;
L_0x594227d08050 .concat8 [ 32 32 0 0], LS_0x594227d08050_0_0, LS_0x594227d08050_0_4;
LS_0x594227d08410_0_0 .concat8 [ 1 1 1 1], L_0x594227cf0250, L_0x594227cf0720, L_0x594227cf6800, L_0x594227cf9860;
LS_0x594227d08410_0_4 .concat8 [ 1 1 1 1], L_0x594227cfcdc0, L_0x594227d007d0, L_0x594227d04370, L_0x594227d089d0;
L_0x594227d08410 .concat8 [ 4 4 0 0], LS_0x594227d08410_0_0, LS_0x594227d08410_0_4;
L_0x594227d08fb0 .part L_0x594227ceea80, 7, 1;
L_0x594227d09570 .part L_0x594227ceea80, 7, 1;
L_0x594227d09de0 .part L_0x594227ceea80, 7, 1;
L_0x594227d0a3d0 .part L_0x594227ceea80, 7, 1;
L_0x594227d0acb0 .part L_0x594227ceea80, 7, 1;
L_0x594227d0b330 .part L_0x594227ceea80, 7, 1;
L_0x594227d0c330 .part L_0x594227ceea80, 7, 1;
L_0x594227d0c9b0 .part L_0x594227ceea80, 7, 1;
LS_0x594227d0cd30_0_0 .concat8 [ 32 32 32 32], L_0x594227d08ef0, L_0x594227d094b0, L_0x594227d09d20, L_0x594227d0a310;
LS_0x594227d0cd30_0_4 .concat8 [ 32 32 32 32], L_0x594227d0abf0, L_0x594227d0b270, L_0x594227d0c270, L_0x594227d0c8f0;
L_0x594227d0cd30 .concat8 [ 128 128 0 0], LS_0x594227d0cd30_0_0, LS_0x594227d0cd30_0_4;
S_0x594227c79760 .scope generate, "row[0]" "row[0]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227b878c0 .param/l "i" 0 10 24, +C4<00>;
L_0x594227cf0190 .functor BUFZ 8, v0x594227c95220_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227cf0250 .functor BUFZ 1, v0x594227b7fe70_0, C4<0>, C4<0>, C4<0>;
v0x594227c8bb60_0 .net *"_ivl_6", 7 0, L_0x594227cf0190;  1 drivers
v0x594227c871b0_0 .net *"_ivl_9", 0 0, L_0x594227cf0250;  1 drivers
S_0x594227c7e110 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227b154b0 .param/l "j" 0 10 31, +C4<00>;
S_0x594227c82b60 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c7e110;
 .timescale -9 -12;
S_0x594227c87510 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c7e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b9c8d0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b9c910 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c85230_0 .net/s *"_ivl_0", 15 0, L_0x594227cf0310;  1 drivers
v0x594227c89be0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf03b0;  1 drivers
v0x594227c8e590_0 .net/s *"_ivl_6", 31 0, L_0x594227cf0590;  1 drivers
v0x594227c8e650_0 .net/s "add_out", 31 0, L_0x594227cf0680;  1 drivers
v0x594227c92f40_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c713e0_0 .net "load_weight", 0 0, L_0x594227cf0830;  1 drivers
v0x594227c714a0_0 .net/s "mult_out", 15 0, L_0x594227cf0450;  1 drivers
v0x594227c4ee00_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c4eea0_0 .net "valid_in", 0 0, L_0x594227cf00a0;  alias, 1 drivers
v0x594227c6d3e0_0 .var "valid_out", 0 0;
v0x594227c6d4a0_0 .var/s "weight_reg", 7 0;
v0x594227c692d0_0 .net/s "x_in", 7 0, L_0x594227ceffb0;  alias, 1 drivers
v0x594227c651c0_0 .var/s "x_out", 7 0;
v0x594227c610b0_0 .net/s "y_in", 31 0, L_0x594227cf08d0;  alias, 1 drivers
v0x594227c5cfa0_0 .var/s "y_out", 31 0;
L_0x594227cf0310 .extend/s 16, L_0x594227ceffb0;
L_0x594227cf03b0 .extend/s 16, v0x594227c6d4a0_0;
L_0x594227cf0450 .arith/mult 16, L_0x594227cf0310, L_0x594227cf03b0;
L_0x594227cf0590 .extend/s 32, L_0x594227cf0450;
L_0x594227cf0680 .arith/sum 32, L_0x594227cf08d0, L_0x594227cf0590;
S_0x594227c8bec0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227be6680 .param/l "j" 0 10 31, +C4<01>;
S_0x594227c2a980 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c8bec0;
 .timescale -9 -12;
S_0x594227c083b0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c8bec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c58e90 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c58ed0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c2c820_0 .net/s *"_ivl_0", 15 0, L_0x594227cf09c0;  1 drivers
v0x594227c4cb80_0 .net/s *"_ivl_2", 15 0, L_0x594227cf0a60;  1 drivers
v0x594227c4ae00_0 .net/s *"_ivl_6", 31 0, L_0x594227cf0c40;  1 drivers
v0x594227c4aec0_0 .net/s "add_out", 31 0, L_0x594227cf0d30;  1 drivers
v0x594227c46cf0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c3ead0_0 .net "load_weight", 0 0, L_0x594227cf0e70;  1 drivers
v0x594227c3eb90_0 .net/s "mult_out", 15 0, L_0x594227cf0b00;  1 drivers
v0x594227c3a9c0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c3aa60_0 .net "valid_in", 0 0, v0x594227c6d3e0_0;  alias, 1 drivers
v0x594227c327a0_0 .var "valid_out", 0 0;
v0x594227c32840_0 .var/s "weight_reg", 7 0;
v0x594227c2e870_0 .net/s "x_in", 7 0, v0x594227c651c0_0;  alias, 1 drivers
v0x594227c2e930_0 .var/s "x_out", 7 0;
v0x594227c0a240_0 .net/s "y_in", 31 0, L_0x594227cf0fa0;  alias, 1 drivers
v0x594227c28820_0 .var/s "y_out", 31 0;
L_0x594227cf09c0 .extend/s 16, v0x594227c651c0_0;
L_0x594227cf0a60 .extend/s 16, v0x594227c32840_0;
L_0x594227cf0b00 .arith/mult 16, L_0x594227cf09c0, L_0x594227cf0a60;
L_0x594227cf0c40 .extend/s 32, L_0x594227cf0b00;
L_0x594227cf0d30 .arith/sum 32, L_0x594227cf0fa0, L_0x594227cf0c40;
S_0x594227c95a40 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227c0e950 .param/l "j" 0 10 31, +C4<010>;
S_0x594227c910c0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c95a40;
 .timescale -9 -12;
S_0x594227c8c710 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c95a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b98210 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b98250 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c20600_0 .net/s *"_ivl_0", 15 0, L_0x594227cf1040;  1 drivers
v0x594227c1c4f0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf10e0;  1 drivers
v0x594227c183e0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf1270;  1 drivers
v0x594227c184a0_0 .net/s "add_out", 31 0, L_0x594227cf1360;  1 drivers
v0x594227c142d0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c101c0_0 .net "load_weight", 0 0, L_0x594227cf14a0;  1 drivers
v0x594227c10280_0 .net/s "mult_out", 15 0, L_0x594227cf1180;  1 drivers
v0x594227c0c290_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c0c330_0 .net "valid_in", 0 0, v0x594227c327a0_0;  alias, 1 drivers
v0x594227be7d80_0 .var "valid_out", 0 0;
v0x594227be7e20_0 .var/s "weight_reg", 7 0;
v0x594227c06250_0 .net/s "x_in", 7 0, v0x594227c2e930_0;  alias, 1 drivers
v0x594227c06310_0 .var/s "x_out", 7 0;
v0x594227c02150_0 .net/s "y_in", 31 0, L_0x594227cf1540;  alias, 1 drivers
v0x594227bfe050_0 .var/s "y_out", 31 0;
L_0x594227cf1040 .extend/s 16, v0x594227c2e930_0;
L_0x594227cf10e0 .extend/s 16, v0x594227be7e20_0;
L_0x594227cf1180 .arith/mult 16, L_0x594227cf1040, L_0x594227cf10e0;
L_0x594227cf1270 .extend/s 32, L_0x594227cf1180;
L_0x594227cf1360 .arith/sum 32, L_0x594227cf1540, L_0x594227cf1270;
S_0x594227c87d60 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227c49e90 .param/l "j" 0 10 31, +C4<011>;
S_0x594227c833b0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c87d60;
 .timescale -9 -12;
S_0x594227c7e960 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c87d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227bfbcf0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227bfbd30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227bf5e90_0 .net/s *"_ivl_0", 15 0, L_0x594227cf16c0;  1 drivers
v0x594227bf3b30_0 .net/s *"_ivl_2", 15 0, L_0x594227cf1760;  1 drivers
v0x594227bf1db0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf18f0;  1 drivers
v0x594227bf1e70_0 .net/s "add_out", 31 0, L_0x594227cf19e0;  1 drivers
v0x594227befa50_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bedcd0_0 .net "load_weight", 0 0, L_0x594227cf1b20;  1 drivers
v0x594227bedd70_0 .net/s "mult_out", 15 0, L_0x594227cf1800;  1 drivers
v0x594227beb970_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227beba10_0 .net "valid_in", 0 0, v0x594227be7d80_0;  alias, 1 drivers
v0x594227be9dd0_0 .var "valid_out", 0 0;
v0x594227be9e70_0 .var/s "weight_reg", 7 0;
v0x594227bc5950_0 .net/s "x_in", 7 0, v0x594227c06310_0;  alias, 1 drivers
v0x594227be6e20_0 .var/s "x_out", 7 0;
v0x594227be5b40_0 .net/s "y_in", 31 0, L_0x594227cf1bc0;  alias, 1 drivers
v0x594227be3dc0_0 .var/s "y_out", 31 0;
L_0x594227cf16c0 .extend/s 16, v0x594227c06310_0;
L_0x594227cf1760 .extend/s 16, v0x594227be9e70_0;
L_0x594227cf1800 .arith/mult 16, L_0x594227cf16c0, L_0x594227cf1760;
L_0x594227cf18f0 .extend/s 32, L_0x594227cf1800;
L_0x594227cf19e0 .arith/sum 32, L_0x594227cf1bc0, L_0x594227cf18f0;
S_0x594227c79fb0 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227c5b730 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227c755f0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c79fb0;
 .timescale -9 -12;
S_0x594227c700c0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c79fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227be1a60 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227be1aa0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227bdbc00_0 .net/s *"_ivl_0", 15 0, L_0x594227cf1cc0;  1 drivers
v0x594227bd98a0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf1d60;  1 drivers
v0x594227bd7b20_0 .net/s *"_ivl_6", 31 0, L_0x594227cf1ef0;  1 drivers
v0x594227bd7be0_0 .net/s "add_out", 31 0, L_0x594227cf1fe0;  1 drivers
v0x594227bd57c0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bd3a40_0 .net "load_weight", 0 0, L_0x594227cf2120;  1 drivers
v0x594227bd3b00_0 .net/s "mult_out", 15 0, L_0x594227cf1e00;  1 drivers
v0x594227bd16e0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bd1780_0 .net "valid_in", 0 0, v0x594227be9dd0_0;  alias, 1 drivers
v0x594227bcf960_0 .var "valid_out", 0 0;
v0x594227bcfa00_0 .var/s "weight_reg", 7 0;
v0x594227bcd600_0 .net/s "x_in", 7 0, v0x594227be6e20_0;  alias, 1 drivers
v0x594227bcd6c0_0 .var/s "x_out", 7 0;
v0x594227bcb880_0 .net/s "y_in", 31 0, L_0x594227cf21c0;  alias, 1 drivers
v0x594227bc9520_0 .var/s "y_out", 31 0;
L_0x594227cf1cc0 .extend/s 16, v0x594227be6e20_0;
L_0x594227cf1d60 .extend/s 16, v0x594227bcfa00_0;
L_0x594227cf1e00 .arith/mult 16, L_0x594227cf1cc0, L_0x594227cf1d60;
L_0x594227cf1ef0 .extend/s 32, L_0x594227cf1e00;
L_0x594227cf1fe0 .arith/sum 32, L_0x594227cf21c0, L_0x594227cf1ef0;
S_0x594227c6bfe0 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227c67720 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227c67ed0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c6bfe0;
 .timescale -9 -12;
S_0x594227c63dc0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c6bfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227bc7980 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227bc79c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227bc3710_0 .net/s *"_ivl_0", 15 0, L_0x594227cf22d0;  1 drivers
v0x594227bc1990_0 .net/s *"_ivl_2", 15 0, L_0x594227cf2370;  1 drivers
v0x594227bbf630_0 .net/s *"_ivl_6", 31 0, L_0x594227cf2550;  1 drivers
v0x594227bbf6f0_0 .net/s "add_out", 31 0, L_0x594227cf2640;  1 drivers
v0x594227bbd8b0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bbb550_0 .net "load_weight", 0 0, L_0x594227cf2780;  1 drivers
v0x594227bbb5f0_0 .net/s "mult_out", 15 0, L_0x594227cf2410;  1 drivers
v0x594227bb97d0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bb9870_0 .net "valid_in", 0 0, v0x594227bcf960_0;  alias, 1 drivers
v0x594227bb7470_0 .var "valid_out", 0 0;
v0x594227bb7510_0 .var/s "weight_reg", 7 0;
v0x594227bb56f0_0 .net/s "x_in", 7 0, v0x594227bcd6c0_0;  alias, 1 drivers
v0x594227bb3390_0 .var/s "x_out", 7 0;
v0x594227bb3450_0 .net/s "y_in", 31 0, L_0x594227cf2820;  alias, 1 drivers
v0x594227bb1610_0 .var/s "y_out", 31 0;
L_0x594227cf22d0 .extend/s 16, v0x594227bcd6c0_0;
L_0x594227cf2370 .extend/s 16, v0x594227bb7510_0;
L_0x594227cf2410 .arith/mult 16, L_0x594227cf22d0, L_0x594227cf2370;
L_0x594227cf2550 .extend/s 32, L_0x594227cf2410;
L_0x594227cf2640 .arith/sum 32, L_0x594227cf2820, L_0x594227cf2550;
S_0x594227c5fcb0 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227c4f5d0 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227c5bba0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c5fcb0;
 .timescale -9 -12;
S_0x594227c57a90 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c5fcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227baf2b0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227baf2f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ba9450_0 .net/s *"_ivl_0", 15 0, L_0x594227cf2940;  1 drivers
v0x594227ba70f0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf29e0;  1 drivers
v0x594227ba5370_0 .net/s *"_ivl_6", 31 0, L_0x594227cf2bc0;  1 drivers
v0x594227ba5430_0 .net/s "add_out", 31 0, L_0x594227cf2cb0;  1 drivers
v0x594227b7ddc0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ba0da0_0 .net "load_weight", 0 0, L_0x594227cf2df0;  1 drivers
v0x594227ba0e60_0 .net/s "mult_out", 15 0, L_0x594227cf2a80;  1 drivers
v0x594227b9f200_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b9f2a0_0 .net "valid_in", 0 0, v0x594227bb7470_0;  alias, 1 drivers
v0x594227b9c6e0_0 .var "valid_out", 0 0;
v0x594227b9c780_0 .var/s "weight_reg", 7 0;
v0x594227b9ab40_0 .net/s "x_in", 7 0, v0x594227bb3390_0;  alias, 1 drivers
v0x594227b98020_0 .var/s "x_out", 7 0;
v0x594227b980e0_0 .net/s "y_in", 31 0, L_0x594227cf2e90;  alias, 1 drivers
v0x594227b96480_0 .var/s "y_out", 31 0;
L_0x594227cf2940 .extend/s 16, v0x594227bb3390_0;
L_0x594227cf29e0 .extend/s 16, v0x594227b9c780_0;
L_0x594227cf2a80 .arith/mult 16, L_0x594227cf2940, L_0x594227cf29e0;
L_0x594227cf2bc0 .extend/s 32, L_0x594227cf2a80;
L_0x594227cf2cb0 .arith/sum 32, L_0x594227cf2e90, L_0x594227cf2bc0;
S_0x594227c53980 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227c79760;
 .timescale -9 -12;
P_0x594227c693b0 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227c4dae0 .scope generate, "genblk3" "genblk3" 10 33, 10 33 0, S_0x594227c53980;
 .timescale -9 -12;
S_0x594227c49a00 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c53980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b93960 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b939a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227b8d700_0 .net/s *"_ivl_0", 15 0, L_0x594227cf30d0;  1 drivers
v0x594227b8ab40_0 .net/s *"_ivl_2", 15 0, L_0x594227cf3170;  1 drivers
v0x594227b88f70_0 .net/s *"_ivl_6", 31 0, L_0x594227cf3350;  1 drivers
v0x594227b89030_0 .net/s "add_out", 31 0, L_0x594227cf3440;  1 drivers
v0x594227b86480_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227b84700_0 .net "load_weight", 0 0, L_0x594227cf3580;  1 drivers
v0x594227b847c0_0 .net/s "mult_out", 15 0, L_0x594227cf3210;  1 drivers
v0x594227b81bb0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b81c50_0 .net "valid_in", 0 0, v0x594227b9c6e0_0;  alias, 1 drivers
v0x594227b7fe70_0 .var "valid_out", 0 0;
v0x594227b7ff10_0 .var/s "weight_reg", 7 0;
v0x594227b82f20_0 .net/s "x_in", 7 0, v0x594227b98020_0;  alias, 1 drivers
v0x594227c95220_0 .var/s "x_out", 7 0;
v0x594227c952e0_0 .net/s "y_in", 31 0, L_0x594227cf3620;  alias, 1 drivers
v0x594227c90510_0 .var/s "y_out", 31 0;
L_0x594227cf30d0 .extend/s 16, v0x594227b98020_0;
L_0x594227cf3170 .extend/s 16, v0x594227b7ff10_0;
L_0x594227cf3210 .arith/mult 16, L_0x594227cf30d0, L_0x594227cf3170;
L_0x594227cf3350 .extend/s 32, L_0x594227cf3210;
L_0x594227cf3440 .arith/sum 32, L_0x594227cf3620, L_0x594227cf3350;
S_0x594227c458f0 .scope generate, "row[1]" "row[1]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227c2c900 .param/l "i" 0 10 24, +C4<01>;
L_0x594227cf2260 .functor BUFZ 8, v0x594227bf4840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227cf0720 .functor BUFZ 1, v0x594227c08d00_0, C4<0>, C4<0>, C4<0>;
v0x594227bec680_0 .net *"_ivl_6", 7 0, L_0x594227cf2260;  1 drivers
v0x594227be6850_0 .net *"_ivl_9", 0 0, L_0x594227cf0720;  1 drivers
S_0x594227c417e0 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227c247f0 .param/l "j" 0 10 31, +C4<00>;
S_0x594227c3d6d0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c417e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b82ff0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b83030 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c79400_0 .net/s *"_ivl_0", 15 0, L_0x594227cf36c0;  1 drivers
v0x594227c74a40_0 .net/s *"_ivl_2", 15 0, L_0x594227cf39f0;  1 drivers
v0x594227c759e0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf3bd0;  1 drivers
v0x594227c75aa0_0 .net/s "add_out", 31 0, L_0x594227cf3cc0;  1 drivers
v0x594227c6b430_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c67320_0 .net "load_weight", 0 0, L_0x594227cf3e20;  1 drivers
v0x594227c673e0_0 .net/s "mult_out", 15 0, L_0x594227cf3a90;  1 drivers
v0x594227c63210_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c632b0_0 .net "valid_in", 0 0, L_0x594227cf3850;  alias, 1 drivers
v0x594227c5f100_0 .var "valid_out", 0 0;
v0x594227c5f1c0_0 .var/s "weight_reg", 7 0;
v0x594227c5aff0_0 .net/s "x_in", 7 0, L_0x594227cf3760;  alias, 1 drivers
v0x594227c56ee0_0 .var/s "x_out", 7 0;
v0x594227c52dd0_0 .net/s "y_in", 31 0, v0x594227c5cfa0_0;  alias, 1 drivers
v0x594227c52e90_0 .var/s "y_out", 31 0;
L_0x594227cf36c0 .extend/s 16, L_0x594227cf3760;
L_0x594227cf39f0 .extend/s 16, v0x594227c5f1c0_0;
L_0x594227cf3a90 .arith/mult 16, L_0x594227cf36c0, L_0x594227cf39f0;
L_0x594227cf3bd0 .extend/s 32, L_0x594227cf3a90;
L_0x594227cf3cc0 .arith/sum 32, v0x594227c5cfa0_0, L_0x594227cf3bd0;
S_0x594227c395c0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227be6f00 .param/l "j" 0 10 31, +C4<01>;
S_0x594227c354b0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c395c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c48e50 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c48e90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c3cb20_0 .net/s *"_ivl_0", 15 0, L_0x594227cf3ec0;  1 drivers
v0x594227c38a10_0 .net/s *"_ivl_2", 15 0, L_0x594227cf3f60;  1 drivers
v0x594227c34900_0 .net/s *"_ivl_6", 31 0, L_0x594227cf40f0;  1 drivers
v0x594227c349c0_0 .net/s "add_out", 31 0, L_0x594227cf41e0;  1 drivers
v0x594227c307f0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227a087d0_0 .net "load_weight", 0 0, L_0x594227cf42d0;  1 drivers
v0x594227a08870_0 .net/s "mult_out", 15 0, L_0x594227cf4000;  1 drivers
v0x594227a08950_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227a4f710_0 .net "valid_in", 0 0, v0x594227c5f100_0;  alias, 1 drivers
v0x594227a4f7b0_0 .var "valid_out", 0 0;
v0x594227a4f850_0 .var/s "weight_reg", 7 0;
v0x594227c26870_0 .net/s "x_in", 7 0, v0x594227c56ee0_0;  alias, 1 drivers
v0x594227c26930_0 .var/s "x_out", 7 0;
v0x594227c22760_0 .net/s "y_in", 31 0, v0x594227c28820_0;  alias, 1 drivers
v0x594227c22820_0 .var/s "y_out", 31 0;
L_0x594227cf3ec0 .extend/s 16, v0x594227c56ee0_0;
L_0x594227cf3f60 .extend/s 16, v0x594227a4f850_0;
L_0x594227cf4000 .arith/mult 16, L_0x594227cf3ec0, L_0x594227cf3f60;
L_0x594227cf40f0 .extend/s 32, L_0x594227cf4000;
L_0x594227cf41e0 .arith/sum 32, v0x594227c28820_0, L_0x594227cf40f0;
S_0x594227c313a0 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227bc7a60 .param/l "j" 0 10 31, +C4<010>;
S_0x594227c2b500 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c313a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227a089f0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227a08a30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c1a540_0 .net/s *"_ivl_0", 15 0, L_0x594227cf4430;  1 drivers
v0x594227c16430_0 .net/s *"_ivl_2", 15 0, L_0x594227cf44d0;  1 drivers
v0x594227c12320_0 .net/s *"_ivl_6", 31 0, L_0x594227cf46b0;  1 drivers
v0x594227c123e0_0 .net/s "add_out", 31 0, L_0x594227cf47a0;  1 drivers
v0x594227c0e210_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c042b0_0 .net "load_weight", 0 0, L_0x594227cf4890;  1 drivers
v0x594227c04370_0 .net/s "mult_out", 15 0, L_0x594227cf4570;  1 drivers
v0x594227c001b0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c00250_0 .net "valid_in", 0 0, v0x594227a4f7b0_0;  alias, 1 drivers
v0x594227bfc110_0 .var "valid_out", 0 0;
v0x594227bfc1b0_0 .var/s "weight_reg", 7 0;
v0x594227bf8030_0 .net/s "x_in", 7 0, v0x594227c26930_0;  alias, 1 drivers
v0x594227bf3f50_0 .var/s "x_out", 7 0;
v0x594227bf4010_0 .net/s "y_in", 31 0, v0x594227bfe050_0;  alias, 1 drivers
v0x594227befe70_0 .var/s "y_out", 31 0;
L_0x594227cf4430 .extend/s 16, v0x594227c26930_0;
L_0x594227cf44d0 .extend/s 16, v0x594227bfc1b0_0;
L_0x594227cf4570 .arith/mult 16, L_0x594227cf4430, L_0x594227cf44d0;
L_0x594227cf46b0 .extend/s 32, L_0x594227cf4570;
L_0x594227cf47a0 .arith/sum 32, v0x594227bfe050_0, L_0x594227cf46b0;
S_0x594227c27420 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227ba71d0 .param/l "j" 0 10 31, +C4<011>;
S_0x594227c23310 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c27420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227bebd90 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227bebdd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227bddda0_0 .net/s *"_ivl_0", 15 0, L_0x594227cf4930;  1 drivers
v0x594227bd9cc0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf49d0;  1 drivers
v0x594227bd5be0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf4bb0;  1 drivers
v0x594227bd5ca0_0 .net/s "add_out", 31 0, L_0x594227cf4ca0;  1 drivers
v0x594227bd1b00_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bcda20_0 .net "load_weight", 0 0, L_0x594227cf4d90;  1 drivers
v0x594227bcdac0_0 .net/s "mult_out", 15 0, L_0x594227cf4a70;  1 drivers
v0x594227bc9940_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bc99e0_0 .net "valid_in", 0 0, v0x594227bfc110_0;  alias, 1 drivers
v0x594227bc3b30_0 .var "valid_out", 0 0;
v0x594227bc3bd0_0 .var/s "weight_reg", 7 0;
v0x594227bbfa50_0 .net/s "x_in", 7 0, v0x594227bf3f50_0;  alias, 1 drivers
v0x594227bbb970_0 .var/s "x_out", 7 0;
v0x594227bbba30_0 .net/s "y_in", 31 0, v0x594227be3dc0_0;  alias, 1 drivers
v0x594227bb7890_0 .var/s "y_out", 31 0;
L_0x594227cf4930 .extend/s 16, v0x594227bf3f50_0;
L_0x594227cf49d0 .extend/s 16, v0x594227bc3bd0_0;
L_0x594227cf4a70 .arith/mult 16, L_0x594227cf4930, L_0x594227cf49d0;
L_0x594227cf4bb0 .extend/s 32, L_0x594227cf4a70;
L_0x594227cf4ca0 .arith/sum 32, v0x594227be3dc0_0, L_0x594227cf4bb0;
S_0x594227c1f200 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227c7de90 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227c1b0f0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c1f200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227bb37b0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227bb37f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ba7510_0 .net/s *"_ivl_0", 15 0, L_0x594227cf4f00;  1 drivers
v0x594227ba11c0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf4fa0;  1 drivers
v0x594227b9cb00_0 .net/s *"_ivl_6", 31 0, L_0x594227cf5180;  1 drivers
v0x594227b9cbc0_0 .net/s "add_out", 31 0, L_0x594227cf5270;  1 drivers
v0x594227b98440_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227b93d80_0 .net "load_weight", 0 0, L_0x594227cf5360;  1 drivers
v0x594227b93e40_0 .net/s "mult_out", 15 0, L_0x594227cf5040;  1 drivers
v0x594227b8f6c0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b8f760_0 .net "valid_in", 0 0, v0x594227bc3b30_0;  alias, 1 drivers
v0x594227b8af60_0 .var "valid_out", 0 0;
v0x594227b8b000_0 .var/s "weight_reg", 7 0;
v0x594227b868a0_0 .net/s "x_in", 7 0, v0x594227bbb970_0;  alias, 1 drivers
v0x594227b86940_0 .var/s "x_out", 7 0;
v0x594227b82000_0 .net/s "y_in", 31 0, v0x594227bc9520_0;  alias, 1 drivers
v0x594227b25970_0 .var/s "y_out", 31 0;
L_0x594227cf4f00 .extend/s 16, v0x594227bbb970_0;
L_0x594227cf4fa0 .extend/s 16, v0x594227b8b000_0;
L_0x594227cf5040 .arith/mult 16, L_0x594227cf4f00, L_0x594227cf4fa0;
L_0x594227cf5180 .extend/s 32, L_0x594227cf5040;
L_0x594227cf5270 .arith/sum 32, v0x594227bc9520_0, L_0x594227cf5180;
S_0x594227c16fe0 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227c56fc0 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227c12ed0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c16fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b255e0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b25620 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c90f20_0 .net/s *"_ivl_0", 15 0, L_0x594227cf5400;  1 drivers
v0x594227c8c490_0 .net/s *"_ivl_2", 15 0, L_0x594227cf54a0;  1 drivers
v0x594227c87ae0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf5680;  1 drivers
v0x594227c87ba0_0 .net/s "add_out", 31 0, L_0x594227cf5770;  1 drivers
v0x594227c83130_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c7e6e0_0 .net "load_weight", 0 0, L_0x594227cf5860;  1 drivers
v0x594227c7e7a0_0 .net/s "mult_out", 15 0, L_0x594227cf5540;  1 drivers
v0x594227c79d30_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c79dd0_0 .net "valid_in", 0 0, v0x594227b8af60_0;  alias, 1 drivers
v0x594227c75370_0 .var "valid_out", 0 0;
v0x594227c75410_0 .var/s "weight_reg", 7 0;
v0x594227c6bd60_0 .net/s "x_in", 7 0, v0x594227b86940_0;  alias, 1 drivers
v0x594227c6be30_0 .var/s "x_out", 7 0;
v0x594227c67c50_0 .net/s "y_in", 31 0, v0x594227bb1610_0;  alias, 1 drivers
v0x594227c67d20_0 .var/s "y_out", 31 0;
L_0x594227cf5400 .extend/s 16, v0x594227b86940_0;
L_0x594227cf54a0 .extend/s 16, v0x594227c75410_0;
L_0x594227cf5540 .arith/mult 16, L_0x594227cf5400, L_0x594227cf54a0;
L_0x594227cf5680 .extend/s 32, L_0x594227cf5540;
L_0x594227cf5770 .arith/sum 32, v0x594227bb1610_0, L_0x594227cf5680;
S_0x594227c0edc0 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227bb3890 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227c08f20 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c0edc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c83220 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c83260 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c5fb10_0 .net/s *"_ivl_0", 15 0, L_0x594227cf59e0;  1 drivers
v0x594227c5b940_0 .net/s *"_ivl_2", 15 0, L_0x594227cf5a80;  1 drivers
v0x594227c57810_0 .net/s *"_ivl_6", 31 0, L_0x594227cf5c60;  1 drivers
v0x594227c578d0_0 .net/s "add_out", 31 0, L_0x594227cf5d50;  1 drivers
v0x594227c53700_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c49780_0 .net "load_weight", 0 0, L_0x594227cf5e40;  1 drivers
v0x594227c49840_0 .net/s "mult_out", 15 0, L_0x594227cf5b20;  1 drivers
v0x594227c45670_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c45710_0 .net "valid_in", 0 0, v0x594227c75370_0;  alias, 1 drivers
v0x594227c41560_0 .var "valid_out", 0 0;
v0x594227c41600_0 .var/s "weight_reg", 7 0;
v0x594227c3d450_0 .net/s "x_in", 7 0, v0x594227c6be30_0;  alias, 1 drivers
v0x594227c39340_0 .var/s "x_out", 7 0;
v0x594227c39400_0 .net/s "y_in", 31 0, v0x594227b96480_0;  alias, 1 drivers
v0x594227c35230_0 .var/s "y_out", 31 0;
L_0x594227cf59e0 .extend/s 16, v0x594227c6be30_0;
L_0x594227cf5a80 .extend/s 16, v0x594227c41600_0;
L_0x594227cf5b20 .arith/mult 16, L_0x594227cf59e0, L_0x594227cf5a80;
L_0x594227cf5c60 .extend/s 32, L_0x594227cf5b20;
L_0x594227cf5d50 .arith/sum 32, v0x594227b96480_0, L_0x594227cf5c60;
S_0x594227c04e50 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227c458f0;
 .timescale -9 -12;
P_0x594227c53830 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227c00d50 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c04e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c31170 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c311b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c23170_0 .net/s *"_ivl_0", 15 0, L_0x594227cf5ee0;  1 drivers
v0x594227c1efa0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf5f80;  1 drivers
v0x594227c1ae70_0 .net/s *"_ivl_6", 31 0, L_0x594227cf6160;  1 drivers
v0x594227c16d60_0 .net/s "add_out", 31 0, L_0x594227cf6250;  1 drivers
v0x594227c16e40_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c12c50_0 .net "load_weight", 0 0, L_0x594227cf6340;  1 drivers
v0x594227c12d10_0 .net/s "mult_out", 15 0, L_0x594227cf6020;  1 drivers
v0x594227c0eb40_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c0ebe0_0 .net "valid_in", 0 0, v0x594227c41560_0;  alias, 1 drivers
v0x594227c08d00_0 .var "valid_out", 0 0;
v0x594227c08da0_0 .var/s "weight_reg", 7 0;
v0x594227bf8920_0 .net/s "x_in", 7 0, v0x594227c39340_0;  alias, 1 drivers
v0x594227bf4840_0 .var/s "x_out", 7 0;
v0x594227bf4900_0 .net/s "y_in", 31 0, v0x594227c90510_0;  alias, 1 drivers
v0x594227bf0760_0 .var/s "y_out", 31 0;
L_0x594227cf5ee0 .extend/s 16, v0x594227c39340_0;
L_0x594227cf5f80 .extend/s 16, v0x594227c08da0_0;
L_0x594227cf6020 .arith/mult 16, L_0x594227cf5ee0, L_0x594227cf5f80;
L_0x594227cf6160 .extend/s 32, L_0x594227cf6020;
L_0x594227cf6250 .arith/sum 32, v0x594227c90510_0, L_0x594227cf6160;
S_0x594227bfcc50 .scope generate, "row[2]" "row[2]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227bec7b0 .param/l "i" 0 10 24, +C4<010>;
L_0x594227cf3d60 .functor BUFZ 8, v0x594227b7f870_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227cf6800 .functor BUFZ 1, v0x594227b840a0_0, C4<0>, C4<0>, C4<0>;
v0x594227a22d60_0 .net *"_ivl_6", 7 0, L_0x594227cf3d60;  1 drivers
v0x594227a22e60_0 .net *"_ivl_9", 0 0, L_0x594227cf6800;  1 drivers
S_0x594227bf8b70 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227be6980 .param/l "j" 0 10 31, +C4<00>;
S_0x594227bf4a90 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227bf8b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227be2850 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227be2890 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227bd64d0_0 .net/s *"_ivl_0", 15 0, L_0x594227cf68c0;  1 drivers
v0x594227bd6590_0 .net/s *"_ivl_2", 15 0, L_0x594227cf6960;  1 drivers
v0x594227bd2410_0 .net/s *"_ivl_6", 31 0, L_0x594227cf6b40;  1 drivers
v0x594227bce310_0 .net/s "add_out", 31 0, L_0x594227cf6c30;  1 drivers
v0x594227bce3f0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bca230_0 .net "load_weight", 0 0, L_0x594227cf6d90;  1 drivers
v0x594227bca2d0_0 .net/s "mult_out", 15 0, L_0x594227cf6a00;  1 drivers
v0x594227bc4420_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bc44c0_0 .net "valid_in", 0 0, L_0x594227cf65c0;  alias, 1 drivers
v0x594227bc0340_0 .var "valid_out", 0 0;
v0x594227bc03e0_0 .var/s "weight_reg", 7 0;
v0x594227bbc260_0 .net/s "x_in", 7 0, L_0x594227cf64d0;  alias, 1 drivers
v0x594227bbc340_0 .var/s "x_out", 7 0;
v0x594227bb81c0_0 .net/s "y_in", 31 0, v0x594227c52e90_0;  alias, 1 drivers
v0x594227bb40a0_0 .var/s "y_out", 31 0;
L_0x594227cf68c0 .extend/s 16, L_0x594227cf64d0;
L_0x594227cf6960 .extend/s 16, v0x594227bc03e0_0;
L_0x594227cf6a00 .arith/mult 16, L_0x594227cf68c0, L_0x594227cf6960;
L_0x594227cf6b40 .extend/s 32, L_0x594227cf6a00;
L_0x594227cf6c30 .arith/sum 32, v0x594227c52e90_0, L_0x594227cf6b40;
S_0x594227bf09b0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227bb0000 .param/l "j" 0 10 31, +C4<01>;
S_0x594227bec8d0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227bf09b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227babee0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227babf20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227babfc0_0 .net/s *"_ivl_0", 15 0, L_0x594227cf6e30;  1 drivers
v0x594227b3ec70_0 .net/s *"_ivl_2", 15 0, L_0x594227cf6ed0;  1 drivers
v0x594227b3ed50_0 .net/s *"_ivl_6", 31 0, L_0x594227cf70b0;  1 drivers
v0x594227b3fb50_0 .net/s "add_out", 31 0, L_0x594227cf71a0;  1 drivers
v0x594227b3fc30_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227b39b70_0 .net "load_weight", 0 0, L_0x594227cf7290;  1 drivers
v0x594227b3ab20_0 .net/s "mult_out", 15 0, L_0x594227cf6f70;  1 drivers
v0x594227b3ac00_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b20f00_0 .net "valid_in", 0 0, v0x594227bc0340_0;  alias, 1 drivers
v0x594227b20fa0_0 .var "valid_out", 0 0;
v0x594227b23be0_0 .var/s "weight_reg", 7 0;
v0x594227b23cc0_0 .net/s "x_in", 7 0, v0x594227bbc340_0;  alias, 1 drivers
v0x594227b22d10_0 .var/s "x_out", 7 0;
v0x594227b22db0_0 .net/s "y_in", 31 0, v0x594227c22820_0;  alias, 1 drivers
v0x594227b21dd0_0 .var/s "y_out", 31 0;
L_0x594227cf6e30 .extend/s 16, v0x594227bbc340_0;
L_0x594227cf6ed0 .extend/s 16, v0x594227b23be0_0;
L_0x594227cf6f70 .arith/mult 16, L_0x594227cf6e30, L_0x594227cf6ed0;
L_0x594227cf70b0 .extend/s 32, L_0x594227cf6f70;
L_0x594227cf71a0 .arith/sum 32, v0x594227c22820_0, L_0x594227cf70b0;
S_0x594227c957f0 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227b24d50 .param/l "j" 0 10 31, +C4<010>;
S_0x594227c6fe70 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c957f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c4d890 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c4d8d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c04c00_0 .net/s *"_ivl_0", 15 0, L_0x594227cf7440;  1 drivers
v0x594227c04cc0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf74e0;  1 drivers
v0x594227c00b00_0 .net/s *"_ivl_6", 31 0, L_0x594227cf76c0;  1 drivers
v0x594227c00bf0_0 .net/s "add_out", 31 0, L_0x594227cf77b0;  1 drivers
v0x594227bfca20_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bfcb10_0 .net "load_weight", 0 0, L_0x594227cf78a0;  1 drivers
v0x594227b9d410_0 .net/s "mult_out", 15 0, L_0x594227cf7580;  1 drivers
v0x594227b9d4f0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b98d30_0 .net "valid_in", 0 0, v0x594227b20fa0_0;  alias, 1 drivers
v0x594227b98dd0_0 .var "valid_out", 0 0;
v0x594227b94670_0 .var/s "weight_reg", 7 0;
v0x594227b94750_0 .net/s "x_in", 7 0, v0x594227b22d10_0;  alias, 1 drivers
v0x594227b8ffb0_0 .var/s "x_out", 7 0;
v0x594227b90070_0 .net/s "y_in", 31 0, v0x594227befe70_0;  alias, 1 drivers
v0x594227b8b850_0 .var/s "y_out", 31 0;
L_0x594227cf7440 .extend/s 16, v0x594227b22d10_0;
L_0x594227cf74e0 .extend/s 16, v0x594227b94670_0;
L_0x594227cf7580 .arith/mult 16, L_0x594227cf7440, L_0x594227cf74e0;
L_0x594227cf76c0 .extend/s 32, L_0x594227cf7580;
L_0x594227cf77b0 .arith/sum 32, v0x594227befe70_0, L_0x594227cf76c0;
S_0x594227b87190 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227b828f0 .param/l "j" 0 10 31, +C4<011>;
S_0x594227b38bd0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227b87190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b27680 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b276c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c68d10_0 .net/s *"_ivl_0", 15 0, L_0x594227cf7940;  1 drivers
v0x594227c64b10_0 .net/s *"_ivl_2", 15 0, L_0x594227cf79e0;  1 drivers
v0x594227c64bf0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf7bc0;  1 drivers
v0x594227c60a10_0 .net/s "add_out", 31 0, L_0x594227cf7cb0;  1 drivers
v0x594227c60af0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c5c900_0 .net "load_weight", 0 0, L_0x594227cf7da0;  1 drivers
v0x594227c5c9c0_0 .net/s "mult_out", 15 0, L_0x594227cf7a80;  1 drivers
v0x594227c587c0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c58860_0 .net "valid_in", 0 0, v0x594227b98dd0_0;  alias, 1 drivers
v0x594227c54690_0 .var "valid_out", 0 0;
v0x594227c54730_0 .var/s "weight_reg", 7 0;
v0x594227c50760_0 .net/s "x_in", 7 0, v0x594227b8ffb0_0;  alias, 1 drivers
v0x594227c50850_0 .var/s "x_out", 7 0;
v0x594227c4a710_0 .net/s "y_in", 31 0, v0x594227bb7890_0;  alias, 1 drivers
v0x594227c4a7e0_0 .var/s "y_out", 31 0;
L_0x594227cf7940 .extend/s 16, v0x594227b8ffb0_0;
L_0x594227cf79e0 .extend/s 16, v0x594227c54730_0;
L_0x594227cf7a80 .arith/mult 16, L_0x594227cf7940, L_0x594227cf79e0;
L_0x594227cf7bc0 .extend/s 32, L_0x594227cf7a80;
L_0x594227cf7cb0 .arith/sum 32, v0x594227bb7890_0, L_0x594227cf7bc0;
S_0x594227c46640 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227c42560 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227c3e3e0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c46640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c3a2d0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c3a310 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c362f0_0 .net/s *"_ivl_0", 15 0, L_0x594227cf7f60;  1 drivers
v0x594227c320d0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf8000;  1 drivers
v0x594227c321b0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf81e0;  1 drivers
v0x594227c2e1a0_0 .net/s "add_out", 31 0, L_0x594227cf82d0;  1 drivers
v0x594227c2e280_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c28180_0 .net "load_weight", 0 0, L_0x594227cf83c0;  1 drivers
v0x594227c28240_0 .net/s "mult_out", 15 0, L_0x594227cf80a0;  1 drivers
v0x594227c24020_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c240c0_0 .net "valid_in", 0 0, v0x594227c54690_0;  alias, 1 drivers
v0x594227c1ff10_0 .var "valid_out", 0 0;
v0x594227c1ffb0_0 .var/s "weight_reg", 7 0;
v0x594227c1be00_0 .net/s "x_in", 7 0, v0x594227c50850_0;  alias, 1 drivers
v0x594227c1bef0_0 .var/s "x_out", 7 0;
v0x594227c17cf0_0 .net/s "y_in", 31 0, v0x594227b25970_0;  alias, 1 drivers
v0x594227c17dc0_0 .var/s "y_out", 31 0;
L_0x594227cf7f60 .extend/s 16, v0x594227c50850_0;
L_0x594227cf8000 .extend/s 16, v0x594227c1ffb0_0;
L_0x594227cf80a0 .arith/mult 16, L_0x594227cf7f60, L_0x594227cf8000;
L_0x594227cf81e0 .extend/s 32, L_0x594227cf80a0;
L_0x594227cf82d0 .arith/sum 32, v0x594227b25970_0, L_0x594227cf81e0;
S_0x594227c13c00 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227c0fad0 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227c0bba0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c13c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c0fc00 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c0fc40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c01b90_0 .net/s *"_ivl_0", 15 0, L_0x594227cf8460;  1 drivers
v0x594227bfd960_0 .net/s *"_ivl_2", 15 0, L_0x594227cf8500;  1 drivers
v0x594227bfda20_0 .net/s *"_ivl_6", 31 0, L_0x594227cf86e0;  1 drivers
v0x594227bf9880_0 .net/s "add_out", 31 0, L_0x594227cf87d0;  1 drivers
v0x594227bf9940_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bf57a0_0 .net "load_weight", 0 0, L_0x594227cf88c0;  1 drivers
v0x594227bf5840_0 .net/s "mult_out", 15 0, L_0x594227cf85a0;  1 drivers
v0x594227bf16c0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bf1760_0 .net "valid_in", 0 0, v0x594227c1ff10_0;  alias, 1 drivers
v0x594227bed5e0_0 .var "valid_out", 0 0;
v0x594227bed680_0 .var/s "weight_reg", 7 0;
v0x594227be96e0_0 .net/s "x_in", 7 0, v0x594227c1bef0_0;  alias, 1 drivers
v0x594227be97d0_0 .var/s "x_out", 7 0;
v0x594227be36d0_0 .net/s "y_in", 31 0, v0x594227c67d20_0;  alias, 1 drivers
v0x594227be37a0_0 .var/s "y_out", 31 0;
L_0x594227cf8460 .extend/s 16, v0x594227c1bef0_0;
L_0x594227cf8500 .extend/s 16, v0x594227bed680_0;
L_0x594227cf85a0 .arith/mult 16, L_0x594227cf8460, L_0x594227cf8500;
L_0x594227cf86e0 .extend/s 32, L_0x594227cf85a0;
L_0x594227cf87d0 .arith/sum 32, v0x594227c67d20_0, L_0x594227cf86e0;
S_0x594227bdf5f0 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227bdb510 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227bd7430 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227bdf5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227bdb640 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227bdb680 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227bcf3a0_0 .net/s *"_ivl_0", 15 0, L_0x594227cf7e40;  1 drivers
v0x594227bcb190_0 .net/s *"_ivl_2", 15 0, L_0x594227cf8a90;  1 drivers
v0x594227bcb250_0 .net/s *"_ivl_6", 31 0, L_0x594227cf8c20;  1 drivers
v0x594227bc7290_0 .net/s "add_out", 31 0, L_0x594227cf8d10;  1 drivers
v0x594227bc7350_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227bc12a0_0 .net "load_weight", 0 0, L_0x594227cf8e00;  1 drivers
v0x594227bc1340_0 .net/s "mult_out", 15 0, L_0x594227cf8b30;  1 drivers
v0x594227bbd1c0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227bbd260_0 .net "valid_in", 0 0, v0x594227bed5e0_0;  alias, 1 drivers
v0x594227bb90e0_0 .var "valid_out", 0 0;
v0x594227bb9180_0 .var/s "weight_reg", 7 0;
v0x594227bb5000_0 .net/s "x_in", 7 0, v0x594227be97d0_0;  alias, 1 drivers
v0x594227bb50f0_0 .var/s "x_out", 7 0;
v0x594227bb0f20_0 .net/s "y_in", 31 0, v0x594227c35230_0;  alias, 1 drivers
v0x594227bb0ff0_0 .var/s "y_out", 31 0;
L_0x594227cf7e40 .extend/s 16, v0x594227be97d0_0;
L_0x594227cf8a90 .extend/s 16, v0x594227bb9180_0;
L_0x594227cf8b30 .arith/mult 16, L_0x594227cf7e40, L_0x594227cf8a90;
L_0x594227cf8c20 .extend/s 32, L_0x594227cf8b30;
L_0x594227cf8d10 .arith/sum 32, v0x594227c35230_0, L_0x594227cf8c20;
S_0x594227bace40 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227bfcc50;
 .timescale -9 -12;
P_0x594227bbd320 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227ba4c80 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227bace40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ba8e00 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ba8e40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227b9a530_0 .net/s *"_ivl_0", 15 0, L_0x594227cf8ea0;  1 drivers
v0x594227b95d90_0 .net/s *"_ivl_2", 15 0, L_0x594227cf8f40;  1 drivers
v0x594227b95e50_0 .net/s *"_ivl_6", 31 0, L_0x594227cf9120;  1 drivers
v0x594227b916d0_0 .net/s "add_out", 31 0, L_0x594227cf9210;  1 drivers
v0x594227b91790_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227b8d010_0 .net "load_weight", 0 0, L_0x594227cf9300;  1 drivers
v0x594227b8d0b0_0 .net/s "mult_out", 15 0, L_0x594227cf8fe0;  1 drivers
v0x594227b88910_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227b889b0_0 .net "valid_in", 0 0, v0x594227bb90e0_0;  alias, 1 drivers
v0x594227b840a0_0 .var "valid_out", 0 0;
v0x594227b84140_0 .var/s "weight_reg", 7 0;
v0x594227b7f780_0 .net/s "x_in", 7 0, v0x594227bb50f0_0;  alias, 1 drivers
v0x594227b7f870_0 .var/s "x_out", 7 0;
v0x594227a22ab0_0 .net/s "y_in", 31 0, v0x594227bf0760_0;  alias, 1 drivers
v0x594227a22b80_0 .var/s "y_out", 31 0;
L_0x594227cf8ea0 .extend/s 16, v0x594227bb50f0_0;
L_0x594227cf8f40 .extend/s 16, v0x594227b84140_0;
L_0x594227cf8fe0 .arith/mult 16, L_0x594227cf8ea0, L_0x594227cf8f40;
L_0x594227cf9120 .extend/s 32, L_0x594227cf8fe0;
L_0x594227cf9210 .arith/sum 32, v0x594227bf0760_0, L_0x594227cf9120;
S_0x594227a2cf60 .scope generate, "row[3]" "row[3]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227b8d190 .param/l "i" 0 10 24, +C4<011>;
L_0x594227cf6cd0 .functor BUFZ 8, v0x594227ca3c10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227cf9860 .functor BUFZ 1, v0x594227ca39a0_0, C4<0>, C4<0>, C4<0>;
v0x594227ca3fa0_0 .net *"_ivl_6", 7 0, L_0x594227cf6cd0;  1 drivers
v0x594227ca40a0_0 .net *"_ivl_9", 0 0, L_0x594227cf9860;  1 drivers
S_0x594227a2d1a0 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227a2d350 .param/l "j" 0 10 31, +C4<00>;
S_0x594227a48cf0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227a2d1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227b9ec50 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227b9ec90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227a490f0_0 .net/s *"_ivl_0", 15 0, L_0x594227cf9920;  1 drivers
v0x594227c995f0_0 .net/s *"_ivl_2", 15 0, L_0x594227cf99c0;  1 drivers
v0x594227c996d0_0 .net/s *"_ivl_6", 31 0, L_0x594227cf9ba0;  1 drivers
v0x594227c997c0_0 .net/s "add_out", 31 0, L_0x594227cf9c90;  1 drivers
v0x594227c998a0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c99990_0 .net "load_weight", 0 0, L_0x594227cf9df0;  1 drivers
v0x594227c99a50_0 .net/s "mult_out", 15 0, L_0x594227cf9a60;  1 drivers
v0x594227c99b30_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c99bd0_0 .net "valid_in", 0 0, L_0x594227cf95d0;  alias, 1 drivers
v0x594227c99c90_0 .var "valid_out", 0 0;
v0x594227c99d50_0 .var/s "weight_reg", 7 0;
v0x594227c99e30_0 .net/s "x_in", 7 0, L_0x594227cf94e0;  alias, 1 drivers
v0x594227c99f10_0 .var/s "x_out", 7 0;
v0x594227c99ff0_0 .net/s "y_in", 31 0, v0x594227bb40a0_0;  alias, 1 drivers
v0x594227c9a0b0_0 .var/s "y_out", 31 0;
L_0x594227cf9920 .extend/s 16, L_0x594227cf94e0;
L_0x594227cf99c0 .extend/s 16, v0x594227c99d50_0;
L_0x594227cf9a60 .arith/mult 16, L_0x594227cf9920, L_0x594227cf99c0;
L_0x594227cf9ba0 .extend/s 32, L_0x594227cf9a60;
L_0x594227cf9c90 .arith/sum 32, v0x594227bb40a0_0, L_0x594227cf9ba0;
S_0x594227c9a290 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227c9a460 .param/l "j" 0 10 31, +C4<01>;
S_0x594227c9a520 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c9a290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c9a700 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c9a740 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c9aa50_0 .net/s *"_ivl_0", 15 0, L_0x594227cf9e90;  1 drivers
v0x594227c9ab50_0 .net/s *"_ivl_2", 15 0, L_0x594227cf9f30;  1 drivers
v0x594227c9ac30_0 .net/s *"_ivl_6", 31 0, L_0x594227cfa110;  1 drivers
v0x594227c9ad20_0 .net/s "add_out", 31 0, L_0x594227cfa200;  1 drivers
v0x594227c9ae00_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c9b300_0 .net "load_weight", 0 0, L_0x594227cfa2f0;  1 drivers
v0x594227c9b3c0_0 .net/s "mult_out", 15 0, L_0x594227cf9fd0;  1 drivers
v0x594227c9b4a0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c9b950_0 .net "valid_in", 0 0, v0x594227c99c90_0;  alias, 1 drivers
v0x594227c9b9f0_0 .var "valid_out", 0 0;
v0x594227c9ba90_0 .var/s "weight_reg", 7 0;
v0x594227c9bb70_0 .net/s "x_in", 7 0, v0x594227c99f10_0;  alias, 1 drivers
v0x594227c9bc60_0 .var/s "x_out", 7 0;
v0x594227c9bd20_0 .net/s "y_in", 31 0, v0x594227b21dd0_0;  alias, 1 drivers
v0x594227c9be10_0 .var/s "y_out", 31 0;
L_0x594227cf9e90 .extend/s 16, v0x594227c99f10_0;
L_0x594227cf9f30 .extend/s 16, v0x594227c9ba90_0;
L_0x594227cf9fd0 .arith/mult 16, L_0x594227cf9e90, L_0x594227cf9f30;
L_0x594227cfa110 .extend/s 32, L_0x594227cf9fd0;
L_0x594227cfa200 .arith/sum 32, v0x594227b21dd0_0, L_0x594227cfa110;
S_0x594227c9bff0 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227c9c1d0 .param/l "j" 0 10 31, +C4<010>;
S_0x594227c9c290 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c9bff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c9c470 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c9c4b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c9c7c0_0 .net/s *"_ivl_0", 15 0, L_0x594227cfa4f0;  1 drivers
v0x594227c9c8c0_0 .net/s *"_ivl_2", 15 0, L_0x594227cfa590;  1 drivers
v0x594227c9c9a0_0 .net/s *"_ivl_6", 31 0, L_0x594227cfa770;  1 drivers
v0x594227c9ca90_0 .net/s "add_out", 31 0, L_0x594227cfa860;  1 drivers
v0x594227c9cb70_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c9cc60_0 .net "load_weight", 0 0, L_0x594227cfa950;  1 drivers
v0x594227c9cd20_0 .net/s "mult_out", 15 0, L_0x594227cfa630;  1 drivers
v0x594227c9ce00_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c9cea0_0 .net "valid_in", 0 0, v0x594227c9b9f0_0;  alias, 1 drivers
v0x594227c9cf40_0 .var "valid_out", 0 0;
v0x594227c9cfe0_0 .var/s "weight_reg", 7 0;
v0x594227c9d0c0_0 .net/s "x_in", 7 0, v0x594227c9bc60_0;  alias, 1 drivers
v0x594227c9d1b0_0 .var/s "x_out", 7 0;
v0x594227c9d270_0 .net/s "y_in", 31 0, v0x594227b8b850_0;  alias, 1 drivers
v0x594227c9d360_0 .var/s "y_out", 31 0;
L_0x594227cfa4f0 .extend/s 16, v0x594227c9bc60_0;
L_0x594227cfa590 .extend/s 16, v0x594227c9cfe0_0;
L_0x594227cfa630 .arith/mult 16, L_0x594227cfa4f0, L_0x594227cfa590;
L_0x594227cfa770 .extend/s 32, L_0x594227cfa630;
L_0x594227cfa860 .arith/sum 32, v0x594227b8b850_0, L_0x594227cfa770;
S_0x594227c9d540 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227c9d6f0 .param/l "j" 0 10 31, +C4<011>;
S_0x594227c9d7d0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c9d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c9d9b0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c9d9f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c9dd00_0 .net/s *"_ivl_0", 15 0, L_0x594227cfa9f0;  1 drivers
v0x594227c9de00_0 .net/s *"_ivl_2", 15 0, L_0x594227cfaac0;  1 drivers
v0x594227c9dee0_0 .net/s *"_ivl_6", 31 0, L_0x594227cfad30;  1 drivers
v0x594227c9dfd0_0 .net/s "add_out", 31 0, L_0x594227cfae50;  1 drivers
v0x594227c9e0b0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c9e1a0_0 .net "load_weight", 0 0, L_0x594227cfaf40;  1 drivers
v0x594227c9e260_0 .net/s "mult_out", 15 0, L_0x594227cfabc0;  1 drivers
v0x594227c9e340_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c9e3e0_0 .net "valid_in", 0 0, v0x594227c9cf40_0;  alias, 1 drivers
v0x594227c9e480_0 .var "valid_out", 0 0;
v0x594227c9e520_0 .var/s "weight_reg", 7 0;
v0x594227c9e600_0 .net/s "x_in", 7 0, v0x594227c9d1b0_0;  alias, 1 drivers
v0x594227c9e6f0_0 .var/s "x_out", 7 0;
v0x594227c9e7b0_0 .net/s "y_in", 31 0, v0x594227c4a7e0_0;  alias, 1 drivers
v0x594227c9e8a0_0 .var/s "y_out", 31 0;
L_0x594227cfa9f0 .extend/s 16, v0x594227c9d1b0_0;
L_0x594227cfaac0 .extend/s 16, v0x594227c9e520_0;
L_0x594227cfabc0 .arith/mult 16, L_0x594227cfa9f0, L_0x594227cfaac0;
L_0x594227cfad30 .extend/s 32, L_0x594227cfabc0;
L_0x594227cfae50 .arith/sum 32, v0x594227c4a7e0_0, L_0x594227cfad30;
S_0x594227c9ea80 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227c9ec80 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227c9ed60 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c9ea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227c9ef40 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227c9ef80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227c9f260_0 .net/s *"_ivl_0", 15 0, L_0x594227cfb150;  1 drivers
v0x594227c9f360_0 .net/s *"_ivl_2", 15 0, L_0x594227cfb1f0;  1 drivers
v0x594227c9f440_0 .net/s *"_ivl_6", 31 0, L_0x594227cfb460;  1 drivers
v0x594227c9f530_0 .net/s "add_out", 31 0, L_0x594227cfb580;  1 drivers
v0x594227c9f610_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227c9f700_0 .net "load_weight", 0 0, L_0x594227cfb670;  1 drivers
v0x594227c9f7c0_0 .net/s "mult_out", 15 0, L_0x594227cfb2f0;  1 drivers
v0x594227c9f8a0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227c9f940_0 .net "valid_in", 0 0, v0x594227c9e480_0;  alias, 1 drivers
v0x594227c9f9e0_0 .var "valid_out", 0 0;
v0x594227c9fa80_0 .var/s "weight_reg", 7 0;
v0x594227c9fb60_0 .net/s "x_in", 7 0, v0x594227c9e6f0_0;  alias, 1 drivers
v0x594227c9fc50_0 .var/s "x_out", 7 0;
v0x594227c9fd10_0 .net/s "y_in", 31 0, v0x594227c17dc0_0;  alias, 1 drivers
v0x594227c9fe00_0 .var/s "y_out", 31 0;
L_0x594227cfb150 .extend/s 16, v0x594227c9e6f0_0;
L_0x594227cfb1f0 .extend/s 16, v0x594227c9fa80_0;
L_0x594227cfb2f0 .arith/mult 16, L_0x594227cfb150, L_0x594227cfb1f0;
L_0x594227cfb460 .extend/s 32, L_0x594227cfb2f0;
L_0x594227cfb580 .arith/sum 32, v0x594227c17dc0_0, L_0x594227cfb460;
S_0x594227c9ffe0 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227ca0190 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227ca0270 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227c9ffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca0450 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca0490 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca07a0_0 .net/s *"_ivl_0", 15 0, L_0x594227cfb710;  1 drivers
v0x594227ca08a0_0 .net/s *"_ivl_2", 15 0, L_0x594227cfb7b0;  1 drivers
v0x594227ca0980_0 .net/s *"_ivl_6", 31 0, L_0x594227cfba20;  1 drivers
v0x594227ca0a70_0 .net/s "add_out", 31 0, L_0x594227cfbb40;  1 drivers
v0x594227ca0b50_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca0c40_0 .net "load_weight", 0 0, L_0x594227cfbc30;  1 drivers
v0x594227ca0d00_0 .net/s "mult_out", 15 0, L_0x594227cfb8b0;  1 drivers
v0x594227ca0de0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca0e80_0 .net "valid_in", 0 0, v0x594227c9f9e0_0;  alias, 1 drivers
v0x594227ca0f20_0 .var "valid_out", 0 0;
v0x594227ca0fc0_0 .var/s "weight_reg", 7 0;
v0x594227ca10a0_0 .net/s "x_in", 7 0, v0x594227c9fc50_0;  alias, 1 drivers
v0x594227ca1190_0 .var/s "x_out", 7 0;
v0x594227ca1250_0 .net/s "y_in", 31 0, v0x594227be37a0_0;  alias, 1 drivers
v0x594227ca1340_0 .var/s "y_out", 31 0;
L_0x594227cfb710 .extend/s 16, v0x594227c9fc50_0;
L_0x594227cfb7b0 .extend/s 16, v0x594227ca0fc0_0;
L_0x594227cfb8b0 .arith/mult 16, L_0x594227cfb710, L_0x594227cfb7b0;
L_0x594227cfba20 .extend/s 32, L_0x594227cfb8b0;
L_0x594227cfbb40 .arith/sum 32, v0x594227be37a0_0, L_0x594227cfba20;
S_0x594227ca1520 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227ca16d0 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227ca17b0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca1520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca1990 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca19d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca1ce0_0 .net/s *"_ivl_0", 15 0, L_0x594227cfafe0;  1 drivers
v0x594227ca1de0_0 .net/s *"_ivl_2", 15 0, L_0x594227cfb080;  1 drivers
v0x594227ca1ec0_0 .net/s *"_ivl_6", 31 0, L_0x594227cfbff0;  1 drivers
v0x594227ca1fb0_0 .net/s "add_out", 31 0, L_0x594227cfc110;  1 drivers
v0x594227ca2090_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca2180_0 .net "load_weight", 0 0, L_0x594227cfc200;  1 drivers
v0x594227ca2240_0 .net/s "mult_out", 15 0, L_0x594227cfbe80;  1 drivers
v0x594227ca2320_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca23c0_0 .net "valid_in", 0 0, v0x594227ca0f20_0;  alias, 1 drivers
v0x594227ca2460_0 .var "valid_out", 0 0;
v0x594227ca2500_0 .var/s "weight_reg", 7 0;
v0x594227ca25e0_0 .net/s "x_in", 7 0, v0x594227ca1190_0;  alias, 1 drivers
v0x594227ca26d0_0 .var/s "x_out", 7 0;
v0x594227ca2790_0 .net/s "y_in", 31 0, v0x594227bb0ff0_0;  alias, 1 drivers
v0x594227ca2880_0 .var/s "y_out", 31 0;
L_0x594227cfafe0 .extend/s 16, v0x594227ca1190_0;
L_0x594227cfb080 .extend/s 16, v0x594227ca2500_0;
L_0x594227cfbe80 .arith/mult 16, L_0x594227cfafe0, L_0x594227cfb080;
L_0x594227cfbff0 .extend/s 32, L_0x594227cfbe80;
L_0x594227cfc110 .arith/sum 32, v0x594227bb0ff0_0, L_0x594227cfbff0;
S_0x594227ca2a60 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227a2cf60;
 .timescale -9 -12;
P_0x594227ca2c10 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227ca2cf0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca2a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca2ed0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca2f10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca3220_0 .net/s *"_ivl_0", 15 0, L_0x594227cfc2a0;  1 drivers
v0x594227ca3320_0 .net/s *"_ivl_2", 15 0, L_0x594227cfc340;  1 drivers
v0x594227ca3400_0 .net/s *"_ivl_6", 31 0, L_0x594227cfc5b0;  1 drivers
v0x594227ca34f0_0 .net/s "add_out", 31 0, L_0x594227cfc6d0;  1 drivers
v0x594227ca35d0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca36c0_0 .net "load_weight", 0 0, L_0x594227cfc7c0;  1 drivers
v0x594227ca3780_0 .net/s "mult_out", 15 0, L_0x594227cfc440;  1 drivers
v0x594227ca3860_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca3900_0 .net "valid_in", 0 0, v0x594227ca2460_0;  alias, 1 drivers
v0x594227ca39a0_0 .var "valid_out", 0 0;
v0x594227ca3a40_0 .var/s "weight_reg", 7 0;
v0x594227ca3b20_0 .net/s "x_in", 7 0, v0x594227ca26d0_0;  alias, 1 drivers
v0x594227ca3c10_0 .var/s "x_out", 7 0;
v0x594227ca3cd0_0 .net/s "y_in", 31 0, v0x594227a22b80_0;  alias, 1 drivers
v0x594227ca3dc0_0 .var/s "y_out", 31 0;
L_0x594227cfc2a0 .extend/s 16, v0x594227ca26d0_0;
L_0x594227cfc340 .extend/s 16, v0x594227ca3a40_0;
L_0x594227cfc440 .arith/mult 16, L_0x594227cfc2a0, L_0x594227cfc340;
L_0x594227cfc5b0 .extend/s 32, L_0x594227cfc440;
L_0x594227cfc6d0 .arith/sum 32, v0x594227a22b80_0, L_0x594227cfc5b0;
S_0x594227ca4180 .scope generate, "row[4]" "row[4]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227ca4380 .param/l "i" 0 10 24, +C4<0100>;
L_0x594227cf9d30 .functor BUFZ 8, v0x594227caeb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227cfcdc0 .functor BUFZ 1, v0x594227cae8d0_0, C4<0>, C4<0>, C4<0>;
v0x594227caeed0_0 .net *"_ivl_6", 7 0, L_0x594227cf9d30;  1 drivers
v0x594227caefd0_0 .net *"_ivl_9", 0 0, L_0x594227cfcdc0;  1 drivers
S_0x594227ca4460 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227ca4660 .param/l "j" 0 10 31, +C4<00>;
S_0x594227ca4740 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca4920 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca4960 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca4c40_0 .net/s *"_ivl_0", 15 0, L_0x594227cfce80;  1 drivers
v0x594227ca4d40_0 .net/s *"_ivl_2", 15 0, L_0x594227cfcf20;  1 drivers
v0x594227ca4e20_0 .net/s *"_ivl_6", 31 0, L_0x594227cfd130;  1 drivers
v0x594227ca4f10_0 .net/s "add_out", 31 0, L_0x594227cfd250;  1 drivers
v0x594227ca4ff0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca50e0_0 .net "load_weight", 0 0, L_0x594227cfd3b0;  1 drivers
v0x594227ca51a0_0 .net/s "mult_out", 15 0, L_0x594227cfcfc0;  1 drivers
v0x594227ca5280_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca5320_0 .net "valid_in", 0 0, L_0x594227cfcae0;  alias, 1 drivers
v0x594227ca53e0_0 .var "valid_out", 0 0;
v0x594227ca54a0_0 .var/s "weight_reg", 7 0;
v0x594227ca5580_0 .net/s "x_in", 7 0, L_0x594227cfc9f0;  alias, 1 drivers
v0x594227ca5660_0 .var/s "x_out", 7 0;
v0x594227ca5740_0 .net/s "y_in", 31 0, v0x594227c9a0b0_0;  alias, 1 drivers
v0x594227ca5800_0 .var/s "y_out", 31 0;
L_0x594227cfce80 .extend/s 16, L_0x594227cfc9f0;
L_0x594227cfcf20 .extend/s 16, v0x594227ca54a0_0;
L_0x594227cfcfc0 .arith/mult 16, L_0x594227cfce80, L_0x594227cfcf20;
L_0x594227cfd130 .extend/s 32, L_0x594227cfcfc0;
L_0x594227cfd250 .arith/sum 32, v0x594227c9a0b0_0, L_0x594227cfd130;
S_0x594227ca59e0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227ca5bb0 .param/l "j" 0 10 31, +C4<01>;
S_0x594227ca5c70 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca59e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca5e50 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca5e90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca61a0_0 .net/s *"_ivl_0", 15 0, L_0x594227cfd450;  1 drivers
v0x594227ca62a0_0 .net/s *"_ivl_2", 15 0, L_0x594227cfd4f0;  1 drivers
v0x594227ca6380_0 .net/s *"_ivl_6", 31 0, L_0x594227cfd760;  1 drivers
v0x594227ca6470_0 .net/s "add_out", 31 0, L_0x594227cfd880;  1 drivers
v0x594227ca6550_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca6640_0 .net "load_weight", 0 0, L_0x594227cfd970;  1 drivers
v0x594227ca6700_0 .net/s "mult_out", 15 0, L_0x594227cfd5f0;  1 drivers
v0x594227ca67e0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca6880_0 .net "valid_in", 0 0, v0x594227ca53e0_0;  alias, 1 drivers
v0x594227ca6920_0 .var "valid_out", 0 0;
v0x594227ca69c0_0 .var/s "weight_reg", 7 0;
v0x594227ca6aa0_0 .net/s "x_in", 7 0, v0x594227ca5660_0;  alias, 1 drivers
v0x594227ca6b90_0 .var/s "x_out", 7 0;
v0x594227ca6c50_0 .net/s "y_in", 31 0, v0x594227c9be10_0;  alias, 1 drivers
v0x594227ca6d40_0 .var/s "y_out", 31 0;
L_0x594227cfd450 .extend/s 16, v0x594227ca5660_0;
L_0x594227cfd4f0 .extend/s 16, v0x594227ca69c0_0;
L_0x594227cfd5f0 .arith/mult 16, L_0x594227cfd450, L_0x594227cfd4f0;
L_0x594227cfd760 .extend/s 32, L_0x594227cfd5f0;
L_0x594227cfd880 .arith/sum 32, v0x594227c9be10_0, L_0x594227cfd760;
S_0x594227ca6f20 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227ca7100 .param/l "j" 0 10 31, +C4<010>;
S_0x594227ca71c0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca6f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca73a0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca73e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca76f0_0 .net/s *"_ivl_0", 15 0, L_0x594227cfdbc0;  1 drivers
v0x594227ca77f0_0 .net/s *"_ivl_2", 15 0, L_0x594227cfdc60;  1 drivers
v0x594227ca78d0_0 .net/s *"_ivl_6", 31 0, L_0x594227cfded0;  1 drivers
v0x594227ca79c0_0 .net/s "add_out", 31 0, L_0x594227cfdff0;  1 drivers
v0x594227ca7aa0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca7b90_0 .net "load_weight", 0 0, L_0x594227cfe0e0;  1 drivers
v0x594227ca7c50_0 .net/s "mult_out", 15 0, L_0x594227cfdd60;  1 drivers
v0x594227ca7d30_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca7dd0_0 .net "valid_in", 0 0, v0x594227ca6920_0;  alias, 1 drivers
v0x594227ca7e70_0 .var "valid_out", 0 0;
v0x594227ca7f10_0 .var/s "weight_reg", 7 0;
v0x594227ca7ff0_0 .net/s "x_in", 7 0, v0x594227ca6b90_0;  alias, 1 drivers
v0x594227ca80e0_0 .var/s "x_out", 7 0;
v0x594227ca81a0_0 .net/s "y_in", 31 0, v0x594227c9d360_0;  alias, 1 drivers
v0x594227ca8290_0 .var/s "y_out", 31 0;
L_0x594227cfdbc0 .extend/s 16, v0x594227ca6b90_0;
L_0x594227cfdc60 .extend/s 16, v0x594227ca7f10_0;
L_0x594227cfdd60 .arith/mult 16, L_0x594227cfdbc0, L_0x594227cfdc60;
L_0x594227cfded0 .extend/s 32, L_0x594227cfdd60;
L_0x594227cfdff0 .arith/sum 32, v0x594227c9d360_0, L_0x594227cfded0;
S_0x594227ca8470 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227ca8620 .param/l "j" 0 10 31, +C4<011>;
S_0x594227ca8700 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca8470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca88e0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca8920 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ca8c30_0 .net/s *"_ivl_0", 15 0, L_0x594227cfe180;  1 drivers
v0x594227ca8d30_0 .net/s *"_ivl_2", 15 0, L_0x594227cfe220;  1 drivers
v0x594227ca8e10_0 .net/s *"_ivl_6", 31 0, L_0x594227cfe490;  1 drivers
v0x594227ca8f00_0 .net/s "add_out", 31 0, L_0x594227cfe5b0;  1 drivers
v0x594227ca8fe0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ca90d0_0 .net "load_weight", 0 0, L_0x594227cfe6a0;  1 drivers
v0x594227ca9190_0 .net/s "mult_out", 15 0, L_0x594227cfe320;  1 drivers
v0x594227ca9270_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ca9310_0 .net "valid_in", 0 0, v0x594227ca7e70_0;  alias, 1 drivers
v0x594227ca93b0_0 .var "valid_out", 0 0;
v0x594227ca9450_0 .var/s "weight_reg", 7 0;
v0x594227ca9530_0 .net/s "x_in", 7 0, v0x594227ca80e0_0;  alias, 1 drivers
v0x594227ca9620_0 .var/s "x_out", 7 0;
v0x594227ca96e0_0 .net/s "y_in", 31 0, v0x594227c9e8a0_0;  alias, 1 drivers
v0x594227ca97d0_0 .var/s "y_out", 31 0;
L_0x594227cfe180 .extend/s 16, v0x594227ca80e0_0;
L_0x594227cfe220 .extend/s 16, v0x594227ca9450_0;
L_0x594227cfe320 .arith/mult 16, L_0x594227cfe180, L_0x594227cfe220;
L_0x594227cfe490 .extend/s 32, L_0x594227cfe320;
L_0x594227cfe5b0 .arith/sum 32, v0x594227c9e8a0_0, L_0x594227cfe490;
S_0x594227ca99b0 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227ca9bb0 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227ca9c90 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ca99b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ca9e70 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ca9eb0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227caa190_0 .net/s *"_ivl_0", 15 0, L_0x594227cfe900;  1 drivers
v0x594227caa290_0 .net/s *"_ivl_2", 15 0, L_0x594227cfe9a0;  1 drivers
v0x594227caa370_0 .net/s *"_ivl_6", 31 0, L_0x594227cfec10;  1 drivers
v0x594227caa460_0 .net/s "add_out", 31 0, L_0x594227cfed30;  1 drivers
v0x594227caa540_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227caa630_0 .net "load_weight", 0 0, L_0x594227cfee20;  1 drivers
v0x594227caa6f0_0 .net/s "mult_out", 15 0, L_0x594227cfeaa0;  1 drivers
v0x594227caa7d0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227caa870_0 .net "valid_in", 0 0, v0x594227ca93b0_0;  alias, 1 drivers
v0x594227caa910_0 .var "valid_out", 0 0;
v0x594227caa9b0_0 .var/s "weight_reg", 7 0;
v0x594227caaa90_0 .net/s "x_in", 7 0, v0x594227ca9620_0;  alias, 1 drivers
v0x594227caab80_0 .var/s "x_out", 7 0;
v0x594227caac40_0 .net/s "y_in", 31 0, v0x594227c9fe00_0;  alias, 1 drivers
v0x594227caad30_0 .var/s "y_out", 31 0;
L_0x594227cfe900 .extend/s 16, v0x594227ca9620_0;
L_0x594227cfe9a0 .extend/s 16, v0x594227caa9b0_0;
L_0x594227cfeaa0 .arith/mult 16, L_0x594227cfe900, L_0x594227cfe9a0;
L_0x594227cfec10 .extend/s 32, L_0x594227cfeaa0;
L_0x594227cfed30 .arith/sum 32, v0x594227c9fe00_0, L_0x594227cfec10;
S_0x594227caaf10 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227cab0c0 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227cab1a0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227caaf10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cab380 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cab3c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cab6d0_0 .net/s *"_ivl_0", 15 0, L_0x594227cfeec0;  1 drivers
v0x594227cab7d0_0 .net/s *"_ivl_2", 15 0, L_0x594227cfef60;  1 drivers
v0x594227cab8b0_0 .net/s *"_ivl_6", 31 0, L_0x594227cff1d0;  1 drivers
v0x594227cab9a0_0 .net/s "add_out", 31 0, L_0x594227cff2f0;  1 drivers
v0x594227caba80_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cabb70_0 .net "load_weight", 0 0, L_0x594227cff3e0;  1 drivers
v0x594227cabc30_0 .net/s "mult_out", 15 0, L_0x594227cff060;  1 drivers
v0x594227cabd10_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cabdb0_0 .net "valid_in", 0 0, v0x594227caa910_0;  alias, 1 drivers
v0x594227cabe50_0 .var "valid_out", 0 0;
v0x594227cabef0_0 .var/s "weight_reg", 7 0;
v0x594227cabfd0_0 .net/s "x_in", 7 0, v0x594227caab80_0;  alias, 1 drivers
v0x594227cac0c0_0 .var/s "x_out", 7 0;
v0x594227cac180_0 .net/s "y_in", 31 0, v0x594227ca1340_0;  alias, 1 drivers
v0x594227cac270_0 .var/s "y_out", 31 0;
L_0x594227cfeec0 .extend/s 16, v0x594227caab80_0;
L_0x594227cfef60 .extend/s 16, v0x594227cabef0_0;
L_0x594227cff060 .arith/mult 16, L_0x594227cfeec0, L_0x594227cfef60;
L_0x594227cff1d0 .extend/s 32, L_0x594227cff060;
L_0x594227cff2f0 .arith/sum 32, v0x594227ca1340_0, L_0x594227cff1d0;
S_0x594227cac450 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227cac600 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227cac6e0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cac450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cac8c0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cac900 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cacc10_0 .net/s *"_ivl_0", 15 0, L_0x594227cff650;  1 drivers
v0x594227cacd10_0 .net/s *"_ivl_2", 15 0, L_0x594227cff6f0;  1 drivers
v0x594227cacdf0_0 .net/s *"_ivl_6", 31 0, L_0x594227cff960;  1 drivers
v0x594227cacee0_0 .net/s "add_out", 31 0, L_0x594227cffa80;  1 drivers
v0x594227cacfc0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cad0b0_0 .net "load_weight", 0 0, L_0x594227cffb70;  1 drivers
v0x594227cad170_0 .net/s "mult_out", 15 0, L_0x594227cff7f0;  1 drivers
v0x594227cad250_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cad2f0_0 .net "valid_in", 0 0, v0x594227cabe50_0;  alias, 1 drivers
v0x594227cad390_0 .var "valid_out", 0 0;
v0x594227cad430_0 .var/s "weight_reg", 7 0;
v0x594227cad510_0 .net/s "x_in", 7 0, v0x594227cac0c0_0;  alias, 1 drivers
v0x594227cad600_0 .var/s "x_out", 7 0;
v0x594227cad6c0_0 .net/s "y_in", 31 0, v0x594227ca2880_0;  alias, 1 drivers
v0x594227cad7b0_0 .var/s "y_out", 31 0;
L_0x594227cff650 .extend/s 16, v0x594227cac0c0_0;
L_0x594227cff6f0 .extend/s 16, v0x594227cad430_0;
L_0x594227cff7f0 .arith/mult 16, L_0x594227cff650, L_0x594227cff6f0;
L_0x594227cff960 .extend/s 32, L_0x594227cff7f0;
L_0x594227cffa80 .arith/sum 32, v0x594227ca2880_0, L_0x594227cff960;
S_0x594227cad990 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227ca4180;
 .timescale -9 -12;
P_0x594227cadb40 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227cadc20 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cad990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cade00 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cade40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cae150_0 .net/s *"_ivl_0", 15 0, L_0x594227cffc10;  1 drivers
v0x594227cae250_0 .net/s *"_ivl_2", 15 0, L_0x594227cffcb0;  1 drivers
v0x594227cae330_0 .net/s *"_ivl_6", 31 0, L_0x594227cfff20;  1 drivers
v0x594227cae420_0 .net/s "add_out", 31 0, L_0x594227d00040;  1 drivers
v0x594227cae500_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cae5f0_0 .net "load_weight", 0 0, L_0x594227d00130;  1 drivers
v0x594227cae6b0_0 .net/s "mult_out", 15 0, L_0x594227cffdb0;  1 drivers
v0x594227cae790_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cae830_0 .net "valid_in", 0 0, v0x594227cad390_0;  alias, 1 drivers
v0x594227cae8d0_0 .var "valid_out", 0 0;
v0x594227cae970_0 .var/s "weight_reg", 7 0;
v0x594227caea50_0 .net/s "x_in", 7 0, v0x594227cad600_0;  alias, 1 drivers
v0x594227caeb40_0 .var/s "x_out", 7 0;
v0x594227caec00_0 .net/s "y_in", 31 0, v0x594227ca3dc0_0;  alias, 1 drivers
v0x594227caecf0_0 .var/s "y_out", 31 0;
L_0x594227cffc10 .extend/s 16, v0x594227cad600_0;
L_0x594227cffcb0 .extend/s 16, v0x594227cae970_0;
L_0x594227cffdb0 .arith/mult 16, L_0x594227cffc10, L_0x594227cffcb0;
L_0x594227cfff20 .extend/s 32, L_0x594227cffdb0;
L_0x594227d00040 .arith/sum 32, v0x594227ca3dc0_0, L_0x594227cfff20;
S_0x594227caf0b0 .scope generate, "row[5]" "row[5]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227caf260 .param/l "i" 0 10 24, +C4<0101>;
L_0x594227cfd2f0 .functor BUFZ 8, v0x594227cb9a50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227d007d0 .functor BUFZ 1, v0x594227cb97e0_0, C4<0>, C4<0>, C4<0>;
v0x594227cb9de0_0 .net *"_ivl_6", 7 0, L_0x594227cfd2f0;  1 drivers
v0x594227cb9ee0_0 .net *"_ivl_9", 0 0, L_0x594227d007d0;  1 drivers
S_0x594227caf340 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227caf540 .param/l "j" 0 10 31, +C4<00>;
S_0x594227caf620 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227caf340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227caf800 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227caf840 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cafb50_0 .net/s *"_ivl_0", 15 0, L_0x594227d00890;  1 drivers
v0x594227cafc50_0 .net/s *"_ivl_2", 15 0, L_0x594227d00930;  1 drivers
v0x594227cafd30_0 .net/s *"_ivl_6", 31 0, L_0x594227d00b40;  1 drivers
v0x594227cafe20_0 .net/s "add_out", 31 0, L_0x594227d00c60;  1 drivers
v0x594227caff00_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cafff0_0 .net "load_weight", 0 0, L_0x594227d00dc0;  1 drivers
v0x594227cb00b0_0 .net/s "mult_out", 15 0, L_0x594227d009d0;  1 drivers
v0x594227cb0190_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb0230_0 .net "valid_in", 0 0, L_0x594227d004a0;  alias, 1 drivers
v0x594227cb02f0_0 .var "valid_out", 0 0;
v0x594227cb03b0_0 .var/s "weight_reg", 7 0;
v0x594227cb0490_0 .net/s "x_in", 7 0, L_0x594227d003b0;  alias, 1 drivers
v0x594227cb0570_0 .var/s "x_out", 7 0;
v0x594227cb0650_0 .net/s "y_in", 31 0, v0x594227ca5800_0;  alias, 1 drivers
v0x594227cb0710_0 .var/s "y_out", 31 0;
L_0x594227d00890 .extend/s 16, L_0x594227d003b0;
L_0x594227d00930 .extend/s 16, v0x594227cb03b0_0;
L_0x594227d009d0 .arith/mult 16, L_0x594227d00890, L_0x594227d00930;
L_0x594227d00b40 .extend/s 32, L_0x594227d009d0;
L_0x594227d00c60 .arith/sum 32, v0x594227ca5800_0, L_0x594227d00b40;
S_0x594227cb08f0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb0ac0 .param/l "j" 0 10 31, +C4<01>;
S_0x594227cb0b80 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb08f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb0d60 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb0da0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb10b0_0 .net/s *"_ivl_0", 15 0, L_0x594227d00e60;  1 drivers
v0x594227cb11b0_0 .net/s *"_ivl_2", 15 0, L_0x594227d00f00;  1 drivers
v0x594227cb1290_0 .net/s *"_ivl_6", 31 0, L_0x594227d01170;  1 drivers
v0x594227cb1380_0 .net/s "add_out", 31 0, L_0x594227d01290;  1 drivers
v0x594227cb1460_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb1550_0 .net "load_weight", 0 0, L_0x594227d01380;  1 drivers
v0x594227cb1610_0 .net/s "mult_out", 15 0, L_0x594227d01000;  1 drivers
v0x594227cb16f0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb1790_0 .net "valid_in", 0 0, v0x594227cb02f0_0;  alias, 1 drivers
v0x594227cb1830_0 .var "valid_out", 0 0;
v0x594227cb18d0_0 .var/s "weight_reg", 7 0;
v0x594227cb19b0_0 .net/s "x_in", 7 0, v0x594227cb0570_0;  alias, 1 drivers
v0x594227cb1aa0_0 .var/s "x_out", 7 0;
v0x594227cb1b60_0 .net/s "y_in", 31 0, v0x594227ca6d40_0;  alias, 1 drivers
v0x594227cb1c50_0 .var/s "y_out", 31 0;
L_0x594227d00e60 .extend/s 16, v0x594227cb0570_0;
L_0x594227d00f00 .extend/s 16, v0x594227cb18d0_0;
L_0x594227d01000 .arith/mult 16, L_0x594227d00e60, L_0x594227d00f00;
L_0x594227d01170 .extend/s 32, L_0x594227d01000;
L_0x594227d01290 .arith/sum 32, v0x594227ca6d40_0, L_0x594227d01170;
S_0x594227cb1e30 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb2010 .param/l "j" 0 10 31, +C4<010>;
S_0x594227cb20d0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb22b0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb22f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb2600_0 .net/s *"_ivl_0", 15 0, L_0x594227d01620;  1 drivers
v0x594227cb2700_0 .net/s *"_ivl_2", 15 0, L_0x594227d016c0;  1 drivers
v0x594227cb27e0_0 .net/s *"_ivl_6", 31 0, L_0x594227d01930;  1 drivers
v0x594227cb28d0_0 .net/s "add_out", 31 0, L_0x594227d01a50;  1 drivers
v0x594227cb29b0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb2aa0_0 .net "load_weight", 0 0, L_0x594227d01b40;  1 drivers
v0x594227cb2b60_0 .net/s "mult_out", 15 0, L_0x594227d017c0;  1 drivers
v0x594227cb2c40_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb2ce0_0 .net "valid_in", 0 0, v0x594227cb1830_0;  alias, 1 drivers
v0x594227cb2d80_0 .var "valid_out", 0 0;
v0x594227cb2e20_0 .var/s "weight_reg", 7 0;
v0x594227cb2f00_0 .net/s "x_in", 7 0, v0x594227cb1aa0_0;  alias, 1 drivers
v0x594227cb2ff0_0 .var/s "x_out", 7 0;
v0x594227cb30b0_0 .net/s "y_in", 31 0, v0x594227ca8290_0;  alias, 1 drivers
v0x594227cb31a0_0 .var/s "y_out", 31 0;
L_0x594227d01620 .extend/s 16, v0x594227cb1aa0_0;
L_0x594227d016c0 .extend/s 16, v0x594227cb2e20_0;
L_0x594227d017c0 .arith/mult 16, L_0x594227d01620, L_0x594227d016c0;
L_0x594227d01930 .extend/s 32, L_0x594227d017c0;
L_0x594227d01a50 .arith/sum 32, v0x594227ca8290_0, L_0x594227d01930;
S_0x594227cb3380 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb3530 .param/l "j" 0 10 31, +C4<011>;
S_0x594227cb3610 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb3380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb37f0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb3830 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb3b40_0 .net/s *"_ivl_0", 15 0, L_0x594227d01be0;  1 drivers
v0x594227cb3c40_0 .net/s *"_ivl_2", 15 0, L_0x594227d01c80;  1 drivers
v0x594227cb3d20_0 .net/s *"_ivl_6", 31 0, L_0x594227d01ef0;  1 drivers
v0x594227cb3e10_0 .net/s "add_out", 31 0, L_0x594227d02010;  1 drivers
v0x594227cb3ef0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb3fe0_0 .net "load_weight", 0 0, L_0x594227d02100;  1 drivers
v0x594227cb40a0_0 .net/s "mult_out", 15 0, L_0x594227d01d80;  1 drivers
v0x594227cb4180_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb4220_0 .net "valid_in", 0 0, v0x594227cb2d80_0;  alias, 1 drivers
v0x594227cb42c0_0 .var "valid_out", 0 0;
v0x594227cb4360_0 .var/s "weight_reg", 7 0;
v0x594227cb4440_0 .net/s "x_in", 7 0, v0x594227cb2ff0_0;  alias, 1 drivers
v0x594227cb4530_0 .var/s "x_out", 7 0;
v0x594227cb45f0_0 .net/s "y_in", 31 0, v0x594227ca97d0_0;  alias, 1 drivers
v0x594227cb46e0_0 .var/s "y_out", 31 0;
L_0x594227d01be0 .extend/s 16, v0x594227cb2ff0_0;
L_0x594227d01c80 .extend/s 16, v0x594227cb4360_0;
L_0x594227d01d80 .arith/mult 16, L_0x594227d01be0, L_0x594227d01c80;
L_0x594227d01ef0 .extend/s 32, L_0x594227d01d80;
L_0x594227d02010 .arith/sum 32, v0x594227ca97d0_0, L_0x594227d01ef0;
S_0x594227cb48c0 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb4ac0 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227cb4ba0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb48c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb4d80 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb4dc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb50a0_0 .net/s *"_ivl_0", 15 0, L_0x594227d023b0;  1 drivers
v0x594227cb51a0_0 .net/s *"_ivl_2", 15 0, L_0x594227d02450;  1 drivers
v0x594227cb5280_0 .net/s *"_ivl_6", 31 0, L_0x594227d026c0;  1 drivers
v0x594227cb5370_0 .net/s "add_out", 31 0, L_0x594227d027e0;  1 drivers
v0x594227cb5450_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb5540_0 .net "load_weight", 0 0, L_0x594227d028d0;  1 drivers
v0x594227cb5600_0 .net/s "mult_out", 15 0, L_0x594227d02550;  1 drivers
v0x594227cb56e0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb5780_0 .net "valid_in", 0 0, v0x594227cb42c0_0;  alias, 1 drivers
v0x594227cb5820_0 .var "valid_out", 0 0;
v0x594227cb58c0_0 .var/s "weight_reg", 7 0;
v0x594227cb59a0_0 .net/s "x_in", 7 0, v0x594227cb4530_0;  alias, 1 drivers
v0x594227cb5a90_0 .var/s "x_out", 7 0;
v0x594227cb5b50_0 .net/s "y_in", 31 0, v0x594227caad30_0;  alias, 1 drivers
v0x594227cb5c40_0 .var/s "y_out", 31 0;
L_0x594227d023b0 .extend/s 16, v0x594227cb4530_0;
L_0x594227d02450 .extend/s 16, v0x594227cb58c0_0;
L_0x594227d02550 .arith/mult 16, L_0x594227d023b0, L_0x594227d02450;
L_0x594227d026c0 .extend/s 32, L_0x594227d02550;
L_0x594227d027e0 .arith/sum 32, v0x594227caad30_0, L_0x594227d026c0;
S_0x594227cb5e20 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb5fd0 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227cb60b0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb5e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb6290 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb62d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb65e0_0 .net/s *"_ivl_0", 15 0, L_0x594227d02970;  1 drivers
v0x594227cb66e0_0 .net/s *"_ivl_2", 15 0, L_0x594227d02a10;  1 drivers
v0x594227cb67c0_0 .net/s *"_ivl_6", 31 0, L_0x594227d02c80;  1 drivers
v0x594227cb68b0_0 .net/s "add_out", 31 0, L_0x594227d02da0;  1 drivers
v0x594227cb6990_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb6a80_0 .net "load_weight", 0 0, L_0x594227d02e90;  1 drivers
v0x594227cb6b40_0 .net/s "mult_out", 15 0, L_0x594227d02b10;  1 drivers
v0x594227cb6c20_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb6cc0_0 .net "valid_in", 0 0, v0x594227cb5820_0;  alias, 1 drivers
v0x594227cb6d60_0 .var "valid_out", 0 0;
v0x594227cb6e00_0 .var/s "weight_reg", 7 0;
v0x594227cb6ee0_0 .net/s "x_in", 7 0, v0x594227cb5a90_0;  alias, 1 drivers
v0x594227cb6fd0_0 .var/s "x_out", 7 0;
v0x594227cb7090_0 .net/s "y_in", 31 0, v0x594227cac270_0;  alias, 1 drivers
v0x594227cb7180_0 .var/s "y_out", 31 0;
L_0x594227d02970 .extend/s 16, v0x594227cb5a90_0;
L_0x594227d02a10 .extend/s 16, v0x594227cb6e00_0;
L_0x594227d02b10 .arith/mult 16, L_0x594227d02970, L_0x594227d02a10;
L_0x594227d02c80 .extend/s 32, L_0x594227d02b10;
L_0x594227d02da0 .arith/sum 32, v0x594227cac270_0, L_0x594227d02c80;
S_0x594227cb7360 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb7510 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227cb75f0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb7360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb77d0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb7810 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb7b20_0 .net/s *"_ivl_0", 15 0, L_0x594227d03150;  1 drivers
v0x594227cb7c20_0 .net/s *"_ivl_2", 15 0, L_0x594227d031f0;  1 drivers
v0x594227cb7d00_0 .net/s *"_ivl_6", 31 0, L_0x594227d03460;  1 drivers
v0x594227cb7df0_0 .net/s "add_out", 31 0, L_0x594227d03580;  1 drivers
v0x594227cb7ed0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb7fc0_0 .net "load_weight", 0 0, L_0x594227d03670;  1 drivers
v0x594227cb8080_0 .net/s "mult_out", 15 0, L_0x594227d032f0;  1 drivers
v0x594227cb8160_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb8200_0 .net "valid_in", 0 0, v0x594227cb6d60_0;  alias, 1 drivers
v0x594227cb82a0_0 .var "valid_out", 0 0;
v0x594227cb8340_0 .var/s "weight_reg", 7 0;
v0x594227cb8420_0 .net/s "x_in", 7 0, v0x594227cb6fd0_0;  alias, 1 drivers
v0x594227cb8510_0 .var/s "x_out", 7 0;
v0x594227cb85d0_0 .net/s "y_in", 31 0, v0x594227cad7b0_0;  alias, 1 drivers
v0x594227cb86c0_0 .var/s "y_out", 31 0;
L_0x594227d03150 .extend/s 16, v0x594227cb6fd0_0;
L_0x594227d031f0 .extend/s 16, v0x594227cb8340_0;
L_0x594227d032f0 .arith/mult 16, L_0x594227d03150, L_0x594227d031f0;
L_0x594227d03460 .extend/s 32, L_0x594227d032f0;
L_0x594227d03580 .arith/sum 32, v0x594227cad7b0_0, L_0x594227d03460;
S_0x594227cb88a0 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227caf0b0;
 .timescale -9 -12;
P_0x594227cb8a50 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227cb8b30 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cb88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cb8d10 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cb8d50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cb9060_0 .net/s *"_ivl_0", 15 0, L_0x594227d03710;  1 drivers
v0x594227cb9160_0 .net/s *"_ivl_2", 15 0, L_0x594227d037b0;  1 drivers
v0x594227cb9240_0 .net/s *"_ivl_6", 31 0, L_0x594227d03a20;  1 drivers
v0x594227cb9330_0 .net/s "add_out", 31 0, L_0x594227d03b40;  1 drivers
v0x594227cb9410_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cb9500_0 .net "load_weight", 0 0, L_0x594227d03c30;  1 drivers
v0x594227cb95c0_0 .net/s "mult_out", 15 0, L_0x594227d038b0;  1 drivers
v0x594227cb96a0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cb9740_0 .net "valid_in", 0 0, v0x594227cb82a0_0;  alias, 1 drivers
v0x594227cb97e0_0 .var "valid_out", 0 0;
v0x594227cb9880_0 .var/s "weight_reg", 7 0;
v0x594227cb9960_0 .net/s "x_in", 7 0, v0x594227cb8510_0;  alias, 1 drivers
v0x594227cb9a50_0 .var/s "x_out", 7 0;
v0x594227cb9b10_0 .net/s "y_in", 31 0, v0x594227caecf0_0;  alias, 1 drivers
v0x594227cb9c00_0 .var/s "y_out", 31 0;
L_0x594227d03710 .extend/s 16, v0x594227cb8510_0;
L_0x594227d037b0 .extend/s 16, v0x594227cb9880_0;
L_0x594227d038b0 .arith/mult 16, L_0x594227d03710, L_0x594227d037b0;
L_0x594227d03a20 .extend/s 32, L_0x594227d038b0;
L_0x594227d03b40 .arith/sum 32, v0x594227caecf0_0, L_0x594227d03a20;
S_0x594227cb9fc0 .scope generate, "row[6]" "row[6]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227cba170 .param/l "i" 0 10 24, +C4<0110>;
L_0x594227d00d00 .functor BUFZ 8, v0x594227cc4960_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227d04370 .functor BUFZ 1, v0x594227cc46f0_0, C4<0>, C4<0>, C4<0>;
v0x594227cc4cf0_0 .net *"_ivl_6", 7 0, L_0x594227d00d00;  1 drivers
v0x594227cc4df0_0 .net *"_ivl_9", 0 0, L_0x594227d04370;  1 drivers
S_0x594227cba250 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cba450 .param/l "j" 0 10 31, +C4<00>;
S_0x594227cba530 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cba250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cba710 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cba750 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cbaa60_0 .net/s *"_ivl_0", 15 0, L_0x594227d04430;  1 drivers
v0x594227cbab60_0 .net/s *"_ivl_2", 15 0, L_0x594227d044d0;  1 drivers
v0x594227cbac40_0 .net/s *"_ivl_6", 31 0, L_0x594227d046e0;  1 drivers
v0x594227cbad30_0 .net/s "add_out", 31 0, L_0x594227d04800;  1 drivers
v0x594227cbae10_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cbaf00_0 .net "load_weight", 0 0, L_0x594227d04960;  1 drivers
v0x594227cbafc0_0 .net/s "mult_out", 15 0, L_0x594227d04570;  1 drivers
v0x594227cbb0a0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cbb140_0 .net "valid_in", 0 0, L_0x594227d03ff0;  alias, 1 drivers
v0x594227cbb200_0 .var "valid_out", 0 0;
v0x594227cbb2c0_0 .var/s "weight_reg", 7 0;
v0x594227cbb3a0_0 .net/s "x_in", 7 0, L_0x594227d03f00;  alias, 1 drivers
v0x594227cbb480_0 .var/s "x_out", 7 0;
v0x594227cbb560_0 .net/s "y_in", 31 0, v0x594227cb0710_0;  alias, 1 drivers
v0x594227cbb620_0 .var/s "y_out", 31 0;
L_0x594227d04430 .extend/s 16, L_0x594227d03f00;
L_0x594227d044d0 .extend/s 16, v0x594227cbb2c0_0;
L_0x594227d04570 .arith/mult 16, L_0x594227d04430, L_0x594227d044d0;
L_0x594227d046e0 .extend/s 32, L_0x594227d04570;
L_0x594227d04800 .arith/sum 32, v0x594227cb0710_0, L_0x594227d046e0;
S_0x594227cbb800 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cbb9d0 .param/l "j" 0 10 31, +C4<01>;
S_0x594227cbba90 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cbb800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cbbc70 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cbbcb0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cbbfc0_0 .net/s *"_ivl_0", 15 0, L_0x594227d04a00;  1 drivers
v0x594227cbc0c0_0 .net/s *"_ivl_2", 15 0, L_0x594227d04aa0;  1 drivers
v0x594227cbc1a0_0 .net/s *"_ivl_6", 31 0, L_0x594227d04d10;  1 drivers
v0x594227cbc290_0 .net/s "add_out", 31 0, L_0x594227d04e30;  1 drivers
v0x594227cbc370_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cbc460_0 .net "load_weight", 0 0, L_0x594227d04f20;  1 drivers
v0x594227cbc520_0 .net/s "mult_out", 15 0, L_0x594227d04ba0;  1 drivers
v0x594227cbc600_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cbc6a0_0 .net "valid_in", 0 0, v0x594227cbb200_0;  alias, 1 drivers
v0x594227cbc740_0 .var "valid_out", 0 0;
v0x594227cbc7e0_0 .var/s "weight_reg", 7 0;
v0x594227cbc8c0_0 .net/s "x_in", 7 0, v0x594227cbb480_0;  alias, 1 drivers
v0x594227cbc9b0_0 .var/s "x_out", 7 0;
v0x594227cbca70_0 .net/s "y_in", 31 0, v0x594227cb1c50_0;  alias, 1 drivers
v0x594227cbcb60_0 .var/s "y_out", 31 0;
L_0x594227d04a00 .extend/s 16, v0x594227cbb480_0;
L_0x594227d04aa0 .extend/s 16, v0x594227cbc7e0_0;
L_0x594227d04ba0 .arith/mult 16, L_0x594227d04a00, L_0x594227d04aa0;
L_0x594227d04d10 .extend/s 32, L_0x594227d04ba0;
L_0x594227d04e30 .arith/sum 32, v0x594227cb1c50_0, L_0x594227d04d10;
S_0x594227cbcd40 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cbcf20 .param/l "j" 0 10 31, +C4<010>;
S_0x594227cbcfe0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cbcd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cbd1c0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cbd200 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cbd510_0 .net/s *"_ivl_0", 15 0, L_0x594227d05210;  1 drivers
v0x594227cbd610_0 .net/s *"_ivl_2", 15 0, L_0x594227d052b0;  1 drivers
v0x594227cbd6f0_0 .net/s *"_ivl_6", 31 0, L_0x594227d05520;  1 drivers
v0x594227cbd7e0_0 .net/s "add_out", 31 0, L_0x594227d05640;  1 drivers
v0x594227cbd8c0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cbd9b0_0 .net "load_weight", 0 0, L_0x594227d05730;  1 drivers
v0x594227cbda70_0 .net/s "mult_out", 15 0, L_0x594227d053b0;  1 drivers
v0x594227cbdb50_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cbdbf0_0 .net "valid_in", 0 0, v0x594227cbc740_0;  alias, 1 drivers
v0x594227cbdc90_0 .var "valid_out", 0 0;
v0x594227cbdd30_0 .var/s "weight_reg", 7 0;
v0x594227cbde10_0 .net/s "x_in", 7 0, v0x594227cbc9b0_0;  alias, 1 drivers
v0x594227cbdf00_0 .var/s "x_out", 7 0;
v0x594227cbdfc0_0 .net/s "y_in", 31 0, v0x594227cb31a0_0;  alias, 1 drivers
v0x594227cbe0b0_0 .var/s "y_out", 31 0;
L_0x594227d05210 .extend/s 16, v0x594227cbc9b0_0;
L_0x594227d052b0 .extend/s 16, v0x594227cbdd30_0;
L_0x594227d053b0 .arith/mult 16, L_0x594227d05210, L_0x594227d052b0;
L_0x594227d05520 .extend/s 32, L_0x594227d053b0;
L_0x594227d05640 .arith/sum 32, v0x594227cb31a0_0, L_0x594227d05520;
S_0x594227cbe290 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cbe440 .param/l "j" 0 10 31, +C4<011>;
S_0x594227cbe520 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cbe290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cbe700 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cbe740 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cbea50_0 .net/s *"_ivl_0", 15 0, L_0x594227d057d0;  1 drivers
v0x594227cbeb50_0 .net/s *"_ivl_2", 15 0, L_0x594227d05870;  1 drivers
v0x594227cbec30_0 .net/s *"_ivl_6", 31 0, L_0x594227d05ae0;  1 drivers
v0x594227cbed20_0 .net/s "add_out", 31 0, L_0x594227d05c00;  1 drivers
v0x594227cbee00_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cbeef0_0 .net "load_weight", 0 0, L_0x594227d05cf0;  1 drivers
v0x594227cbefb0_0 .net/s "mult_out", 15 0, L_0x594227d05970;  1 drivers
v0x594227cbf090_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cbf130_0 .net "valid_in", 0 0, v0x594227cbdc90_0;  alias, 1 drivers
v0x594227cbf1d0_0 .var "valid_out", 0 0;
v0x594227cbf270_0 .var/s "weight_reg", 7 0;
v0x594227cbf350_0 .net/s "x_in", 7 0, v0x594227cbdf00_0;  alias, 1 drivers
v0x594227cbf440_0 .var/s "x_out", 7 0;
v0x594227cbf500_0 .net/s "y_in", 31 0, v0x594227cb46e0_0;  alias, 1 drivers
v0x594227cbf5f0_0 .var/s "y_out", 31 0;
L_0x594227d057d0 .extend/s 16, v0x594227cbdf00_0;
L_0x594227d05870 .extend/s 16, v0x594227cbf270_0;
L_0x594227d05970 .arith/mult 16, L_0x594227d057d0, L_0x594227d05870;
L_0x594227d05ae0 .extend/s 32, L_0x594227d05970;
L_0x594227d05c00 .arith/sum 32, v0x594227cb46e0_0, L_0x594227d05ae0;
S_0x594227cbf7d0 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cbf9d0 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227cbfab0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cbf7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cbfc90 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cbfcd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cbffb0_0 .net/s *"_ivl_0", 15 0, L_0x594227d05ff0;  1 drivers
v0x594227cc00b0_0 .net/s *"_ivl_2", 15 0, L_0x594227d06090;  1 drivers
v0x594227cc0190_0 .net/s *"_ivl_6", 31 0, L_0x594227d06300;  1 drivers
v0x594227cc0280_0 .net/s "add_out", 31 0, L_0x594227d06420;  1 drivers
v0x594227cc0360_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cc0450_0 .net "load_weight", 0 0, L_0x594227d06510;  1 drivers
v0x594227cc0510_0 .net/s "mult_out", 15 0, L_0x594227d06190;  1 drivers
v0x594227cc05f0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cc0690_0 .net "valid_in", 0 0, v0x594227cbf1d0_0;  alias, 1 drivers
v0x594227cc0730_0 .var "valid_out", 0 0;
v0x594227cc07d0_0 .var/s "weight_reg", 7 0;
v0x594227cc08b0_0 .net/s "x_in", 7 0, v0x594227cbf440_0;  alias, 1 drivers
v0x594227cc09a0_0 .var/s "x_out", 7 0;
v0x594227cc0a60_0 .net/s "y_in", 31 0, v0x594227cb5c40_0;  alias, 1 drivers
v0x594227cc0b50_0 .var/s "y_out", 31 0;
L_0x594227d05ff0 .extend/s 16, v0x594227cbf440_0;
L_0x594227d06090 .extend/s 16, v0x594227cc07d0_0;
L_0x594227d06190 .arith/mult 16, L_0x594227d05ff0, L_0x594227d06090;
L_0x594227d06300 .extend/s 32, L_0x594227d06190;
L_0x594227d06420 .arith/sum 32, v0x594227cb5c40_0, L_0x594227d06300;
S_0x594227cc0d30 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cc0ee0 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227cc0fc0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cc0d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cc11a0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cc11e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cc14f0_0 .net/s *"_ivl_0", 15 0, L_0x594227d065b0;  1 drivers
v0x594227cc15f0_0 .net/s *"_ivl_2", 15 0, L_0x594227d06650;  1 drivers
v0x594227cc16d0_0 .net/s *"_ivl_6", 31 0, L_0x594227d068c0;  1 drivers
v0x594227cc17c0_0 .net/s "add_out", 31 0, L_0x594227d069e0;  1 drivers
v0x594227cc18a0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cc1990_0 .net "load_weight", 0 0, L_0x594227d06ad0;  1 drivers
v0x594227cc1a50_0 .net/s "mult_out", 15 0, L_0x594227d06750;  1 drivers
v0x594227cc1b30_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cc1bd0_0 .net "valid_in", 0 0, v0x594227cc0730_0;  alias, 1 drivers
v0x594227cc1c70_0 .var "valid_out", 0 0;
v0x594227cc1d10_0 .var/s "weight_reg", 7 0;
v0x594227cc1df0_0 .net/s "x_in", 7 0, v0x594227cc09a0_0;  alias, 1 drivers
v0x594227cc1ee0_0 .var/s "x_out", 7 0;
v0x594227cc1fa0_0 .net/s "y_in", 31 0, v0x594227cb7180_0;  alias, 1 drivers
v0x594227cc2090_0 .var/s "y_out", 31 0;
L_0x594227d065b0 .extend/s 16, v0x594227cc09a0_0;
L_0x594227d06650 .extend/s 16, v0x594227cc1d10_0;
L_0x594227d06750 .arith/mult 16, L_0x594227d065b0, L_0x594227d06650;
L_0x594227d068c0 .extend/s 32, L_0x594227d06750;
L_0x594227d069e0 .arith/sum 32, v0x594227cb7180_0, L_0x594227d068c0;
S_0x594227cc2270 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cc2420 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227cc2500 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cc2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cc26e0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cc2720 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cc2a30_0 .net/s *"_ivl_0", 15 0, L_0x594227d06de0;  1 drivers
v0x594227cc2b30_0 .net/s *"_ivl_2", 15 0, L_0x594227d06e80;  1 drivers
v0x594227cc2c10_0 .net/s *"_ivl_6", 31 0, L_0x594227d070f0;  1 drivers
v0x594227cc2d00_0 .net/s "add_out", 31 0, L_0x594227d07210;  1 drivers
v0x594227cc2de0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cc2ed0_0 .net "load_weight", 0 0, L_0x594227d07300;  1 drivers
v0x594227cc2f90_0 .net/s "mult_out", 15 0, L_0x594227d06f80;  1 drivers
v0x594227cc3070_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cc3110_0 .net "valid_in", 0 0, v0x594227cc1c70_0;  alias, 1 drivers
v0x594227cc31b0_0 .var "valid_out", 0 0;
v0x594227cc3250_0 .var/s "weight_reg", 7 0;
v0x594227cc3330_0 .net/s "x_in", 7 0, v0x594227cc1ee0_0;  alias, 1 drivers
v0x594227cc3420_0 .var/s "x_out", 7 0;
v0x594227cc34e0_0 .net/s "y_in", 31 0, v0x594227cb86c0_0;  alias, 1 drivers
v0x594227cc35d0_0 .var/s "y_out", 31 0;
L_0x594227d06de0 .extend/s 16, v0x594227cc1ee0_0;
L_0x594227d06e80 .extend/s 16, v0x594227cc3250_0;
L_0x594227d06f80 .arith/mult 16, L_0x594227d06de0, L_0x594227d06e80;
L_0x594227d070f0 .extend/s 32, L_0x594227d06f80;
L_0x594227d07210 .arith/sum 32, v0x594227cb86c0_0, L_0x594227d070f0;
S_0x594227cc37b0 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227cb9fc0;
 .timescale -9 -12;
P_0x594227cc3960 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227cc3a40 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cc37b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cc3c20 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cc3c60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cc3f70_0 .net/s *"_ivl_0", 15 0, L_0x594227d073a0;  1 drivers
v0x594227cc4070_0 .net/s *"_ivl_2", 15 0, L_0x594227d07440;  1 drivers
v0x594227cc4150_0 .net/s *"_ivl_6", 31 0, L_0x594227d076b0;  1 drivers
v0x594227cc4240_0 .net/s "add_out", 31 0, L_0x594227d077d0;  1 drivers
v0x594227cc4320_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cc4410_0 .net "load_weight", 0 0, L_0x594227d078c0;  1 drivers
v0x594227cc44d0_0 .net/s "mult_out", 15 0, L_0x594227d07540;  1 drivers
v0x594227cc45b0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cc4650_0 .net "valid_in", 0 0, v0x594227cc31b0_0;  alias, 1 drivers
v0x594227cc46f0_0 .var "valid_out", 0 0;
v0x594227cc4790_0 .var/s "weight_reg", 7 0;
v0x594227cc4870_0 .net/s "x_in", 7 0, v0x594227cc3420_0;  alias, 1 drivers
v0x594227cc4960_0 .var/s "x_out", 7 0;
v0x594227cc4a20_0 .net/s "y_in", 31 0, v0x594227cb9c00_0;  alias, 1 drivers
v0x594227cc4b10_0 .var/s "y_out", 31 0;
L_0x594227d073a0 .extend/s 16, v0x594227cc3420_0;
L_0x594227d07440 .extend/s 16, v0x594227cc4790_0;
L_0x594227d07540 .arith/mult 16, L_0x594227d073a0, L_0x594227d07440;
L_0x594227d076b0 .extend/s 32, L_0x594227d07540;
L_0x594227d077d0 .arith/sum 32, v0x594227cb9c00_0, L_0x594227d076b0;
S_0x594227cc4ed0 .scope generate, "row[7]" "row[7]" 10 24, 10 24 0, S_0x594227c6f540;
 .timescale -9 -12;
P_0x594227cc5080 .param/l "i" 0 10 24, +C4<0111>;
L_0x594227d048a0 .functor BUFZ 8, v0x594227cd1f90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x594227d089d0 .functor BUFZ 1, v0x594227cd1d20_0, C4<0>, C4<0>, C4<0>;
v0x594227cd2320_0 .net *"_ivl_6", 7 0, L_0x594227d048a0;  1 drivers
v0x594227cd2420_0 .net *"_ivl_9", 0 0, L_0x594227d089d0;  1 drivers
S_0x594227cc5160 .scope generate, "col[0]" "col[0]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227cc5360 .param/l "j" 0 10 31, +C4<00>;
S_0x594227cc5440 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227cc5160;
 .timescale -9 -12;
L_0x594227d08ef0 .functor BUFZ 32, v0x594227cc6810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227cc5620_0 .net *"_ivl_2", 31 0, L_0x594227d08ef0;  1 drivers
S_0x594227cc5720 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cc5160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cc5920 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cc5960 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cc5c70_0 .net/s *"_ivl_0", 15 0, L_0x594227d08ae0;  1 drivers
v0x594227cc5d50_0 .net/s *"_ivl_2", 15 0, L_0x594227d08b80;  1 drivers
v0x594227cc5e30_0 .net/s *"_ivl_6", 31 0, L_0x594227d08d60;  1 drivers
v0x594227cc5f20_0 .net/s "add_out", 31 0, L_0x594227d08e50;  1 drivers
v0x594227cc6000_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cc60f0_0 .net "load_weight", 0 0, L_0x594227d08fb0;  1 drivers
v0x594227cc61b0_0 .net/s "mult_out", 15 0, L_0x594227d08c20;  1 drivers
v0x594227cc6290_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cc6330_0 .net "valid_in", 0 0, L_0x594227d07cd0;  alias, 1 drivers
v0x594227cc63f0_0 .var "valid_out", 0 0;
v0x594227cc64b0_0 .var/s "weight_reg", 7 0;
v0x594227cc6590_0 .net/s "x_in", 7 0, L_0x594227d07be0;  alias, 1 drivers
v0x594227cc6670_0 .var/s "x_out", 7 0;
v0x594227cc6750_0 .net/s "y_in", 31 0, v0x594227cbb620_0;  alias, 1 drivers
v0x594227cc6810_0 .var/s "y_out", 31 0;
L_0x594227d08ae0 .extend/s 16, L_0x594227d07be0;
L_0x594227d08b80 .extend/s 16, v0x594227cc64b0_0;
L_0x594227d08c20 .arith/mult 16, L_0x594227d08ae0, L_0x594227d08b80;
L_0x594227d08d60 .extend/s 32, L_0x594227d08c20;
L_0x594227d08e50 .arith/sum 32, v0x594227cbb620_0, L_0x594227d08d60;
S_0x594227cc69f0 .scope generate, "col[1]" "col[1]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227cc6bc0 .param/l "j" 0 10 31, +C4<01>;
S_0x594227cc6c80 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227cc69f0;
 .timescale -9 -12;
L_0x594227d094b0 .functor BUFZ 32, v0x594227cc9050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227cc6e60_0 .net *"_ivl_2", 31 0, L_0x594227d094b0;  1 drivers
S_0x594227cc6f60 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cc69f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cc7160 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cc71a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cc74b0_0 .net/s *"_ivl_0", 15 0, L_0x594227d090a0;  1 drivers
v0x594227cc7590_0 .net/s *"_ivl_2", 15 0, L_0x594227d09140;  1 drivers
v0x594227cc7670_0 .net/s *"_ivl_6", 31 0, L_0x594227d09320;  1 drivers
v0x594227cc7760_0 .net/s "add_out", 31 0, L_0x594227d09410;  1 drivers
v0x594227cc7840_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cc8140_0 .net "load_weight", 0 0, L_0x594227d09570;  1 drivers
v0x594227cc8200_0 .net/s "mult_out", 15 0, L_0x594227d091e0;  1 drivers
v0x594227cc82e0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cc8b90_0 .net "valid_in", 0 0, v0x594227cc63f0_0;  alias, 1 drivers
v0x594227cc8c30_0 .var "valid_out", 0 0;
v0x594227cc8cd0_0 .var/s "weight_reg", 7 0;
v0x594227cc8db0_0 .net/s "x_in", 7 0, v0x594227cc6670_0;  alias, 1 drivers
v0x594227cc8ea0_0 .var/s "x_out", 7 0;
v0x594227cc8f60_0 .net/s "y_in", 31 0, v0x594227cbcb60_0;  alias, 1 drivers
v0x594227cc9050_0 .var/s "y_out", 31 0;
L_0x594227d090a0 .extend/s 16, v0x594227cc6670_0;
L_0x594227d09140 .extend/s 16, v0x594227cc8cd0_0;
L_0x594227d091e0 .arith/mult 16, L_0x594227d090a0, L_0x594227d09140;
L_0x594227d09320 .extend/s 32, L_0x594227d091e0;
L_0x594227d09410 .arith/sum 32, v0x594227cbcb60_0, L_0x594227d09320;
S_0x594227cc9230 .scope generate, "col[2]" "col[2]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227cc9410 .param/l "j" 0 10 31, +C4<010>;
S_0x594227cc94d0 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227cc9230;
 .timescale -9 -12;
L_0x594227d09d20 .functor BUFZ 32, v0x594227cca880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227cc96b0_0 .net *"_ivl_2", 31 0, L_0x594227d09d20;  1 drivers
S_0x594227cc97b0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cc9230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cc99b0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cc99f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cc9d00_0 .net/s *"_ivl_0", 15 0, L_0x594227d09910;  1 drivers
v0x594227cc9de0_0 .net/s *"_ivl_2", 15 0, L_0x594227d099b0;  1 drivers
v0x594227cc9ec0_0 .net/s *"_ivl_6", 31 0, L_0x594227d09b90;  1 drivers
v0x594227cc9fb0_0 .net/s "add_out", 31 0, L_0x594227d09c80;  1 drivers
v0x594227cca090_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cca180_0 .net "load_weight", 0 0, L_0x594227d09de0;  1 drivers
v0x594227cca240_0 .net/s "mult_out", 15 0, L_0x594227d09a50;  1 drivers
v0x594227cca320_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cca3c0_0 .net "valid_in", 0 0, v0x594227cc8c30_0;  alias, 1 drivers
v0x594227cca460_0 .var "valid_out", 0 0;
v0x594227cca500_0 .var/s "weight_reg", 7 0;
v0x594227cca5e0_0 .net/s "x_in", 7 0, v0x594227cc8ea0_0;  alias, 1 drivers
v0x594227cca6d0_0 .var/s "x_out", 7 0;
v0x594227cca790_0 .net/s "y_in", 31 0, v0x594227cbe0b0_0;  alias, 1 drivers
v0x594227cca880_0 .var/s "y_out", 31 0;
L_0x594227d09910 .extend/s 16, v0x594227cc8ea0_0;
L_0x594227d099b0 .extend/s 16, v0x594227cca500_0;
L_0x594227d09a50 .arith/mult 16, L_0x594227d09910, L_0x594227d099b0;
L_0x594227d09b90 .extend/s 32, L_0x594227d09a50;
L_0x594227d09c80 .arith/sum 32, v0x594227cbe0b0_0, L_0x594227d09b90;
S_0x594227ccaa60 .scope generate, "col[3]" "col[3]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227ccac10 .param/l "j" 0 10 31, +C4<011>;
S_0x594227ccacf0 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227ccaa60;
 .timescale -9 -12;
L_0x594227d0a310 .functor BUFZ 32, v0x594227ccc0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227ccaed0_0 .net *"_ivl_2", 31 0, L_0x594227d0a310;  1 drivers
S_0x594227ccafd0 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ccaa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ccb1d0 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ccb210 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ccb520_0 .net/s *"_ivl_0", 15 0, L_0x594227d09ed0;  1 drivers
v0x594227ccb600_0 .net/s *"_ivl_2", 15 0, L_0x594227d09f70;  1 drivers
v0x594227ccb6e0_0 .net/s *"_ivl_6", 31 0, L_0x594227d0a150;  1 drivers
v0x594227ccb7d0_0 .net/s "add_out", 31 0, L_0x594227d0a270;  1 drivers
v0x594227ccb8b0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ccb9a0_0 .net "load_weight", 0 0, L_0x594227d0a3d0;  1 drivers
v0x594227ccba60_0 .net/s "mult_out", 15 0, L_0x594227d0a010;  1 drivers
v0x594227ccbb40_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ccbbe0_0 .net "valid_in", 0 0, v0x594227cca460_0;  alias, 1 drivers
v0x594227ccbc80_0 .var "valid_out", 0 0;
v0x594227ccbd20_0 .var/s "weight_reg", 7 0;
v0x594227ccbe00_0 .net/s "x_in", 7 0, v0x594227cca6d0_0;  alias, 1 drivers
v0x594227ccbef0_0 .var/s "x_out", 7 0;
v0x594227ccbfb0_0 .net/s "y_in", 31 0, v0x594227cbf5f0_0;  alias, 1 drivers
v0x594227ccc0a0_0 .var/s "y_out", 31 0;
L_0x594227d09ed0 .extend/s 16, v0x594227cca6d0_0;
L_0x594227d09f70 .extend/s 16, v0x594227ccbd20_0;
L_0x594227d0a010 .arith/mult 16, L_0x594227d09ed0, L_0x594227d09f70;
L_0x594227d0a150 .extend/s 32, L_0x594227d0a010;
L_0x594227d0a270 .arith/sum 32, v0x594227cbf5f0_0, L_0x594227d0a150;
S_0x594227ccc280 .scope generate, "col[4]" "col[4]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227ccc480 .param/l "j" 0 10 31, +C4<0100>;
S_0x594227ccc560 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227ccc280;
 .timescale -9 -12;
L_0x594227d0abf0 .functor BUFZ 32, v0x594227ccd8e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227ccc740_0 .net *"_ivl_2", 31 0, L_0x594227d0abf0;  1 drivers
S_0x594227ccc840 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ccc280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ccca40 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ccca80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cccd60_0 .net/s *"_ivl_0", 15 0, L_0x594227d0a780;  1 drivers
v0x594227ccce40_0 .net/s *"_ivl_2", 15 0, L_0x594227d0a820;  1 drivers
v0x594227cccf20_0 .net/s *"_ivl_6", 31 0, L_0x594227d0aa30;  1 drivers
v0x594227ccd010_0 .net/s "add_out", 31 0, L_0x594227d0ab50;  1 drivers
v0x594227ccd0f0_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ccd1e0_0 .net "load_weight", 0 0, L_0x594227d0acb0;  1 drivers
v0x594227ccd2a0_0 .net/s "mult_out", 15 0, L_0x594227d0a8c0;  1 drivers
v0x594227ccd380_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ccd420_0 .net "valid_in", 0 0, v0x594227ccbc80_0;  alias, 1 drivers
v0x594227ccd4c0_0 .var "valid_out", 0 0;
v0x594227ccd560_0 .var/s "weight_reg", 7 0;
v0x594227ccd640_0 .net/s "x_in", 7 0, v0x594227ccbef0_0;  alias, 1 drivers
v0x594227ccd730_0 .var/s "x_out", 7 0;
v0x594227ccd7f0_0 .net/s "y_in", 31 0, v0x594227cc0b50_0;  alias, 1 drivers
v0x594227ccd8e0_0 .var/s "y_out", 31 0;
L_0x594227d0a780 .extend/s 16, v0x594227ccbef0_0;
L_0x594227d0a820 .extend/s 16, v0x594227ccd560_0;
L_0x594227d0a8c0 .arith/mult 16, L_0x594227d0a780, L_0x594227d0a820;
L_0x594227d0aa30 .extend/s 32, L_0x594227d0a8c0;
L_0x594227d0ab50 .arith/sum 32, v0x594227cc0b50_0, L_0x594227d0aa30;
S_0x594227ccdac0 .scope generate, "col[5]" "col[5]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227ccdc70 .param/l "j" 0 10 31, +C4<0101>;
S_0x594227ccdd50 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227ccdac0;
 .timescale -9 -12;
L_0x594227d0b270 .functor BUFZ 32, v0x594227ccf100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227ccdf30_0 .net *"_ivl_2", 31 0, L_0x594227d0b270;  1 drivers
S_0x594227cce030 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ccdac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cce230 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cce270 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cce580_0 .net/s *"_ivl_0", 15 0, L_0x594227d0ada0;  1 drivers
v0x594227cce660_0 .net/s *"_ivl_2", 15 0, L_0x594227d0ae40;  1 drivers
v0x594227cce740_0 .net/s *"_ivl_6", 31 0, L_0x594227d0b0b0;  1 drivers
v0x594227cce830_0 .net/s "add_out", 31 0, L_0x594227d0b1d0;  1 drivers
v0x594227cce910_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227ccea00_0 .net "load_weight", 0 0, L_0x594227d0b330;  1 drivers
v0x594227cceac0_0 .net/s "mult_out", 15 0, L_0x594227d0af40;  1 drivers
v0x594227cceba0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227ccec40_0 .net "valid_in", 0 0, v0x594227ccd4c0_0;  alias, 1 drivers
v0x594227ccece0_0 .var "valid_out", 0 0;
v0x594227cced80_0 .var/s "weight_reg", 7 0;
v0x594227ccee60_0 .net/s "x_in", 7 0, v0x594227ccd730_0;  alias, 1 drivers
v0x594227ccef50_0 .var/s "x_out", 7 0;
v0x594227ccf010_0 .net/s "y_in", 31 0, v0x594227cc2090_0;  alias, 1 drivers
v0x594227ccf100_0 .var/s "y_out", 31 0;
L_0x594227d0ada0 .extend/s 16, v0x594227ccd730_0;
L_0x594227d0ae40 .extend/s 16, v0x594227cced80_0;
L_0x594227d0af40 .arith/mult 16, L_0x594227d0ada0, L_0x594227d0ae40;
L_0x594227d0b0b0 .extend/s 32, L_0x594227d0af40;
L_0x594227d0b1d0 .arith/sum 32, v0x594227cc2090_0, L_0x594227d0b0b0;
S_0x594227ccf2e0 .scope generate, "col[6]" "col[6]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227ccf490 .param/l "j" 0 10 31, +C4<0110>;
S_0x594227ccf570 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227ccf2e0;
 .timescale -9 -12;
L_0x594227d0c270 .functor BUFZ 32, v0x594227cd0920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227ccf750_0 .net *"_ivl_2", 31 0, L_0x594227d0c270;  1 drivers
S_0x594227ccf850 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227ccf2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227ccfa50 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227ccfa90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227ccfda0_0 .net/s *"_ivl_0", 15 0, L_0x594227d0beb0;  1 drivers
v0x594227ccfe80_0 .net/s *"_ivl_2", 15 0, L_0x594227d0bf50;  1 drivers
v0x594227ccff60_0 .net/s *"_ivl_6", 31 0, L_0x594227d0c0e0;  1 drivers
v0x594227cd0050_0 .net/s "add_out", 31 0, L_0x594227d0c1d0;  1 drivers
v0x594227cd0130_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cd0220_0 .net "load_weight", 0 0, L_0x594227d0c330;  1 drivers
v0x594227cd02e0_0 .net/s "mult_out", 15 0, L_0x594227d0bff0;  1 drivers
v0x594227cd03c0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cd0460_0 .net "valid_in", 0 0, v0x594227ccece0_0;  alias, 1 drivers
v0x594227cd0500_0 .var "valid_out", 0 0;
v0x594227cd05a0_0 .var/s "weight_reg", 7 0;
v0x594227cd0680_0 .net/s "x_in", 7 0, v0x594227ccef50_0;  alias, 1 drivers
v0x594227cd0770_0 .var/s "x_out", 7 0;
v0x594227cd0830_0 .net/s "y_in", 31 0, v0x594227cc35d0_0;  alias, 1 drivers
v0x594227cd0920_0 .var/s "y_out", 31 0;
L_0x594227d0beb0 .extend/s 16, v0x594227ccef50_0;
L_0x594227d0bf50 .extend/s 16, v0x594227cd05a0_0;
L_0x594227d0bff0 .arith/mult 16, L_0x594227d0beb0, L_0x594227d0bf50;
L_0x594227d0c0e0 .extend/s 32, L_0x594227d0bff0;
L_0x594227d0c1d0 .arith/sum 32, v0x594227cc35d0_0, L_0x594227d0c0e0;
S_0x594227cd0b00 .scope generate, "col[7]" "col[7]" 10 31, 10 31 0, S_0x594227cc4ed0;
 .timescale -9 -12;
P_0x594227cd0cb0 .param/l "j" 0 10 31, +C4<0111>;
S_0x594227cd0d90 .scope generate, "genblk4" "genblk4" 10 34, 10 34 0, S_0x594227cd0b00;
 .timescale -9 -12;
L_0x594227d0c8f0 .functor BUFZ 32, v0x594227cd2140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x594227cd0f70_0 .net *"_ivl_2", 31 0, L_0x594227d0c8f0;  1 drivers
S_0x594227cd1070 .scope module, "u_pe" "mac_pe" 10 40, 4 3 0, S_0x594227cd0b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /INPUT 8 "x_in";
    .port_info 5 /INPUT 32 "y_in";
    .port_info 6 /OUTPUT 8 "x_out";
    .port_info 7 /OUTPUT 32 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x594227cd1270 .param/l "ACC_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x594227cd12b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x594227cd15c0_0 .net/s *"_ivl_0", 15 0, L_0x594227d0c420;  1 drivers
v0x594227cd16a0_0 .net/s *"_ivl_2", 15 0, L_0x594227d0c4c0;  1 drivers
v0x594227cd1780_0 .net/s *"_ivl_6", 31 0, L_0x594227d0c730;  1 drivers
v0x594227cd1870_0 .net/s "add_out", 31 0, L_0x594227d0c850;  1 drivers
v0x594227cd1950_0 .net "clk", 0 0, o0x7c08546760d8;  alias, 0 drivers
v0x594227cd1a40_0 .net "load_weight", 0 0, L_0x594227d0c9b0;  1 drivers
v0x594227cd1b00_0 .net/s "mult_out", 15 0, L_0x594227d0c5c0;  1 drivers
v0x594227cd1be0_0 .net "rst_n", 0 0, o0x7c0854676168;  alias, 0 drivers
v0x594227cd1c80_0 .net "valid_in", 0 0, v0x594227cd0500_0;  alias, 1 drivers
v0x594227cd1d20_0 .var "valid_out", 0 0;
v0x594227cd1dc0_0 .var/s "weight_reg", 7 0;
v0x594227cd1ea0_0 .net/s "x_in", 7 0, v0x594227cd0770_0;  alias, 1 drivers
v0x594227cd1f90_0 .var/s "x_out", 7 0;
v0x594227cd2050_0 .net/s "y_in", 31 0, v0x594227cc4b10_0;  alias, 1 drivers
v0x594227cd2140_0 .var/s "y_out", 31 0;
L_0x594227d0c420 .extend/s 16, v0x594227cd0770_0;
L_0x594227d0c4c0 .extend/s 16, v0x594227cd1dc0_0;
L_0x594227d0c5c0 .arith/mult 16, L_0x594227d0c420, L_0x594227d0c4c0;
L_0x594227d0c730 .extend/s 32, L_0x594227d0c5c0;
L_0x594227d0c850 .arith/sum 32, v0x594227cc4b10_0, L_0x594227d0c730;
    .scope S_0x594227c79020;
T_0 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c1dcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c402a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c19bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c11990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c03920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c33f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c29ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x594227c25ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x594227c3c190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x594227c21dd0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x594227c402a0_0, 0;
    %load/vec4 v0x594227c21dd0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x594227c19bb0_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x594227c21dd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x594227c11990_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x594227c21dd0_0;
    %assign/vec4 v0x594227c03920_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.2 ;
    %load/vec4 v0x594227c38080_0;
    %assign/vec4 v0x594227c29ff0_0, 0;
    %load/vec4 v0x594227c38080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x594227c3c190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c33f70_0, 0;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x594227c19bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227c402a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x594227c33f70_0, 0;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x594227c11990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x594227c33f70_0, 0;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x594227c03920_0;
    %assign/vec4 v0x594227c33f70_0, 0;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x594227bff820_0;
    %assign/vec4 v0x594227c33f70_0, 0;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x594227c94ae0;
T_1 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bbf080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b56300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227b526d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b59f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227baed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227befc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bebb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bddb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bd18a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bcd7c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b56300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bebb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bcd7c0_0, 0;
    %load/vec4 v0x594227b653d0_0;
    %load/vec4 v0x594227b85ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x594227bbafa0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x594227b68380_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x594227b526d0_0, 0;
    %load/vec4 v0x594227b68380_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x594227b56300_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x594227b68380_0;
    %assign/vec4 v0x594227baed00_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x594227b68380_0;
    %assign/vec4 v0x594227befc10_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x594227b68380_0;
    %assign/vec4 v0x594227bddb40_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x594227b68380_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x594227bd18a0_0, 0;
    %load/vec4 v0x594227b68380_0;
    %parti/s 1, 16, 6;
    %assign/vec4 v0x594227bebb30_0, 0;
    %load/vec4 v0x594227b68380_0;
    %parti/s 1, 17, 6;
    %assign/vec4 v0x594227bcd7c0_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x594227b68380_0;
    %assign/vec4 v0x594227b59f50_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x594227c94ae0;
T_2 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bbf080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b617c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x594227bef4f0_0;
    %load/vec4 v0x594227b85ed0_0;
    %and;
    %assign/vec4 v0x594227b617c0_0, 0;
    %load/vec4 v0x594227bef4f0_0;
    %load/vec4 v0x594227b85ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x594227bbafa0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x594227b526d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x594227b4ebc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227b815a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x594227baed00_0;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x594227befc10_0;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x594227bddb40_0;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x594227bd5980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227ba6b40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 14;
    %load/vec4 v0x594227bd9a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227baac20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x594227b59f50_0;
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x594227bd5980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227ba6b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227bd9a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x594227baac20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x594227b5dbd0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x594227c94ae0;
T_3 ;
    %wait E_0x594227a4b330;
    %load/vec4 v0x594227b617c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x594227b5dbd0_0;
    %store/vec4 v0x594227be5590_0, 0, 32;
    %load/vec4 v0x594227b617c0_0;
    %store/vec4 v0x594227be14b0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x594227bb7630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x594227bbb710_0;
    %store/vec4 v0x594227be5590_0, 0, 32;
    %load/vec4 v0x594227bb7630_0;
    %store/vec4 v0x594227be14b0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227be5590_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x594227be14b0_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x594227c7d9d0;
T_4 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bde0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227bda340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bcdd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bc9c90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227bc9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bc41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ba3cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bd6260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bd5f30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227b98790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x594227bda340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x594227bda010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227bc41b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ba3cf0_0, 0;
    %load/vec4 v0x594227ba43f0_0;
    %assign/vec4 v0x594227bd6260_0, 0;
    %load/vec4 v0x594227bc3e80_0;
    %assign/vec4 v0x594227bc9c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bd5f30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x594227bda340_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x594227bd6260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x594227bd5f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bc41b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227ba3cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227bda340_0, 0;
T_4.10 ;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x594227bd6260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0x594227ba7860_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0x594227bd6260_0;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x594227bd6260_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x594227ba7860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.14, 9;
    %load/vec4 v0x594227bd6260_0;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x594227bd6260_0;
    %parti/s 10, 0, 2;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0x594227b98790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227bcdd70_0, 0;
    %load/vec4 v0x594227bd6260_0;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x594227bd6260_0;
    %parti/s 10, 0, 2;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x594227bc9fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x594227bda340_0, 0;
T_4.14 ;
T_4.12 ;
T_4.9 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x594227bd2180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bcdd70_0, 0;
    %load/vec4 v0x594227bd6260_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x594227bc9fc0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x594227bd6260_0, 0;
    %load/vec4 v0x594227bc9c90_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x594227bc9fc0_0;
    %concat/vec4; draw_concat_vec4
    %muli 8, 0, 32;
    %add;
    %assign/vec4 v0x594227bc9c90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x594227bda340_0, 0;
T_4.20 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0x594227bda340_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x594227bd2180_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x594227bd1e50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %jmp T_4.26;
T_4.22 ;
    %load/vec4 v0x594227bd5f30_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x594227bc9fc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x594227bd5f30_0, 0;
    %jmp T_4.26;
T_4.23 ;
    %load/vec4 v0x594227bd5f30_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x594227bd5f30_0, 0;
    %jmp T_4.26;
T_4.24 ;
    %load/vec4 v0x594227bd5f30_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x594227bc9fc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %subi 1, 0, 32;
    %assign/vec4 v0x594227bd5f30_0, 0;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x594227c7d9d0;
T_5 ;
    %wait E_0x5942279a93c0;
    %load/vec4 v0x594227babc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x594227bce0a0_0;
    %load/vec4 v0x594227bafd50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227ba1840, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x594227c7d9d0;
T_6 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bde0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bafd50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bafa20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227b7e610_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x594227bda010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bafd50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bafa20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227b7e610_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x594227babc70_0;
    %load/vec4 v0x594227bab940_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x594227bafd50_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bafd50_0, 0;
    %load/vec4 v0x594227b7e610_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x594227b7e610_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x594227bafa20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bafa20_0, 0;
    %load/vec4 v0x594227b7e610_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x594227b7e610_0, 0;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x594227bafd50_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bafd50_0, 0;
    %load/vec4 v0x594227bafa20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bafa20_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x594227c7d9d0;
T_7 ;
    %wait E_0x5942279a93c0;
    %load/vec4 v0x594227bbbff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x594227b98ac0_0;
    %load/vec4 v0x594227bc00d0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bb3b00, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x594227c7d9d0;
T_8 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bde0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bc00d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bbfda0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227bb3e30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x594227bf42a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bc00d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x594227bbfda0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227bb3e30_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x594227bbbff0_0;
    %load/vec4 v0x594227bbbcc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x594227bc00d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bc00d0_0, 0;
    %load/vec4 v0x594227bb3e30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x594227bb3e30_0, 0;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x594227bbfda0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bbfda0_0, 0;
    %load/vec4 v0x594227bb3e30_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x594227bb3e30_0, 0;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x594227bc00d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bc00d0_0, 0;
    %load/vec4 v0x594227bbfda0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x594227bbfda0_0, 0;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x594227c7d9d0;
T_9 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bde0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227bf45d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bec410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bc60c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227bc68e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be2500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227be65e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bf04f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227be21d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x594227be62b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x594227bf45d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x594227bf42a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227be2500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be65e0_0, 0;
    %load/vec4 v0x594227bc5480_0;
    %assign/vec4 v0x594227bf04f0_0, 0;
    %load/vec4 v0x594227bde420_0;
    %assign/vec4 v0x594227bc60c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x594227bf45d0_0, 0;
T_9.6 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x594227bf04f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be2500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227be65e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227bf45d0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x594227bb3e30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x594227bb3e30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x594227bf04f0_0;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x594227bf04f0_0;
    %parti/s 10, 0, 2;
    %load/vec4 v0x594227bb3e30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x594227bf04f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x594227bb3e30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x594227bf04f0_0;
    %parti/s 10, 0, 2;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v0x594227be62b0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227bec410_0, 0;
    %load/vec4 v0x594227be62b0_0;
    %assign/vec4 v0x594227bc68e0_0, 0;
    %load/vec4 v0x594227be62b0_0;
    %assign/vec4 v0x594227be21d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x594227bf45d0_0, 0;
T_9.10 ;
T_9.9 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x594227bec0e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x594227be21d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bec410_0, 0;
    %load/vec4 v0x594227bf04f0_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x594227bc68e0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %assign/vec4 v0x594227bf04f0_0, 0;
    %load/vec4 v0x594227bc60c0_0;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x594227bc68e0_0;
    %concat/vec4; draw_concat_vec4
    %muli 8, 0, 32;
    %add;
    %assign/vec4 v0x594227bc60c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x594227bf45d0_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x594227be21d0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x594227be21d0_0, 0;
T_9.17 ;
T_9.14 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x594227c8b780;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227c12680_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x594227c12680_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x594227c12680_0;
    %store/vec4a v0x594227c132c0, 4, 0;
    %load/vec4 v0x594227c12680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c12680_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x594227c8b780;
T_11 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c173d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227c1a8a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227c16ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594227be78b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x594227c0e570_0;
    %load/vec4 v0x594227be8ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x594227be84b0_0;
    %load/vec4 v0x594227c1a8a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c132c0, 0, 4;
    %load/vec4 v0x594227c1a8a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x594227c1a8a0_0, 0;
T_11.2 ;
    %load/vec4 v0x594227c16790_0;
    %load/vec4 v0x594227c0f1b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x594227c16ad0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x594227c16ad0_0, 0;
T_11.4 ;
    %load/vec4 v0x594227c0e570_0;
    %load/vec4 v0x594227be8ce0_0;
    %and;
    %load/vec4 v0x594227c16790_0;
    %load/vec4 v0x594227c0f1b0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x594227be78b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x594227be78b0_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x594227be78b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x594227be78b0_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x594227c529f0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227c30e90_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x594227c30e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x594227c30e90_0;
    %store/vec4a v0x594227c31790, 4, 0;
    %load/vec4 v0x594227c30e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c30e90_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x594227c529f0;
T_13 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c38d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594227c399b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594227c358a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x594227c2b8f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x594227c390b0_0;
    %load/vec4 v0x594227c30b50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x594227c09d60_0;
    %load/vec4 v0x594227c399b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c31790, 0, 4;
    %load/vec4 v0x594227c399b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x594227c399b0_0, 0;
T_13.2 ;
    %load/vec4 v0x594227c34fa0_0;
    %load/vec4 v0x594227c0b1a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x594227c358a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x594227c358a0_0, 0;
T_13.4 ;
    %load/vec4 v0x594227c390b0_0;
    %load/vec4 v0x594227c30b50_0;
    %nor/r;
    %and;
    %load/vec4 v0x594227c34fa0_0;
    %load/vec4 v0x594227c0b1a0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x594227c2b8f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x594227c2b8f0_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x594227c2b8f0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x594227c2b8f0_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x594227c82420;
T_14 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c6f8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227c5f7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c494f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c6c3d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c4d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c4d2c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x594227c2c340_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x594227c5f7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x594227c6fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227c494f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c6c3d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x594227c5f7a0_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c4d600_0, 0;
    %load/vec4 v0x594227c641b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x594227c4d2c0_0, 0;
    %load/vec4 v0x594227c63570_0;
    %nor/r;
    %load/vec4 v0x594227c67680_0;
    %pad/u 32;
    %cmpi/u 26, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x594227c600a0_0;
    %assign/vec4 v0x594227c2c340_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x594227c4d600_0, 0;
    %load/vec4 v0x594227c6c3d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x594227c6c3d0_0, 0;
    %load/vec4 v0x594227c6c3d0_0;
    %load/vec4 v0x594227c4e920_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x594227c5f7a0_0, 0;
T_14.10 ;
T_14.8 ;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c4d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c4d2c0_0, 0;
    %load/vec4 v0x594227c5bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c494f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227c5f7a0_0, 0;
T_14.12 ;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x594227c82420;
T_15 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c6f8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227c53470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c5bf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c6bad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c5b690_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x594227c57e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594227c704b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c6b790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c5f460_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c6b790_0, 0;
    %load/vec4 v0x594227c53470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c5bf90_0, 0;
    %load/vec4 v0x594227c6fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c6bad0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x594227c53470_0, 0;
T_15.7 ;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x594227c682c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227c5b690_0, 0;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 0, 2;
    %assign/vec4 v0x594227c57e80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x594227c704b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x594227c53470_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x594227c5f7a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x594227c641b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x594227c6bad0_0;
    %load/vec4 v0x594227c4e920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x594227c5f460_0;
    %cmpi/e 100, 0, 8;
    %jmp/0xz  T_15.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227c5bf90_0, 0;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v0x594227c5f460_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x594227c5f460_0, 0;
T_15.14 ;
T_15.11 ;
T_15.10 ;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x594227c5b350_0;
    %load/vec4 v0x594227c5b690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v0x594227c704b0_0;
    %pad/u 64;
    %cmpi/e 4, 0, 64;
    %jmp/0xz  T_15.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c5b690_0, 0;
    %load/vec4 v0x594227c6bad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x594227c6bad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227c6b790_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x594227c53470_0, 0;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x594227c5b690_0, 0;
    %load/vec4 v0x594227c704b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.19 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 0, 2;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.20 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 64, 8;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.21 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 128, 9;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.22 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 192, 9;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.23 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 256, 10;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.24 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 320, 10;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.25 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 384, 10;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.26 ;
    %load/vec4 v0x594227c679c0_0;
    %parti/s 64, 448, 10;
    %assign/vec4 v0x594227c57e80_0, 0;
    %jmp T_15.28;
T_15.28 ;
    %pop/vec4 1;
    %load/vec4 v0x594227c704b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x594227c704b0_0, 0;
T_15.18 ;
T_15.15 ;
    %jmp T_15.6;
T_15.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x594227c53470_0, 0;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %load/vec4 v0x594227c5bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.29, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227c53470_0, 0;
T_15.29 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x594227c82420;
T_16 ;
    %wait E_0x5942279a93c0;
    %load/vec4 v0x594227c4f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 8 269 "$display", "[%0d] RTL_WR: row_data=%h", $time, v0x594227c53130_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x594227c62e30;
T_17 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c7ed50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c7e450_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227c7f7c0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x594227c7f7c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227c7f7c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c84170, 0, 4;
    %load/vec4 v0x594227c7f7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c7f7c0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c84170, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x594227c7ed50_0, 0;
    %load/vec4 v0x594227cd69e0_0;
    %assign/vec4 v0x594227c7e450_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227c7f7c0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x594227c7f7c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_17.5, 5;
    %load/vec4 v0x594227c7f7c0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227c84170, 4;
    %ix/getv/s 3, v0x594227c7f7c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c84170, 0, 4;
    %load/vec4 v0x594227c7ed50_0;
    %load/vec4 v0x594227c7f7c0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227c7f7c0_0;
    %assign/vec4/off/d v0x594227c7ed50_0, 4, 5;
    %load/vec4 v0x594227c7e450_0;
    %load/vec4 v0x594227c7f7c0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227c7f7c0_0;
    %assign/vec4/off/d v0x594227c7e450_0, 4, 5;
    %load/vec4 v0x594227c7f7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c7f7c0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x594227c5ac10;
T_18 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227c88150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227c87850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227c86dd0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x594227c86dd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227c86dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c8d4d0, 0, 4;
    %load/vec4 v0x594227c86dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c86dd0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c8d4d0, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227c88150_0, 4, 5;
    %load/vec4 v0x594227cd69e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227c87850_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227c86dd0_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x594227c86dd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x594227c86dd0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227c8d4d0, 4;
    %ix/getv/s 3, v0x594227c86dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c8d4d0, 0, 4;
    %load/vec4 v0x594227c88150_0;
    %load/vec4 v0x594227c86dd0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227c86dd0_0;
    %assign/vec4/off/d v0x594227c88150_0, 4, 5;
    %load/vec4 v0x594227c87850_0;
    %load/vec4 v0x594227c86dd0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227c86dd0_0;
    %assign/vec4/off/d v0x594227c87850_0, 4, 5;
    %load/vec4 v0x594227c86dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c86dd0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x594227c2a5a0;
T_19 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227c95560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227c914b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227c90bb0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x594227c90bb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227c90bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c95e30, 0, 4;
    %load/vec4 v0x594227c90bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c90bb0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c95e30, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227c95560_0, 4, 5;
    %load/vec4 v0x594227cd69e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227c914b0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227c90bb0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x594227c90bb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x594227c90bb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227c95e30, 4;
    %ix/getv/s 3, v0x594227c90bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c95e30, 0, 4;
    %load/vec4 v0x594227c95560_0;
    %load/vec4 v0x594227c90bb0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227c90bb0_0;
    %assign/vec4/off/d v0x594227c95560_0, 4, 5;
    %load/vec4 v0x594227c914b0_0;
    %load/vec4 v0x594227c90bb0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227c90bb0_0;
    %assign/vec4/off/d v0x594227c914b0_0, 4, 5;
    %load/vec4 v0x594227c90bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227c90bb0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x594227c34520;
T_20 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594227c1b4e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594227bf86b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227b90fd0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x594227b90fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227b90fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c2d780, 0, 4;
    %load/vec4 v0x594227b90fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b90fd0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c2d780, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227c1b4e0_0, 4, 5;
    %load/vec4 v0x594227cd69e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227bf86b0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227b90fd0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x594227b90fd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_20.5, 5;
    %load/vec4 v0x594227b90fd0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227c2d780, 4;
    %ix/getv/s 3, v0x594227b90fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c2d780, 0, 4;
    %load/vec4 v0x594227c1b4e0_0;
    %load/vec4 v0x594227b90fd0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b90fd0_0;
    %assign/vec4/off/d v0x594227c1b4e0_0, 4, 5;
    %load/vec4 v0x594227bf86b0_0;
    %load/vec4 v0x594227b90fd0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b90fd0_0;
    %assign/vec4/off/d v0x594227bf86b0_0, 4, 5;
    %load/vec4 v0x594227b90fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b90fd0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x594227c3c740;
T_21 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594227b434f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594227b3dea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227b2d410_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x594227b2d410_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227b2d410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b4b710, 0, 4;
    %load/vec4 v0x594227b2d410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b2d410_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b4b710, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227b434f0_0, 4, 5;
    %load/vec4 v0x594227cd69e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227b3dea0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227b2d410_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x594227b2d410_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0x594227b2d410_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227b4b710, 4;
    %ix/getv/s 3, v0x594227b2d410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b4b710, 0, 4;
    %load/vec4 v0x594227b434f0_0;
    %load/vec4 v0x594227b2d410_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b2d410_0;
    %assign/vec4/off/d v0x594227b434f0_0, 4, 5;
    %load/vec4 v0x594227b3dea0_0;
    %load/vec4 v0x594227b2d410_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b2d410_0;
    %assign/vec4/off/d v0x594227b3dea0_0, 4, 5;
    %load/vec4 v0x594227b2d410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b2d410_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x594227c44960;
T_22 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x594227b75e20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x594227b72de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227b6fd80_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x594227b6fd80_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227b6fd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c72ac0, 0, 4;
    %load/vec4 v0x594227b6fd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b6fd80_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 48, 7;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c72ac0, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227b75e20_0, 4, 5;
    %load/vec4 v0x594227cd69e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227b72de0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227b6fd80_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x594227b6fd80_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_22.5, 5;
    %load/vec4 v0x594227b6fd80_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227c72ac0, 4;
    %ix/getv/s 3, v0x594227b6fd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227c72ac0, 0, 4;
    %load/vec4 v0x594227b75e20_0;
    %load/vec4 v0x594227b6fd80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b6fd80_0;
    %assign/vec4/off/d v0x594227b75e20_0, 4, 5;
    %load/vec4 v0x594227b72de0_0;
    %load/vec4 v0x594227b6fd80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b6fd80_0;
    %assign/vec4/off/d v0x594227b72de0_0, 4, 5;
    %load/vec4 v0x594227b6fd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b6fd80_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x594227c07fd0;
T_23 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x594227be2a60_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x594227be2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227becca0_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x594227becca0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x594227becca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bdecb0, 0, 4;
    %load/vec4 v0x594227becca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227becca0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x594227cd6e90_0;
    %parti/s 8, 56, 7;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bdecb0, 0, 4;
    %load/vec4 v0x594227cd6d50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227be2a60_0, 4, 5;
    %load/vec4 v0x594227cd69e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227be2d90_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227becca0_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x594227becca0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0x594227becca0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227bdecb0, 4;
    %ix/getv/s 3, v0x594227becca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bdecb0, 0, 4;
    %load/vec4 v0x594227be2a60_0;
    %load/vec4 v0x594227becca0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227becca0_0;
    %assign/vec4/off/d v0x594227be2a60_0, 4, 5;
    %load/vec4 v0x594227be2d90_0;
    %load/vec4 v0x594227becca0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227becca0_0;
    %assign/vec4/off/d v0x594227be2d90_0, 4, 5;
    %load/vec4 v0x594227becca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227becca0_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x594227c11f40;
T_24 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x594227bd6af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227bda8a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x594227bda8a0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227bda8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bd67c0, 0, 4;
    %load/vec4 v0x594227bda8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bda8a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bd67c0, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227bd6af0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227bda8a0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x594227bda8a0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v0x594227bda8a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227bd67c0, 4;
    %ix/getv/s 3, v0x594227bda8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bd67c0, 0, 4;
    %load/vec4 v0x594227bd6af0_0;
    %load/vec4 v0x594227bda8a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227bda8a0_0;
    %assign/vec4/off/d v0x594227bd6af0_0, 4, 5;
    %load/vec4 v0x594227bda8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bda8a0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x594227c1a160;
T_25 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x594227bca850_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227bce600_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x594227bce600_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227bce600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bca520, 0, 4;
    %load/vec4 v0x594227bce600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bce600_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bca520, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227bca850_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227bce600_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x594227bce600_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_25.5, 5;
    %load/vec4 v0x594227bce600_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227bca520, 4;
    %ix/getv/s 3, v0x594227bce600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bca520, 0, 4;
    %load/vec4 v0x594227bca850_0;
    %load/vec4 v0x594227bce600_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227bce600_0;
    %assign/vec4/off/d v0x594227bca850_0, 4, 5;
    %load/vec4 v0x594227bce600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bce600_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x594227c22380;
T_26 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x594227bbc550_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227bbc880_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x594227bbc880_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227bbc880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bb87a0, 0, 4;
    %load/vec4 v0x594227bbc880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bbc880_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bb87a0, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227bbc550_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227bbc880_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x594227bbc880_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_26.5, 5;
    %load/vec4 v0x594227bbc880_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227bb87a0, 4;
    %ix/getv/s 3, v0x594227bbc880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bb87a0, 0, 4;
    %load/vec4 v0x594227bbc550_0;
    %load/vec4 v0x594227bbc880_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227bbc880_0;
    %assign/vec4/off/d v0x594227bbc550_0, 4, 5;
    %load/vec4 v0x594227bbc880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bbc880_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x594227c94ec0;
T_27 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x594227bb02b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227bb05e0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x594227bb05e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227bb05e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bac500, 0, 4;
    %load/vec4 v0x594227bb05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bb05e0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bac500, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227bb02b0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227bb05e0_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x594227bb05e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.5, 5;
    %load/vec4 v0x594227bb05e0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227bac500, 4;
    %ix/getv/s 3, v0x594227bb05e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227bac500, 0, 4;
    %load/vec4 v0x594227bb02b0_0;
    %load/vec4 v0x594227bb05e0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227bb05e0_0;
    %assign/vec4/off/d v0x594227bb02b0_0, 4, 5;
    %load/vec4 v0x594227bb05e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227bb05e0_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x594227b26790;
T_28 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x594227b9da40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227ba20d0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x594227ba20d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227ba20d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b9d710, 0, 4;
    %load/vec4 v0x594227ba20d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227ba20d0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b9d710, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227b9da40_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227ba20d0_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x594227ba20d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0x594227ba20d0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227b9d710, 4;
    %ix/getv/s 3, v0x594227ba20d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b9d710, 0, 4;
    %load/vec4 v0x594227b9da40_0;
    %load/vec4 v0x594227ba20d0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227ba20d0_0;
    %assign/vec4/off/d v0x594227b9da40_0, 4, 5;
    %load/vec4 v0x594227ba20d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227ba20d0_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x594227b3bb30;
T_29 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x594227b90600_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227b94990_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x594227b94990_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227b94990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b902d0, 0, 4;
    %load/vec4 v0x594227b94990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b94990_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b902d0, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x594227b90600_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227b94990_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x594227b94990_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_29.5, 5;
    %load/vec4 v0x594227b94990_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227b902d0, 4;
    %ix/getv/s 3, v0x594227b94990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b902d0, 0, 4;
    %load/vec4 v0x594227b90600_0;
    %load/vec4 v0x594227b94990_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b94990_0;
    %assign/vec4/off/d v0x594227b90600_0, 4, 5;
    %load/vec4 v0x594227b94990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b94990_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x594227bffdd0;
T_30 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd6b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b82c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x594227b874b0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x594227b874b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x594227b874b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b153d0, 0, 4;
    %load/vec4 v0x594227b874b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b874b0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x594227cd7100_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b153d0, 0, 4;
    %load/vec4 v0x594227cd6bc0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x594227b82c10_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x594227b874b0_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x594227b874b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_30.5, 5;
    %load/vec4 v0x594227b874b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x594227b153d0, 4;
    %ix/getv/s 3, v0x594227b874b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x594227b153d0, 0, 4;
    %load/vec4 v0x594227b82c10_0;
    %load/vec4 v0x594227b874b0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x594227b874b0_0;
    %assign/vec4/off/d v0x594227b82c10_0, 4, 5;
    %load/vec4 v0x594227b874b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x594227b874b0_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x594227c87510;
T_31 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c4ee00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c6d4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c651c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c5cfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c6d3e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x594227c713e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x594227c692d0_0;
    %assign/vec4 v0x594227c6d4a0_0, 0;
    %load/vec4 v0x594227c692d0_0;
    %assign/vec4 v0x594227c651c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c6d3e0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x594227c692d0_0;
    %assign/vec4 v0x594227c651c0_0, 0;
    %load/vec4 v0x594227c8e650_0;
    %assign/vec4 v0x594227c5cfa0_0, 0;
    %load/vec4 v0x594227c4eea0_0;
    %assign/vec4 v0x594227c6d3e0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x594227c083b0;
T_32 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c3a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c32840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c2e930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c28820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c327a0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x594227c3ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x594227c2e870_0;
    %assign/vec4 v0x594227c32840_0, 0;
    %load/vec4 v0x594227c2e870_0;
    %assign/vec4 v0x594227c2e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c327a0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x594227c2e870_0;
    %assign/vec4 v0x594227c2e930_0, 0;
    %load/vec4 v0x594227c4aec0_0;
    %assign/vec4 v0x594227c28820_0, 0;
    %load/vec4 v0x594227c3aa60_0;
    %assign/vec4 v0x594227c327a0_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x594227c8c710;
T_33 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c0c290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227be7e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c06310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bfe050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be7d80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x594227c101c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x594227c06250_0;
    %assign/vec4 v0x594227be7e20_0, 0;
    %load/vec4 v0x594227c06250_0;
    %assign/vec4 v0x594227c06310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be7d80_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x594227c06250_0;
    %assign/vec4 v0x594227c06310_0, 0;
    %load/vec4 v0x594227c184a0_0;
    %assign/vec4 v0x594227bfe050_0, 0;
    %load/vec4 v0x594227c0c330_0;
    %assign/vec4 v0x594227be7d80_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x594227c7e960;
T_34 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227beb970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227be9e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227be6e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227be3dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be9dd0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x594227bedcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x594227bc5950_0;
    %assign/vec4 v0x594227be9e70_0, 0;
    %load/vec4 v0x594227bc5950_0;
    %assign/vec4 v0x594227be6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227be9dd0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x594227bc5950_0;
    %assign/vec4 v0x594227be6e20_0, 0;
    %load/vec4 v0x594227bf1e70_0;
    %assign/vec4 v0x594227be3dc0_0, 0;
    %load/vec4 v0x594227beba10_0;
    %assign/vec4 v0x594227be9dd0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x594227c700c0;
T_35 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bd16e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bcfa00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bcd6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bc9520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bcf960_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x594227bd3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x594227bcd600_0;
    %assign/vec4 v0x594227bcfa00_0, 0;
    %load/vec4 v0x594227bcd600_0;
    %assign/vec4 v0x594227bcd6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bcf960_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x594227bcd600_0;
    %assign/vec4 v0x594227bcd6c0_0, 0;
    %load/vec4 v0x594227bd7be0_0;
    %assign/vec4 v0x594227bc9520_0, 0;
    %load/vec4 v0x594227bd1780_0;
    %assign/vec4 v0x594227bcf960_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x594227c63dc0;
T_36 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bb97d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bb7510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bb3390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bb1610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bb7470_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x594227bbb550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x594227bb56f0_0;
    %assign/vec4 v0x594227bb7510_0, 0;
    %load/vec4 v0x594227bb56f0_0;
    %assign/vec4 v0x594227bb3390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bb7470_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x594227bb56f0_0;
    %assign/vec4 v0x594227bb3390_0, 0;
    %load/vec4 v0x594227bbf6f0_0;
    %assign/vec4 v0x594227bb1610_0, 0;
    %load/vec4 v0x594227bb9870_0;
    %assign/vec4 v0x594227bb7470_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x594227c57a90;
T_37 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227b9f200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b9c780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b98020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b96480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b9c6e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x594227ba0da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x594227b9ab40_0;
    %assign/vec4 v0x594227b9c780_0, 0;
    %load/vec4 v0x594227b9ab40_0;
    %assign/vec4 v0x594227b98020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b9c6e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x594227b9ab40_0;
    %assign/vec4 v0x594227b98020_0, 0;
    %load/vec4 v0x594227ba5430_0;
    %assign/vec4 v0x594227b96480_0, 0;
    %load/vec4 v0x594227b9f2a0_0;
    %assign/vec4 v0x594227b9c6e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x594227c49a00;
T_38 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227b81bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b7ff10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c95220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c90510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b7fe70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x594227b84700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x594227b82f20_0;
    %assign/vec4 v0x594227b7ff10_0, 0;
    %load/vec4 v0x594227b82f20_0;
    %assign/vec4 v0x594227c95220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b7fe70_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x594227b82f20_0;
    %assign/vec4 v0x594227c95220_0, 0;
    %load/vec4 v0x594227b89030_0;
    %assign/vec4 v0x594227c90510_0, 0;
    %load/vec4 v0x594227b81c50_0;
    %assign/vec4 v0x594227b7fe70_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x594227c3d6d0;
T_39 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c63210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c5f1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c56ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c52e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c5f100_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x594227c67320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x594227c5aff0_0;
    %assign/vec4 v0x594227c5f1c0_0, 0;
    %load/vec4 v0x594227c5aff0_0;
    %assign/vec4 v0x594227c56ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c5f100_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x594227c5aff0_0;
    %assign/vec4 v0x594227c56ee0_0, 0;
    %load/vec4 v0x594227c75aa0_0;
    %assign/vec4 v0x594227c52e90_0, 0;
    %load/vec4 v0x594227c632b0_0;
    %assign/vec4 v0x594227c5f100_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x594227c354b0;
T_40 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227a08950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227a4f850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c26930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c22820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227a4f7b0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x594227a087d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x594227c26870_0;
    %assign/vec4 v0x594227a4f850_0, 0;
    %load/vec4 v0x594227c26870_0;
    %assign/vec4 v0x594227c26930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227a4f7b0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x594227c26870_0;
    %assign/vec4 v0x594227c26930_0, 0;
    %load/vec4 v0x594227c349c0_0;
    %assign/vec4 v0x594227c22820_0, 0;
    %load/vec4 v0x594227a4f710_0;
    %assign/vec4 v0x594227a4f7b0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x594227c2b500;
T_41 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c001b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bfc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bf3f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227befe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bfc110_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x594227c042b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x594227bf8030_0;
    %assign/vec4 v0x594227bfc1b0_0, 0;
    %load/vec4 v0x594227bf8030_0;
    %assign/vec4 v0x594227bf3f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bfc110_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x594227bf8030_0;
    %assign/vec4 v0x594227bf3f50_0, 0;
    %load/vec4 v0x594227c123e0_0;
    %assign/vec4 v0x594227befe70_0, 0;
    %load/vec4 v0x594227c00250_0;
    %assign/vec4 v0x594227bfc110_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x594227c23310;
T_42 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bc9940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bc3bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bbb970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bb7890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bc3b30_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x594227bcda20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x594227bbfa50_0;
    %assign/vec4 v0x594227bc3bd0_0, 0;
    %load/vec4 v0x594227bbfa50_0;
    %assign/vec4 v0x594227bbb970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bc3b30_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x594227bbfa50_0;
    %assign/vec4 v0x594227bbb970_0, 0;
    %load/vec4 v0x594227bd5ca0_0;
    %assign/vec4 v0x594227bb7890_0, 0;
    %load/vec4 v0x594227bc99e0_0;
    %assign/vec4 v0x594227bc3b30_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x594227c1b0f0;
T_43 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227b8f6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b8b000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b86940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b25970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b8af60_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x594227b93d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x594227b868a0_0;
    %assign/vec4 v0x594227b8b000_0, 0;
    %load/vec4 v0x594227b868a0_0;
    %assign/vec4 v0x594227b86940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b8af60_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x594227b868a0_0;
    %assign/vec4 v0x594227b86940_0, 0;
    %load/vec4 v0x594227b9cbc0_0;
    %assign/vec4 v0x594227b25970_0, 0;
    %load/vec4 v0x594227b8f760_0;
    %assign/vec4 v0x594227b8af60_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x594227c12ed0;
T_44 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c79d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c75410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c6be30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c67d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c75370_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x594227c7e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x594227c6bd60_0;
    %assign/vec4 v0x594227c75410_0, 0;
    %load/vec4 v0x594227c6bd60_0;
    %assign/vec4 v0x594227c6be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c75370_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x594227c6bd60_0;
    %assign/vec4 v0x594227c6be30_0, 0;
    %load/vec4 v0x594227c87ba0_0;
    %assign/vec4 v0x594227c67d20_0, 0;
    %load/vec4 v0x594227c79dd0_0;
    %assign/vec4 v0x594227c75370_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x594227c08f20;
T_45 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c45670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c41600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c39340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c35230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c41560_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x594227c49780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x594227c3d450_0;
    %assign/vec4 v0x594227c41600_0, 0;
    %load/vec4 v0x594227c3d450_0;
    %assign/vec4 v0x594227c39340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c41560_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x594227c3d450_0;
    %assign/vec4 v0x594227c39340_0, 0;
    %load/vec4 v0x594227c578d0_0;
    %assign/vec4 v0x594227c35230_0, 0;
    %load/vec4 v0x594227c45710_0;
    %assign/vec4 v0x594227c41560_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x594227c00d50;
T_46 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c0eb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c08da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bf4840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bf0760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c08d00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x594227c12c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x594227bf8920_0;
    %assign/vec4 v0x594227c08da0_0, 0;
    %load/vec4 v0x594227bf8920_0;
    %assign/vec4 v0x594227bf4840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c08d00_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x594227bf8920_0;
    %assign/vec4 v0x594227bf4840_0, 0;
    %load/vec4 v0x594227c16d60_0;
    %assign/vec4 v0x594227bf0760_0, 0;
    %load/vec4 v0x594227c0ebe0_0;
    %assign/vec4 v0x594227c08d00_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x594227bf4a90;
T_47 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bc4420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bc03e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bbc340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bb40a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bc0340_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x594227bca230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x594227bbc260_0;
    %assign/vec4 v0x594227bc03e0_0, 0;
    %load/vec4 v0x594227bbc260_0;
    %assign/vec4 v0x594227bbc340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bc0340_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x594227bbc260_0;
    %assign/vec4 v0x594227bbc340_0, 0;
    %load/vec4 v0x594227bce310_0;
    %assign/vec4 v0x594227bb40a0_0, 0;
    %load/vec4 v0x594227bc44c0_0;
    %assign/vec4 v0x594227bc0340_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x594227bec8d0;
T_48 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227b3ac00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b23be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b22d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b21dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b20fa0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x594227b39b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x594227b23cc0_0;
    %assign/vec4 v0x594227b23be0_0, 0;
    %load/vec4 v0x594227b23cc0_0;
    %assign/vec4 v0x594227b22d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b20fa0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x594227b23cc0_0;
    %assign/vec4 v0x594227b22d10_0, 0;
    %load/vec4 v0x594227b3fb50_0;
    %assign/vec4 v0x594227b21dd0_0, 0;
    %load/vec4 v0x594227b20f00_0;
    %assign/vec4 v0x594227b20fa0_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x594227c6fe70;
T_49 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227b9d4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b94670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b8ffb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227b8b850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b98dd0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x594227bfcb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x594227b94750_0;
    %assign/vec4 v0x594227b94670_0, 0;
    %load/vec4 v0x594227b94750_0;
    %assign/vec4 v0x594227b8ffb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b98dd0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x594227b94750_0;
    %assign/vec4 v0x594227b8ffb0_0, 0;
    %load/vec4 v0x594227c00bf0_0;
    %assign/vec4 v0x594227b8b850_0, 0;
    %load/vec4 v0x594227b98d30_0;
    %assign/vec4 v0x594227b98dd0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x594227b38bd0;
T_50 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c587c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c54730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c50850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c4a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c54690_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x594227c5c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x594227c50760_0;
    %assign/vec4 v0x594227c54730_0, 0;
    %load/vec4 v0x594227c50760_0;
    %assign/vec4 v0x594227c50850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c54690_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x594227c50760_0;
    %assign/vec4 v0x594227c50850_0, 0;
    %load/vec4 v0x594227c60a10_0;
    %assign/vec4 v0x594227c4a7e0_0, 0;
    %load/vec4 v0x594227c58860_0;
    %assign/vec4 v0x594227c54690_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x594227c3e3e0;
T_51 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c24020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c1ffb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c1bef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c17dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c1ff10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x594227c28180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x594227c1be00_0;
    %assign/vec4 v0x594227c1ffb0_0, 0;
    %load/vec4 v0x594227c1be00_0;
    %assign/vec4 v0x594227c1bef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c1ff10_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x594227c1be00_0;
    %assign/vec4 v0x594227c1bef0_0, 0;
    %load/vec4 v0x594227c2e1a0_0;
    %assign/vec4 v0x594227c17dc0_0, 0;
    %load/vec4 v0x594227c240c0_0;
    %assign/vec4 v0x594227c1ff10_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x594227c0bba0;
T_52 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bf16c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bed680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227be97d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227be37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bed5e0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x594227bf57a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x594227be96e0_0;
    %assign/vec4 v0x594227bed680_0, 0;
    %load/vec4 v0x594227be96e0_0;
    %assign/vec4 v0x594227be97d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bed5e0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x594227be96e0_0;
    %assign/vec4 v0x594227be97d0_0, 0;
    %load/vec4 v0x594227bf9880_0;
    %assign/vec4 v0x594227be37a0_0, 0;
    %load/vec4 v0x594227bf1760_0;
    %assign/vec4 v0x594227bed5e0_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x594227bd7430;
T_53 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227bbd1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bb9180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227bb50f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227bb0ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bb90e0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x594227bc12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x594227bb5000_0;
    %assign/vec4 v0x594227bb9180_0, 0;
    %load/vec4 v0x594227bb5000_0;
    %assign/vec4 v0x594227bb50f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227bb90e0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x594227bb5000_0;
    %assign/vec4 v0x594227bb50f0_0, 0;
    %load/vec4 v0x594227bc7290_0;
    %assign/vec4 v0x594227bb0ff0_0, 0;
    %load/vec4 v0x594227bbd260_0;
    %assign/vec4 v0x594227bb90e0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x594227ba4c80;
T_54 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227b88910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b84140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227b7f870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227a22b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b840a0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x594227b8d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x594227b7f780_0;
    %assign/vec4 v0x594227b84140_0, 0;
    %load/vec4 v0x594227b7f780_0;
    %assign/vec4 v0x594227b7f870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227b840a0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x594227b7f780_0;
    %assign/vec4 v0x594227b7f870_0, 0;
    %load/vec4 v0x594227b916d0_0;
    %assign/vec4 v0x594227a22b80_0, 0;
    %load/vec4 v0x594227b889b0_0;
    %assign/vec4 v0x594227b840a0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x594227a48cf0;
T_55 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c99b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c99d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c99f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c9a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c99c90_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x594227c99990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x594227c99e30_0;
    %assign/vec4 v0x594227c99d50_0, 0;
    %load/vec4 v0x594227c99e30_0;
    %assign/vec4 v0x594227c99f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c99c90_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x594227c99e30_0;
    %assign/vec4 v0x594227c99f10_0, 0;
    %load/vec4 v0x594227c997c0_0;
    %assign/vec4 v0x594227c9a0b0_0, 0;
    %load/vec4 v0x594227c99bd0_0;
    %assign/vec4 v0x594227c99c90_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x594227c9a520;
T_56 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c9b4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9ba90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9bc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c9be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9b9f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x594227c9b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x594227c9bb70_0;
    %assign/vec4 v0x594227c9ba90_0, 0;
    %load/vec4 v0x594227c9bb70_0;
    %assign/vec4 v0x594227c9bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9b9f0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x594227c9bb70_0;
    %assign/vec4 v0x594227c9bc60_0, 0;
    %load/vec4 v0x594227c9ad20_0;
    %assign/vec4 v0x594227c9be10_0, 0;
    %load/vec4 v0x594227c9b950_0;
    %assign/vec4 v0x594227c9b9f0_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x594227c9c290;
T_57 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c9ce00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9cfe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9d1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c9d360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9cf40_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x594227c9cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x594227c9d0c0_0;
    %assign/vec4 v0x594227c9cfe0_0, 0;
    %load/vec4 v0x594227c9d0c0_0;
    %assign/vec4 v0x594227c9d1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9cf40_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x594227c9d0c0_0;
    %assign/vec4 v0x594227c9d1b0_0, 0;
    %load/vec4 v0x594227c9ca90_0;
    %assign/vec4 v0x594227c9d360_0, 0;
    %load/vec4 v0x594227c9cea0_0;
    %assign/vec4 v0x594227c9cf40_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x594227c9d7d0;
T_58 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c9e340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9e6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c9e8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9e480_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x594227c9e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x594227c9e600_0;
    %assign/vec4 v0x594227c9e520_0, 0;
    %load/vec4 v0x594227c9e600_0;
    %assign/vec4 v0x594227c9e6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9e480_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x594227c9e600_0;
    %assign/vec4 v0x594227c9e6f0_0, 0;
    %load/vec4 v0x594227c9dfd0_0;
    %assign/vec4 v0x594227c9e8a0_0, 0;
    %load/vec4 v0x594227c9e3e0_0;
    %assign/vec4 v0x594227c9e480_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x594227c9ed60;
T_59 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c9f8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c9fc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c9fe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9f9e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x594227c9f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x594227c9fb60_0;
    %assign/vec4 v0x594227c9fa80_0, 0;
    %load/vec4 v0x594227c9fb60_0;
    %assign/vec4 v0x594227c9fc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c9f9e0_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x594227c9fb60_0;
    %assign/vec4 v0x594227c9fc50_0, 0;
    %load/vec4 v0x594227c9f530_0;
    %assign/vec4 v0x594227c9fe00_0, 0;
    %load/vec4 v0x594227c9f940_0;
    %assign/vec4 v0x594227c9f9e0_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x594227ca0270;
T_60 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca0de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca0fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca1190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca1340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca0f20_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x594227ca0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x594227ca10a0_0;
    %assign/vec4 v0x594227ca0fc0_0, 0;
    %load/vec4 v0x594227ca10a0_0;
    %assign/vec4 v0x594227ca1190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca0f20_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x594227ca10a0_0;
    %assign/vec4 v0x594227ca1190_0, 0;
    %load/vec4 v0x594227ca0a70_0;
    %assign/vec4 v0x594227ca1340_0, 0;
    %load/vec4 v0x594227ca0e80_0;
    %assign/vec4 v0x594227ca0f20_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x594227ca17b0;
T_61 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca2320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca2500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca26d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca2460_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x594227ca2180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x594227ca25e0_0;
    %assign/vec4 v0x594227ca2500_0, 0;
    %load/vec4 v0x594227ca25e0_0;
    %assign/vec4 v0x594227ca26d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca2460_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x594227ca25e0_0;
    %assign/vec4 v0x594227ca26d0_0, 0;
    %load/vec4 v0x594227ca1fb0_0;
    %assign/vec4 v0x594227ca2880_0, 0;
    %load/vec4 v0x594227ca23c0_0;
    %assign/vec4 v0x594227ca2460_0, 0;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x594227ca2cf0;
T_62 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca3860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca3a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca3c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca3dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca39a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x594227ca36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x594227ca3b20_0;
    %assign/vec4 v0x594227ca3a40_0, 0;
    %load/vec4 v0x594227ca3b20_0;
    %assign/vec4 v0x594227ca3c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca39a0_0, 0;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0x594227ca3b20_0;
    %assign/vec4 v0x594227ca3c10_0, 0;
    %load/vec4 v0x594227ca34f0_0;
    %assign/vec4 v0x594227ca3dc0_0, 0;
    %load/vec4 v0x594227ca3900_0;
    %assign/vec4 v0x594227ca39a0_0, 0;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x594227ca4740;
T_63 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca5280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca54a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca5660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca5800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca53e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x594227ca50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x594227ca5580_0;
    %assign/vec4 v0x594227ca54a0_0, 0;
    %load/vec4 v0x594227ca5580_0;
    %assign/vec4 v0x594227ca5660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca53e0_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x594227ca5580_0;
    %assign/vec4 v0x594227ca5660_0, 0;
    %load/vec4 v0x594227ca4f10_0;
    %assign/vec4 v0x594227ca5800_0, 0;
    %load/vec4 v0x594227ca5320_0;
    %assign/vec4 v0x594227ca53e0_0, 0;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x594227ca5c70;
T_64 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca67e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca69c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca6b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca6d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca6920_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x594227ca6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x594227ca6aa0_0;
    %assign/vec4 v0x594227ca69c0_0, 0;
    %load/vec4 v0x594227ca6aa0_0;
    %assign/vec4 v0x594227ca6b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca6920_0, 0;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0x594227ca6aa0_0;
    %assign/vec4 v0x594227ca6b90_0, 0;
    %load/vec4 v0x594227ca6470_0;
    %assign/vec4 v0x594227ca6d40_0, 0;
    %load/vec4 v0x594227ca6880_0;
    %assign/vec4 v0x594227ca6920_0, 0;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x594227ca71c0;
T_65 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca7d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca7f10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca80e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca7e70_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x594227ca7b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x594227ca7ff0_0;
    %assign/vec4 v0x594227ca7f10_0, 0;
    %load/vec4 v0x594227ca7ff0_0;
    %assign/vec4 v0x594227ca80e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca7e70_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x594227ca7ff0_0;
    %assign/vec4 v0x594227ca80e0_0, 0;
    %load/vec4 v0x594227ca79c0_0;
    %assign/vec4 v0x594227ca8290_0, 0;
    %load/vec4 v0x594227ca7dd0_0;
    %assign/vec4 v0x594227ca7e70_0, 0;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x594227ca8700;
T_66 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ca9270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca9450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ca9620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ca97d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca93b0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x594227ca90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x594227ca9530_0;
    %assign/vec4 v0x594227ca9450_0, 0;
    %load/vec4 v0x594227ca9530_0;
    %assign/vec4 v0x594227ca9620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ca93b0_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x594227ca9530_0;
    %assign/vec4 v0x594227ca9620_0, 0;
    %load/vec4 v0x594227ca8f00_0;
    %assign/vec4 v0x594227ca97d0_0, 0;
    %load/vec4 v0x594227ca9310_0;
    %assign/vec4 v0x594227ca93b0_0, 0;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x594227ca9c90;
T_67 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227caa7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227caa9b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227caab80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227caad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227caa910_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x594227caa630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x594227caaa90_0;
    %assign/vec4 v0x594227caa9b0_0, 0;
    %load/vec4 v0x594227caaa90_0;
    %assign/vec4 v0x594227caab80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227caa910_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x594227caaa90_0;
    %assign/vec4 v0x594227caab80_0, 0;
    %load/vec4 v0x594227caa460_0;
    %assign/vec4 v0x594227caad30_0, 0;
    %load/vec4 v0x594227caa870_0;
    %assign/vec4 v0x594227caa910_0, 0;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x594227cab1a0;
T_68 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cabd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cabef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cac0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cac270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cabe50_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x594227cabb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x594227cabfd0_0;
    %assign/vec4 v0x594227cabef0_0, 0;
    %load/vec4 v0x594227cabfd0_0;
    %assign/vec4 v0x594227cac0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cabe50_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x594227cabfd0_0;
    %assign/vec4 v0x594227cac0c0_0, 0;
    %load/vec4 v0x594227cab9a0_0;
    %assign/vec4 v0x594227cac270_0, 0;
    %load/vec4 v0x594227cabdb0_0;
    %assign/vec4 v0x594227cabe50_0, 0;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x594227cac6e0;
T_69 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cad250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cad430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cad600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cad7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cad390_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x594227cad0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x594227cad510_0;
    %assign/vec4 v0x594227cad430_0, 0;
    %load/vec4 v0x594227cad510_0;
    %assign/vec4 v0x594227cad600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cad390_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x594227cad510_0;
    %assign/vec4 v0x594227cad600_0, 0;
    %load/vec4 v0x594227cacee0_0;
    %assign/vec4 v0x594227cad7b0_0, 0;
    %load/vec4 v0x594227cad2f0_0;
    %assign/vec4 v0x594227cad390_0, 0;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x594227cadc20;
T_70 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cae790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cae970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227caeb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227caecf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cae8d0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x594227cae5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x594227caea50_0;
    %assign/vec4 v0x594227cae970_0, 0;
    %load/vec4 v0x594227caea50_0;
    %assign/vec4 v0x594227caeb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cae8d0_0, 0;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v0x594227caea50_0;
    %assign/vec4 v0x594227caeb40_0, 0;
    %load/vec4 v0x594227cae420_0;
    %assign/vec4 v0x594227caecf0_0, 0;
    %load/vec4 v0x594227cae830_0;
    %assign/vec4 v0x594227cae8d0_0, 0;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x594227caf620;
T_71 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb0190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb03b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb0570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb0710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb02f0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x594227cafff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x594227cb0490_0;
    %assign/vec4 v0x594227cb03b0_0, 0;
    %load/vec4 v0x594227cb0490_0;
    %assign/vec4 v0x594227cb0570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb02f0_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x594227cb0490_0;
    %assign/vec4 v0x594227cb0570_0, 0;
    %load/vec4 v0x594227cafe20_0;
    %assign/vec4 v0x594227cb0710_0, 0;
    %load/vec4 v0x594227cb0230_0;
    %assign/vec4 v0x594227cb02f0_0, 0;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x594227cb0b80;
T_72 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb16f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb18d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb1aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb1c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb1830_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x594227cb1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x594227cb19b0_0;
    %assign/vec4 v0x594227cb18d0_0, 0;
    %load/vec4 v0x594227cb19b0_0;
    %assign/vec4 v0x594227cb1aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb1830_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x594227cb19b0_0;
    %assign/vec4 v0x594227cb1aa0_0, 0;
    %load/vec4 v0x594227cb1380_0;
    %assign/vec4 v0x594227cb1c50_0, 0;
    %load/vec4 v0x594227cb1790_0;
    %assign/vec4 v0x594227cb1830_0, 0;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x594227cb20d0;
T_73 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb2c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb2ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb31a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb2d80_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x594227cb2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x594227cb2f00_0;
    %assign/vec4 v0x594227cb2e20_0, 0;
    %load/vec4 v0x594227cb2f00_0;
    %assign/vec4 v0x594227cb2ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb2d80_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x594227cb2f00_0;
    %assign/vec4 v0x594227cb2ff0_0, 0;
    %load/vec4 v0x594227cb28d0_0;
    %assign/vec4 v0x594227cb31a0_0, 0;
    %load/vec4 v0x594227cb2ce0_0;
    %assign/vec4 v0x594227cb2d80_0, 0;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x594227cb3610;
T_74 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb4180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb4530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb46e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb42c0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x594227cb3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x594227cb4440_0;
    %assign/vec4 v0x594227cb4360_0, 0;
    %load/vec4 v0x594227cb4440_0;
    %assign/vec4 v0x594227cb4530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb42c0_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v0x594227cb4440_0;
    %assign/vec4 v0x594227cb4530_0, 0;
    %load/vec4 v0x594227cb3e10_0;
    %assign/vec4 v0x594227cb46e0_0, 0;
    %load/vec4 v0x594227cb4220_0;
    %assign/vec4 v0x594227cb42c0_0, 0;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x594227cb4ba0;
T_75 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb56e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb5a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb5c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb5820_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x594227cb5540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x594227cb59a0_0;
    %assign/vec4 v0x594227cb58c0_0, 0;
    %load/vec4 v0x594227cb59a0_0;
    %assign/vec4 v0x594227cb5a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb5820_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x594227cb59a0_0;
    %assign/vec4 v0x594227cb5a90_0, 0;
    %load/vec4 v0x594227cb5370_0;
    %assign/vec4 v0x594227cb5c40_0, 0;
    %load/vec4 v0x594227cb5780_0;
    %assign/vec4 v0x594227cb5820_0, 0;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x594227cb60b0;
T_76 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb6c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb6e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb6fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb6d60_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x594227cb6a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x594227cb6ee0_0;
    %assign/vec4 v0x594227cb6e00_0, 0;
    %load/vec4 v0x594227cb6ee0_0;
    %assign/vec4 v0x594227cb6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb6d60_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x594227cb6ee0_0;
    %assign/vec4 v0x594227cb6fd0_0, 0;
    %load/vec4 v0x594227cb68b0_0;
    %assign/vec4 v0x594227cb7180_0, 0;
    %load/vec4 v0x594227cb6cc0_0;
    %assign/vec4 v0x594227cb6d60_0, 0;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x594227cb75f0;
T_77 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb8160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb8340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb8510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb82a0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x594227cb7fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x594227cb8420_0;
    %assign/vec4 v0x594227cb8340_0, 0;
    %load/vec4 v0x594227cb8420_0;
    %assign/vec4 v0x594227cb8510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb82a0_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v0x594227cb8420_0;
    %assign/vec4 v0x594227cb8510_0, 0;
    %load/vec4 v0x594227cb7df0_0;
    %assign/vec4 v0x594227cb86c0_0, 0;
    %load/vec4 v0x594227cb8200_0;
    %assign/vec4 v0x594227cb82a0_0, 0;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x594227cb8b30;
T_78 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cb96a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb9880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cb9a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cb9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb97e0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x594227cb9500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x594227cb9960_0;
    %assign/vec4 v0x594227cb9880_0, 0;
    %load/vec4 v0x594227cb9960_0;
    %assign/vec4 v0x594227cb9a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cb97e0_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x594227cb9960_0;
    %assign/vec4 v0x594227cb9a50_0, 0;
    %load/vec4 v0x594227cb9330_0;
    %assign/vec4 v0x594227cb9c00_0, 0;
    %load/vec4 v0x594227cb9740_0;
    %assign/vec4 v0x594227cb97e0_0, 0;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x594227cba530;
T_79 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cbb0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbb2c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbb480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cbb620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbb200_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x594227cbaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x594227cbb3a0_0;
    %assign/vec4 v0x594227cbb2c0_0, 0;
    %load/vec4 v0x594227cbb3a0_0;
    %assign/vec4 v0x594227cbb480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbb200_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v0x594227cbb3a0_0;
    %assign/vec4 v0x594227cbb480_0, 0;
    %load/vec4 v0x594227cbad30_0;
    %assign/vec4 v0x594227cbb620_0, 0;
    %load/vec4 v0x594227cbb140_0;
    %assign/vec4 v0x594227cbb200_0, 0;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x594227cbba90;
T_80 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cbc600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbc7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbc9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cbcb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbc740_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x594227cbc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x594227cbc8c0_0;
    %assign/vec4 v0x594227cbc7e0_0, 0;
    %load/vec4 v0x594227cbc8c0_0;
    %assign/vec4 v0x594227cbc9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbc740_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x594227cbc8c0_0;
    %assign/vec4 v0x594227cbc9b0_0, 0;
    %load/vec4 v0x594227cbc290_0;
    %assign/vec4 v0x594227cbcb60_0, 0;
    %load/vec4 v0x594227cbc6a0_0;
    %assign/vec4 v0x594227cbc740_0, 0;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x594227cbcfe0;
T_81 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cbdb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbdd30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbdf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cbe0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbdc90_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x594227cbd9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x594227cbde10_0;
    %assign/vec4 v0x594227cbdd30_0, 0;
    %load/vec4 v0x594227cbde10_0;
    %assign/vec4 v0x594227cbdf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbdc90_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %load/vec4 v0x594227cbde10_0;
    %assign/vec4 v0x594227cbdf00_0, 0;
    %load/vec4 v0x594227cbd7e0_0;
    %assign/vec4 v0x594227cbe0b0_0, 0;
    %load/vec4 v0x594227cbdbf0_0;
    %assign/vec4 v0x594227cbdc90_0, 0;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x594227cbe520;
T_82 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cbf090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbf270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cbf440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cbf5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbf1d0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x594227cbeef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x594227cbf350_0;
    %assign/vec4 v0x594227cbf270_0, 0;
    %load/vec4 v0x594227cbf350_0;
    %assign/vec4 v0x594227cbf440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cbf1d0_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x594227cbf350_0;
    %assign/vec4 v0x594227cbf440_0, 0;
    %load/vec4 v0x594227cbed20_0;
    %assign/vec4 v0x594227cbf5f0_0, 0;
    %load/vec4 v0x594227cbf130_0;
    %assign/vec4 v0x594227cbf1d0_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x594227cbfab0;
T_83 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cc05f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc07d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc09a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cc0b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc0730_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x594227cc0450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x594227cc08b0_0;
    %assign/vec4 v0x594227cc07d0_0, 0;
    %load/vec4 v0x594227cc08b0_0;
    %assign/vec4 v0x594227cc09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc0730_0, 0;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v0x594227cc08b0_0;
    %assign/vec4 v0x594227cc09a0_0, 0;
    %load/vec4 v0x594227cc0280_0;
    %assign/vec4 v0x594227cc0b50_0, 0;
    %load/vec4 v0x594227cc0690_0;
    %assign/vec4 v0x594227cc0730_0, 0;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x594227cc0fc0;
T_84 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cc1b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc1d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc1ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cc2090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc1c70_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x594227cc1990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x594227cc1df0_0;
    %assign/vec4 v0x594227cc1d10_0, 0;
    %load/vec4 v0x594227cc1df0_0;
    %assign/vec4 v0x594227cc1ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc1c70_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x594227cc1df0_0;
    %assign/vec4 v0x594227cc1ee0_0, 0;
    %load/vec4 v0x594227cc17c0_0;
    %assign/vec4 v0x594227cc2090_0, 0;
    %load/vec4 v0x594227cc1bd0_0;
    %assign/vec4 v0x594227cc1c70_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x594227cc2500;
T_85 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cc3070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc3250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc3420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cc35d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc31b0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x594227cc2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x594227cc3330_0;
    %assign/vec4 v0x594227cc3250_0, 0;
    %load/vec4 v0x594227cc3330_0;
    %assign/vec4 v0x594227cc3420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc31b0_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x594227cc3330_0;
    %assign/vec4 v0x594227cc3420_0, 0;
    %load/vec4 v0x594227cc2d00_0;
    %assign/vec4 v0x594227cc35d0_0, 0;
    %load/vec4 v0x594227cc3110_0;
    %assign/vec4 v0x594227cc31b0_0, 0;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x594227cc3a40;
T_86 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cc45b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc4790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc4960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cc4b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc46f0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x594227cc4410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x594227cc4870_0;
    %assign/vec4 v0x594227cc4790_0, 0;
    %load/vec4 v0x594227cc4870_0;
    %assign/vec4 v0x594227cc4960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc46f0_0, 0;
    %jmp T_86.3;
T_86.2 ;
    %load/vec4 v0x594227cc4870_0;
    %assign/vec4 v0x594227cc4960_0, 0;
    %load/vec4 v0x594227cc4240_0;
    %assign/vec4 v0x594227cc4b10_0, 0;
    %load/vec4 v0x594227cc4650_0;
    %assign/vec4 v0x594227cc46f0_0, 0;
T_86.3 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x594227cc5720;
T_87 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cc6290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc64b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc6670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cc6810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc63f0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x594227cc60f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x594227cc6590_0;
    %assign/vec4 v0x594227cc64b0_0, 0;
    %load/vec4 v0x594227cc6590_0;
    %assign/vec4 v0x594227cc6670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc63f0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0x594227cc6590_0;
    %assign/vec4 v0x594227cc6670_0, 0;
    %load/vec4 v0x594227cc5f20_0;
    %assign/vec4 v0x594227cc6810_0, 0;
    %load/vec4 v0x594227cc6330_0;
    %assign/vec4 v0x594227cc63f0_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x594227cc6f60;
T_88 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cc82e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc8cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cc8ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cc9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc8c30_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x594227cc8140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x594227cc8db0_0;
    %assign/vec4 v0x594227cc8cd0_0, 0;
    %load/vec4 v0x594227cc8db0_0;
    %assign/vec4 v0x594227cc8ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cc8c30_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x594227cc8db0_0;
    %assign/vec4 v0x594227cc8ea0_0, 0;
    %load/vec4 v0x594227cc7760_0;
    %assign/vec4 v0x594227cc9050_0, 0;
    %load/vec4 v0x594227cc8b90_0;
    %assign/vec4 v0x594227cc8c30_0, 0;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x594227cc97b0;
T_89 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cca320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cca500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cca6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cca880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cca460_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x594227cca180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x594227cca5e0_0;
    %assign/vec4 v0x594227cca500_0, 0;
    %load/vec4 v0x594227cca5e0_0;
    %assign/vec4 v0x594227cca6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cca460_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x594227cca5e0_0;
    %assign/vec4 v0x594227cca6d0_0, 0;
    %load/vec4 v0x594227cc9fb0_0;
    %assign/vec4 v0x594227cca880_0, 0;
    %load/vec4 v0x594227cca3c0_0;
    %assign/vec4 v0x594227cca460_0, 0;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x594227ccafd0;
T_90 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ccbb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ccbd20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ccbef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ccc0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ccbc80_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x594227ccb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x594227ccbe00_0;
    %assign/vec4 v0x594227ccbd20_0, 0;
    %load/vec4 v0x594227ccbe00_0;
    %assign/vec4 v0x594227ccbef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ccbc80_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x594227ccbe00_0;
    %assign/vec4 v0x594227ccbef0_0, 0;
    %load/vec4 v0x594227ccb7d0_0;
    %assign/vec4 v0x594227ccc0a0_0, 0;
    %load/vec4 v0x594227ccbbe0_0;
    %assign/vec4 v0x594227ccbc80_0, 0;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x594227ccc840;
T_91 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227ccd380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ccd560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ccd730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ccd8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ccd4c0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x594227ccd1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x594227ccd640_0;
    %assign/vec4 v0x594227ccd560_0, 0;
    %load/vec4 v0x594227ccd640_0;
    %assign/vec4 v0x594227ccd730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ccd4c0_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %load/vec4 v0x594227ccd640_0;
    %assign/vec4 v0x594227ccd730_0, 0;
    %load/vec4 v0x594227ccd010_0;
    %assign/vec4 v0x594227ccd8e0_0, 0;
    %load/vec4 v0x594227ccd420_0;
    %assign/vec4 v0x594227ccd4c0_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x594227cce030;
T_92 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cceba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cced80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227ccef50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227ccf100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ccece0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x594227ccea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x594227ccee60_0;
    %assign/vec4 v0x594227cced80_0, 0;
    %load/vec4 v0x594227ccee60_0;
    %assign/vec4 v0x594227ccef50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227ccece0_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x594227ccee60_0;
    %assign/vec4 v0x594227ccef50_0, 0;
    %load/vec4 v0x594227cce830_0;
    %assign/vec4 v0x594227ccf100_0, 0;
    %load/vec4 v0x594227ccec40_0;
    %assign/vec4 v0x594227ccece0_0, 0;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x594227ccf850;
T_93 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd03c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cd05a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cd0770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cd0920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cd0500_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x594227cd0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x594227cd0680_0;
    %assign/vec4 v0x594227cd05a0_0, 0;
    %load/vec4 v0x594227cd0680_0;
    %assign/vec4 v0x594227cd0770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cd0500_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x594227cd0680_0;
    %assign/vec4 v0x594227cd0770_0, 0;
    %load/vec4 v0x594227cd0050_0;
    %assign/vec4 v0x594227cd0920_0, 0;
    %load/vec4 v0x594227cd0460_0;
    %assign/vec4 v0x594227cd0500_0, 0;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x594227cd1070;
T_94 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227cd1be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cd1dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227cd1f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227cd2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cd1d20_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x594227cd1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x594227cd1ea0_0;
    %assign/vec4 v0x594227cd1dc0_0, 0;
    %load/vec4 v0x594227cd1ea0_0;
    %assign/vec4 v0x594227cd1f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227cd1d20_0, 0;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v0x594227cd1ea0_0;
    %assign/vec4 v0x594227cd1f90_0, 0;
    %load/vec4 v0x594227cd1870_0;
    %assign/vec4 v0x594227cd2140_0, 0;
    %load/vec4 v0x594227cd1c80_0;
    %assign/vec4 v0x594227cd1d20_0, 0;
T_94.3 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x594227b156b0;
T_95 ;
    %wait E_0x594227a4a890;
    %load/vec4 v0x594227c6ebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c62880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x594227c5a660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x594227c4c5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c66990_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x594227c96240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x594227c5e770_0;
    %assign/vec4 v0x594227c62880_0, 0;
    %load/vec4 v0x594227c5e770_0;
    %assign/vec4 v0x594227c5a660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x594227c66990_0, 0;
    %jmp T_95.3;
T_95.2 ;
    %load/vec4 v0x594227c5e770_0;
    %assign/vec4 v0x594227c5a660_0, 0;
    %load/vec4 v0x594227c918f0_0;
    %assign/vec4 v0x594227c4c5f0_0, 0;
    %load/vec4 v0x594227c6aaa0_0;
    %assign/vec4 v0x594227c66990_0, 0;
T_95.3 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_unit.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/mac_pe.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_ctrl.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/mac_pe_ctrl.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_dma.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/npu_sequencer.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/systolic_core.v";
    "/mnt/c/Workspace/quartus/npu/sim/../rtl/systolic_array.v";
