INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-369] AXI_master port 'data0' has a depth of '64'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'data1' has a depth of '16'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'data2' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM-369] AXI_master port 'data3' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling aesxts_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_xts_aes.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0x4a 0x6c 0x11 0x78 0x0a 0x0cb 0x0fe 0x0ae 0x23 0x0ca 0x6d 0x0b7 0x2e 0x0fb 0x0d9 0x0f 0x4 0x080 0x24 0x6 0x0be 0x0fc 0x091 0x10 0x3f 0x19 0x75 0x082 0x29 0x78 0x0bf 0x088 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>set PATH= 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s xts_aes  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s xts_aes 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_add_round_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb_ram
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_get_round_key5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_get_round_key5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns841.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns841
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_roufYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_staeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_240.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_240
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2_roujbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC_ram
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_sequence_to_matr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sequence_to_matr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_shift_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_substitute_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_substitute_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xts_aes_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_aes_tweak_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V_ram
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_mux_42_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_mux_42_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_processedmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6_ram
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_bloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_bloc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_data
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xts_aes_ctrl_s_axi
Compiling module xil_defaultlib.xts_aes_data0_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data1_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data2_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data4_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data3_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.aes_expand_key58_bkb_ram
Compiling module xil_defaultlib.aes_expand_key58_bkb(DataWidth=1...
Compiling module xil_defaultlib.xts_aes_aes_tweak_V_ram
Compiling module xil_defaultlib.xts_aes_aes_tweak_V(DataWidth=16...
Compiling module xil_defaultlib.xts_aes_processedmb6_ram
Compiling module xil_defaultlib.xts_aes_processedmb6(DataWidth=1...
Compiling module xil_defaultlib.aes_process_1_staeOg_ram
Compiling module xil_defaultlib.aes_process_1_staeOg(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_2
Compiling module xil_defaultlib.aes_mix_columns84142
Compiling module xil_defaultlib.xts_aes_mux_42_16cud(ID=1,din0_W...
Compiling module xil_defaultlib.aes_shift_rows
Compiling module xil_defaultlib.aes_substitute_bytes
Compiling module xil_defaultlib.aes_get_round_key5
Compiling module xil_defaultlib.aes_add_round_key
Compiling module xil_defaultlib.aes_process_240
Compiling module xil_defaultlib.aes_process_2_roujbC_ram
Compiling module xil_defaultlib.aes_process_2_roujbC(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns841
Compiling module xil_defaultlib.aes_process_2
Compiling module xil_defaultlib.xts_aes_process_bloc
Compiling module xil_defaultlib.xts_aes_process_data
Compiling module xil_defaultlib.aes_process_1_roufYi_ram
Compiling module xil_defaultlib.aes_process_1_roufYi(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_1
Compiling module xil_defaultlib.aes_sequence_to_matr
Compiling module xil_defaultlib.aes_process_1
Compiling module xil_defaultlib.aes_expand_key
Compiling module xil_defaultlib.aes_expand_key58
Compiling module xil_defaultlib.xts_aes
Compiling module xil_defaultlib.AESL_axi_master_data0
Compiling module xil_defaultlib.AESL_axi_master_data1
Compiling module xil_defaultlib.AESL_axi_master_data2
Compiling module xil_defaultlib.AESL_axi_master_data4
Compiling module xil_defaultlib.AESL_axi_master_data3
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.apatb_xts_aes_top
Compiling module work.glbl
Built simulation snapshot xts_aes

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 13 14:11:00 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 13 14:11:00 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xts_aes/xsim_script.tcl
# xsim {xts_aes} -autoloadwcfg -tclbatch {xts_aes.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source xts_aes.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v: Read request address       6453 exceed AXI master data1 array depth:       2064
$finish called at time : 71605 ns : File "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" Line 691
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 13 14:11:06 2021...
0x6a 0x64 0x09b 0x7a 0x0e9 0x2b 0x0cc 0x098 0x32 0x55 0x34 0x0b8 0x0f3 0x4a 0x4f 0x0f9 0x09c 0x086 0x6a 0x44 0x0b 0x0df 0x0fa 0x0ff 0x0a2 0x0e0 0x0df 0x0c1 0x7c 0x09c 0x0b7 0x59 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>set PATH= 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s xts_aes  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s xts_aes 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_add_round_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb_ram
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_get_round_key5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_get_round_key5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns841.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns841
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_roufYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_staeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_240.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_240
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2_roujbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC_ram
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_sequence_to_matr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sequence_to_matr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_shift_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_substitute_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_substitute_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xts_aes_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_aes_tweak_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V_ram
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_mux_42_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_mux_42_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_processedmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6_ram
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_bloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_bloc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_data
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xts_aes_ctrl_s_axi
Compiling module xil_defaultlib.xts_aes_data0_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data1_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data2_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data4_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data3_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.aes_expand_key58_bkb_ram
Compiling module xil_defaultlib.aes_expand_key58_bkb(DataWidth=1...
Compiling module xil_defaultlib.xts_aes_aes_tweak_V_ram
Compiling module xil_defaultlib.xts_aes_aes_tweak_V(DataWidth=16...
Compiling module xil_defaultlib.xts_aes_processedmb6_ram
Compiling module xil_defaultlib.xts_aes_processedmb6(DataWidth=1...
Compiling module xil_defaultlib.aes_process_1_staeOg_ram
Compiling module xil_defaultlib.aes_process_1_staeOg(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_2
Compiling module xil_defaultlib.aes_mix_columns84142
Compiling module xil_defaultlib.xts_aes_mux_42_16cud(ID=1,din0_W...
Compiling module xil_defaultlib.aes_shift_rows
Compiling module xil_defaultlib.aes_substitute_bytes
Compiling module xil_defaultlib.aes_get_round_key5
Compiling module xil_defaultlib.aes_add_round_key
Compiling module xil_defaultlib.aes_process_240
Compiling module xil_defaultlib.aes_process_2_roujbC_ram
Compiling module xil_defaultlib.aes_process_2_roujbC(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns841
Compiling module xil_defaultlib.aes_process_2
Compiling module xil_defaultlib.xts_aes_process_bloc
Compiling module xil_defaultlib.xts_aes_process_data
Compiling module xil_defaultlib.aes_process_1_roufYi_ram
Compiling module xil_defaultlib.aes_process_1_roufYi(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_1
Compiling module xil_defaultlib.aes_sequence_to_matr
Compiling module xil_defaultlib.aes_process_1
Compiling module xil_defaultlib.aes_expand_key
Compiling module xil_defaultlib.aes_expand_key58
Compiling module xil_defaultlib.xts_aes
Compiling module xil_defaultlib.AESL_axi_master_data0
Compiling module xil_defaultlib.AESL_axi_master_data1
Compiling module xil_defaultlib.AESL_axi_master_data2
Compiling module xil_defaultlib.AESL_axi_master_data4
Compiling module xil_defaultlib.AESL_axi_master_data3
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.apatb_xts_aes_top
Compiling module work.glbl
Built simulation snapshot xts_aes

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 13 14:16:21 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 13 14:16:21 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xts_aes/xsim_script.tcl
# xsim {xts_aes} -autoloadwcfg -tclbatch {xts_aes.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source xts_aes.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v: Read request address       6453 exceed AXI master data1 array depth:       2064
$finish called at time : 71605 ns : File "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" Line 691
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 13 14:16:27 2021...
0x6a 0x64 0x09b 0x7a 0x0e9 0x2b 0x0cc 0x098 0x32 0x55 0x34 0x0b8 0x0f3 0x4a 0x4f 0x0f9 0x09c 0x086 0x6a 0x44 0x0b 0x0df 0x0fa 0x0ff 0x0a2 0x0e0 0x0df 0x0c1 0x7c 0x09c 0x0b7 0x59 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>set PATH= 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s xts_aes  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s xts_aes 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_add_round_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb_ram
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_get_round_key5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_get_round_key5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns841.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns841
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_roufYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_staeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_240.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_240
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2_roujbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC_ram
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_sequence_to_matr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sequence_to_matr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_shift_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_substitute_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_substitute_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xts_aes_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_aes_tweak_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V_ram
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_mux_42_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_mux_42_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_processedmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6_ram
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_bloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_bloc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_data
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xts_aes_ctrl_s_axi
Compiling module xil_defaultlib.xts_aes_data0_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data1_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data2_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data4_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data3_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.aes_expand_key58_bkb_ram
Compiling module xil_defaultlib.aes_expand_key58_bkb(DataWidth=1...
Compiling module xil_defaultlib.xts_aes_aes_tweak_V_ram
Compiling module xil_defaultlib.xts_aes_aes_tweak_V(DataWidth=16...
Compiling module xil_defaultlib.xts_aes_processedmb6_ram
Compiling module xil_defaultlib.xts_aes_processedmb6(DataWidth=1...
Compiling module xil_defaultlib.aes_process_1_staeOg_ram
Compiling module xil_defaultlib.aes_process_1_staeOg(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_2
Compiling module xil_defaultlib.aes_mix_columns84142
Compiling module xil_defaultlib.xts_aes_mux_42_16cud(ID=1,din0_W...
Compiling module xil_defaultlib.aes_shift_rows
Compiling module xil_defaultlib.aes_substitute_bytes
Compiling module xil_defaultlib.aes_get_round_key5
Compiling module xil_defaultlib.aes_add_round_key
Compiling module xil_defaultlib.aes_process_240
Compiling module xil_defaultlib.aes_process_2_roujbC_ram
Compiling module xil_defaultlib.aes_process_2_roujbC(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns841
Compiling module xil_defaultlib.aes_process_2
Compiling module xil_defaultlib.xts_aes_process_bloc
Compiling module xil_defaultlib.xts_aes_process_data
Compiling module xil_defaultlib.aes_process_1_roufYi_ram
Compiling module xil_defaultlib.aes_process_1_roufYi(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_1
Compiling module xil_defaultlib.aes_sequence_to_matr
Compiling module xil_defaultlib.aes_process_1
Compiling module xil_defaultlib.aes_expand_key
Compiling module xil_defaultlib.aes_expand_key58
Compiling module xil_defaultlib.xts_aes
Compiling module xil_defaultlib.AESL_axi_master_data0
Compiling module xil_defaultlib.AESL_axi_master_data1
Compiling module xil_defaultlib.AESL_axi_master_data2
Compiling module xil_defaultlib.AESL_axi_master_data4
Compiling module xil_defaultlib.AESL_axi_master_data3
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.apatb_xts_aes_top
Compiling module work.glbl
Built simulation snapshot xts_aes

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 13 14:25:56 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 13 14:25:56 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xts_aes/xsim_script.tcl
# xsim {xts_aes} -autoloadwcfg -tclbatch {xts_aes.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source xts_aes.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v: Read request address       6453 exceed AXI master data1 array depth:       2064
$finish called at time : 71605 ns : File "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" Line 691
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 13 14:26:02 2021...
0x6a 0x64 0x09b 0x7a 0x0e9 0x2b 0x0cc 0x098 0x32 0x55 0x34 0x0b8 0x0f3 0x4a 0x4f 0x0f9 0x09c 0x086 0x6a 0x44 0x0b 0x0df 0x0fa 0x0ff 0x0a2 0x0e0 0x0df 0x0c1 0x7c 0x09c 0x0b7 0x59 
0x4a 0x6c 0x11 0x78 0x0a 0x0cb 0x0fe 0x0ae 0x23 0x0ca 0x6d 0x0b7 0x2e 0x0fb 0x0d9 0x0f 0x4 0x080 0x24 0x6 0x0be 0x0fc 0x091 0x10 0x3f 0x19 0x75 0x082 0x29 0x78 0x0bf 0x088 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>set PATH= 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s xts_aes  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s xts_aes 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_add_round_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key58_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb_ram
INFO: [VRFC 10-311] analyzing module aes_expand_key58_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_get_round_key5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_get_round_key5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns841.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns841
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns84142_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns84142_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_roufYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_roufYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_staeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_staeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_240.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_240
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2_roujbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC_ram
INFO: [VRFC 10-311] analyzing module aes_process_2_roujbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_sequence_to_matr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sequence_to_matr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_shift_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_substitute_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_substitute_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xts_aes_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_aes_tweak_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V_ram
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data4_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_mux_42_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_mux_42_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_processedmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6_ram
INFO: [VRFC 10-311] analyzing module xts_aes_processedmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_bloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_bloc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_data
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xts_aes_ctrl_s_axi
Compiling module xil_defaultlib.xts_aes_data0_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data1_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data2_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data4_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data4_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data3_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.aes_expand_key58_bkb_ram
Compiling module xil_defaultlib.aes_expand_key58_bkb(DataWidth=1...
Compiling module xil_defaultlib.xts_aes_aes_tweak_V_ram
Compiling module xil_defaultlib.xts_aes_aes_tweak_V(DataWidth=16...
Compiling module xil_defaultlib.xts_aes_processedmb6_ram
Compiling module xil_defaultlib.xts_aes_processedmb6(DataWidth=1...
Compiling module xil_defaultlib.aes_process_1_staeOg_ram
Compiling module xil_defaultlib.aes_process_1_staeOg(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_2
Compiling module xil_defaultlib.aes_mix_columns84142
Compiling module xil_defaultlib.xts_aes_mux_42_16cud(ID=1,din0_W...
Compiling module xil_defaultlib.aes_shift_rows
Compiling module xil_defaultlib.aes_substitute_bytes
Compiling module xil_defaultlib.aes_get_round_key5
Compiling module xil_defaultlib.aes_add_round_key
Compiling module xil_defaultlib.aes_process_240
Compiling module xil_defaultlib.aes_process_2_roujbC_ram
Compiling module xil_defaultlib.aes_process_2_roujbC(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns841
Compiling module xil_defaultlib.aes_process_2
Compiling module xil_defaultlib.xts_aes_process_bloc
Compiling module xil_defaultlib.xts_aes_process_data
Compiling module xil_defaultlib.aes_process_1_roufYi_ram
Compiling module xil_defaultlib.aes_process_1_roufYi(DataWidth=1...
Compiling module xil_defaultlib.aes_mix_columns84142_1
Compiling module xil_defaultlib.aes_sequence_to_matr
Compiling module xil_defaultlib.aes_process_1
Compiling module xil_defaultlib.aes_expand_key
Compiling module xil_defaultlib.aes_expand_key58
Compiling module xil_defaultlib.xts_aes
Compiling module xil_defaultlib.AESL_axi_master_data0
Compiling module xil_defaultlib.AESL_axi_master_data1
Compiling module xil_defaultlib.AESL_axi_master_data2
Compiling module xil_defaultlib.AESL_axi_master_data4
Compiling module xil_defaultlib.AESL_axi_master_data3
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.apatb_xts_aes_top
Compiling module work.glbl
Built simulation snapshot xts_aes

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 13 14:30:52 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 13 14:30:52 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xts_aes/xsim_script.tcl
# xsim {xts_aes} -autoloadwcfg -tclbatch {xts_aes.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source xts_aes.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v: Read request address      10357 exceed AXI master data1 array depth:       2064
$finish called at time : 71125 ns : File "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" Line 691
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 13 14:30:58 2021...
0x6a 0x64 0x09b 0x7a 0x0e9 0x2b 0x0cc 0x098 0x32 0x55 0x34 0x0b8 0x0f3 0x4a 0x4f 0x0f9 0x09c 0x086 0x6a 0x44 0x0b 0x0df 0x0fa 0x0ff 0x0a2 0x0e0 0x0df 0x0c1 0x7c 0x09c 0x0b7 0x59 
0x4a 0x6c 0x11 0x78 0x0a 0x0cb 0x0fe 0x0ae 0x23 0x0ca 0x6d 0x0b7 0x2e 0x0fb 0x0d9 0x0f 0x4 0x080 0x24 0x6 0x0be 0x0fc 0x091 0x10 0x3f 0x19 0x75 0x082 0x29 0x78 0x0bf 0x088 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>set PATH= 

C:\Users\meghn\ECE527_Final_Project\HLS\AES-XTS\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s xts_aes  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xts_aes_top glbl -prj xts_aes.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s xts_aes 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_master_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_data3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/AESL_axi_slave_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_add_round_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_add_round_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key_exbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key_exbkb_ram
INFO: [VRFC 10-311] analyzing module aes_expand_key_exbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_expand_key_rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_expand_key_rcon_rom
INFO: [VRFC 10-311] analyzing module aes_expand_key_rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_get_round_key5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_get_round_key5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_mix_columns8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_mix_columns8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_roueOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_roueOg_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_roueOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_1_stadEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_1_stadEe_ram
INFO: [VRFC 10-311] analyzing module aes_process_1_stadEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_process_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_process_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_sequence_to_matr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sequence_to_matr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_shift_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/aes_substitute_bytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_substitute_bytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xts_aes_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_aes_tweak_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V_ram
INFO: [VRFC 10-311] analyzing module xts_aes_aes_tweak_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_ctrl_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_ctrl_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_data3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_throttl
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_read
INFO: [VRFC 10-311] analyzing module xts_aes_data3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_mix_columibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_mix_columibs_ram
INFO: [VRFC 10-311] analyzing module xts_aes_mix_columibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_multiplichbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_multiplichbi_ram
INFO: [VRFC 10-311] analyzing module xts_aes_multiplichbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_mux_42_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_mux_42_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_processedocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_processedocq_ram
INFO: [VRFC 10-311] analyzing module xts_aes_processedocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_bloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_bloc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_process_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_process_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes_s_boxes_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xts_aes_s_boxes_V_ram
INFO: [VRFC 10-311] analyzing module xts_aes_s_boxes_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xts_aes_ctrl_s_axi
Compiling module xil_defaultlib.xts_aes_data0_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data1_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data1_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data2_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data2_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_throttl_defa...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_decoder(DIN_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.xts_aes_data3_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.xts_aes_data3_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.xts_aes_multiplichbi_ram
Compiling module xil_defaultlib.xts_aes_multiplichbi(DataWidth=8...
Compiling module xil_defaultlib.xts_aes_s_boxes_V_ram
Compiling module xil_defaultlib.xts_aes_s_boxes_V(DataWidth=8,Ad...
Compiling module xil_defaultlib.xts_aes_mix_columibs_ram
Compiling module xil_defaultlib.xts_aes_mix_columibs(DataWidth=6...
Compiling module xil_defaultlib.aes_expand_key_exbkb_ram
Compiling module xil_defaultlib.aes_expand_key_exbkb(DataWidth=1...
Compiling module xil_defaultlib.xts_aes_aes_tweak_V_ram
Compiling module xil_defaultlib.xts_aes_aes_tweak_V(DataWidth=16...
Compiling module xil_defaultlib.xts_aes_processedocq_ram
Compiling module xil_defaultlib.xts_aes_processedocq(DataWidth=1...
Compiling module xil_defaultlib.aes_process_1_stadEe_ram
Compiling module xil_defaultlib.aes_process_1_stadEe(DataWidth=1...
Compiling module xil_defaultlib.xts_aes_mux_42_16cud(ID=1,din0_W...
Compiling module xil_defaultlib.aes_shift_rows
Compiling module xil_defaultlib.aes_mix_columns8
Compiling module xil_defaultlib.aes_get_round_key5
Compiling module xil_defaultlib.aes_substitute_bytes
Compiling module xil_defaultlib.aes_add_round_key
Compiling module xil_defaultlib.aes_process_2
Compiling module xil_defaultlib.xts_aes_process_bloc
Compiling module xil_defaultlib.xts_aes_process_data
Compiling module xil_defaultlib.aes_process_1_roueOg_ram
Compiling module xil_defaultlib.aes_process_1_roueOg(DataWidth=1...
Compiling module xil_defaultlib.aes_sequence_to_matr
Compiling module xil_defaultlib.aes_process_1
Compiling module xil_defaultlib.aes_expand_key_rcon_rom
Compiling module xil_defaultlib.aes_expand_key_rcon(DataWidth=8,...
Compiling module xil_defaultlib.aes_expand_key
Compiling module xil_defaultlib.xts_aes
Compiling module xil_defaultlib.AESL_axi_master_data0
Compiling module xil_defaultlib.AESL_axi_master_data1
Compiling module xil_defaultlib.AESL_axi_master_data2
Compiling module xil_defaultlib.AESL_axi_master_data3
Compiling module xil_defaultlib.AESL_axi_slave_ctrl
Compiling module xil_defaultlib.apatb_xts_aes_top
Compiling module work.glbl
Built simulation snapshot xts_aes

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xsim.dir/xts_aes/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 13 15:35:22 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 13 15:35:22 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xts_aes/xsim_script.tcl
# xsim {xts_aes} -autoloadwcfg -tclbatch {xts_aes.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source xts_aes.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [0.00%] @ "219425000"
// RTL Simulation : 2 / 2 [100.00%] @ "460255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 460295 ns : File "C:/Users/meghn/ECE527_Final_Project/HLS/AES-XTS/solution1/sim/verilog/xts_aes.autotb.v" Line 908
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 221.863 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 13 15:35:32 2021...
0x6a 0x64 0x09b 0x7a 0x0e9 0x2b 0x0cc 0x098 0x32 0x55 0x34 0x0b8 0x0f3 0x4a 0x4f 0x0f9 0x09c 0x086 0x6a 0x44 0x0b 0x0df 0x0fa 0x0ff 0x0a2 0x0e0 0x0df 0x0c1 0x7c 0x09c 0x0b7 0x59 
0x4a 0x6c 0x11 0x78 0x0a 0x0cb 0x0fe 0x0ae 0x23 0x0ca 0x6d 0x0b7 0x2e 0x0fb 0x0d9 0x0f 0x4 0x080 0x24 0x6 0x0be 0x0fc 0x091 0x10 0x3f 0x19 0x75 0x082 0x29 0x78 0x0bf 0x088 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
