{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493059205255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493059205255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 14:40:05 2017 " "Processing started: Mon Apr 24 14:40:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493059205255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1493059205255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW8_902912673 -c HW8_902912673 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW8_902912673 -c HW8_902912673 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1493059205255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1493059205895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1493059205895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplefifo.v 1 1 " "Found 1 design units, including 1 entities, in source file simplefifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleFIFO " "Found entity 1: simpleFIFO" {  } { { "simpleFIFO.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hw6_vga2pixel.v(110) " "Verilog HDL information at hw6_vga2pixel.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1493059219574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_vga2pixel.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_vga2pixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_vga2pixel " "Found entity 1: hw6_vga2pixel" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219574 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "hw6_transpose hw6_transpose.v(28) " "Verilog Module Declaration warning at hw6_transpose.v(28): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"hw6_transpose\"" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 28 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1493059219574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_transpose.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_transpose.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_transpose " "Found entity 1: hw6_transpose" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_top " "Found entity 1: hw6_top" {  } { { "hw6_top.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_tb " "Found entity 1: hw6_tb" {  } { { "hw6_tb.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_tb.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219584 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do hw6_ram.v(35) " "Verilog HDL Declaration warning at hw6_ram.v(35): \"do\" is SystemVerilog-2005 keyword" {  } { { "hw6_ram.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1493059219584 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do hw6_ram.v(37) " "Verilog HDL Declaration warning at hw6_ram.v(37): \"do\" is SystemVerilog-2005 keyword" {  } { { "hw6_ram.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v" 37 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1493059219584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_ram " "Found entity 1: hw6_ram" {  } { { "hw6_ram.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_pixel2vga.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_pixel2vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_pixel2vga " "Found entity 1: hw6_pixel2vga" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "hw6_edge hw6_edge.v(28) " "Verilog Module Declaration warning at hw6_edge.v(28): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"hw6_edge\"" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 28 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1493059219594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_edge " "Found entity 1: hw6_edge" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1493059219594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw6_top " "Elaborating entity \"hw6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1493059219774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6_vga2pixel hw6_vga2pixel:vga2pixel " "Elaborating entity \"hw6_vga2pixel\" for hierarchy \"hw6_vga2pixel:vga2pixel\"" {  } { { "hw6_top.v" "vga2pixel" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G_reg hw6_vga2pixel.v(42) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(42): object \"G_reg\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_reg hw6_vga2pixel.v(42) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(42): object \"B_reg\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HS_reg hw6_vga2pixel.v(43) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(43): object \"HS_reg\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HS_FP hw6_vga2pixel.v(131) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(131): object \"HS_FP\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HS_SY hw6_vga2pixel.v(132) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(132): object \"HS_SY\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HS_BP hw6_vga2pixel.v(133) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(133): object \"HS_BP\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VS_FP hw6_vga2pixel.v(137) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(137): object \"VS_FP\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VS_SY hw6_vga2pixel.v(138) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(138): object \"VS_SY\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VS_BP hw6_vga2pixel.v(139) " "Verilog HDL or VHDL warning at hw6_vga2pixel.v(139): object \"VS_BP\" assigned a value but never read" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hw6_vga2pixel.v(113) " "Verilog HDL assignment warning at hw6_vga2pixel.v(113): truncated value with size 32 to match size of target (11)" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hw6_vga2pixel.v(117) " "Verilog HDL assignment warning at hw6_vga2pixel.v(117): truncated value with size 32 to match size of target (10)" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hw6_vga2pixel.v(123) " "Verilog HDL assignment warning at hw6_vga2pixel.v(123): truncated value with size 32 to match size of target (10)" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hw6_vga2pixel.v(150) " "Verilog HDL assignment warning at hw6_vga2pixel.v(150): truncated value with size 32 to match size of target (1)" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hw6_vga2pixel.v(152) " "Verilog HDL assignment warning at hw6_vga2pixel.v(152): truncated value with size 32 to match size of target (1)" {  } { { "hw6_vga2pixel.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_vga2pixel.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_vga2pixel:vga2pixel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6_transpose hw6_transpose:transpose " "Elaborating entity \"hw6_transpose\" for hierarchy \"hw6_transpose:transpose\"" {  } { { "hw6_top.v" "transpose" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_transpose.v(115) " "Verilog HDL assignment warning at hw6_transpose.v(115): truncated value with size 32 to match size of target (9)" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_transpose:transpose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_transpose.v(120) " "Verilog HDL assignment warning at hw6_transpose.v(120): truncated value with size 32 to match size of target (9)" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_transpose:transpose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 hw6_transpose.v(122) " "Verilog HDL assignment warning at hw6_transpose.v(122): truncated value with size 32 to match size of target (18)" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_transpose:transpose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_transpose.v(132) " "Verilog HDL assignment warning at hw6_transpose.v(132): truncated value with size 32 to match size of target (9)" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_transpose:transpose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_transpose.v(137) " "Verilog HDL assignment warning at hw6_transpose.v(137): truncated value with size 32 to match size of target (9)" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_transpose:transpose"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 hw6_transpose.v(139) " "Verilog HDL assignment warning at hw6_transpose.v(139): truncated value with size 32 to match size of target (18)" {  } { { "hw6_transpose.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_transpose:transpose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6_ram hw6_transpose:transpose\|hw6_ram:ram " "Elaborating entity \"hw6_ram\" for hierarchy \"hw6_transpose:transpose\|hw6_ram:ram\"" {  } { { "hw6_transpose.v" "ram" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_transpose.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6_edge hw6_edge:edgedetect " "Elaborating entity \"hw6_edge\" for hierarchy \"hw6_edge:edgedetect\"" {  } { { "hw6_top.v" "edgedetect" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hw6_edge.v(170) " "Verilog HDL assignment warning at hw6_edge.v(170): truncated value with size 32 to match size of target (8)" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_edge.v(204) " "Verilog HDL assignment warning at hw6_edge.v(204): truncated value with size 32 to match size of target (9)" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_edge.v(209) " "Verilog HDL assignment warning at hw6_edge.v(209): truncated value with size 32 to match size of target (9)" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_edge.v(216) " "Verilog HDL assignment warning at hw6_edge.v(216): truncated value with size 32 to match size of target (9)" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hw6_edge.v(221) " "Verilog HDL assignment warning at hw6_edge.v(221): truncated value with size 32 to match size of target (9)" {  } { { "hw6_edge.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleFIFO hw6_edge:edgedetect\|simpleFIFO:fifo_1 " "Elaborating entity \"simpleFIFO\" for hierarchy \"hw6_edge:edgedetect\|simpleFIFO:fifo_1\"" {  } { { "hw6_edge.v" "fifo_1" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 simpleFIFO.v(93) " "Verilog HDL assignment warning at simpleFIFO.v(93): truncated value with size 32 to match size of target (9)" {  } { { "simpleFIFO.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect|simpleFIFO:fifo_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 simpleFIFO.v(105) " "Verilog HDL assignment warning at simpleFIFO.v(105): truncated value with size 32 to match size of target (9)" {  } { { "simpleFIFO.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219784 "|hw6_top|hw6_edge:edgedetect|simpleFIFO:fifo_1"}
{ "Warning" "WSGN_SEARCH_FILE" "hw6_shift_reg.v 1 1 " "Using design file hw6_shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hw6_shift_reg " "Found entity 1: hw6_shift_reg" {  } { { "hw6_shift_reg.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_shift_reg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493059219794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1493059219794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6_shift_reg hw6_edge:edgedetect\|hw6_shift_reg:shift_reg_1 " "Elaborating entity \"hw6_shift_reg\" for hierarchy \"hw6_edge:edgedetect\|hw6_shift_reg:shift_reg_1\"" {  } { { "hw6_edge.v" "shift_reg_1" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_edge.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6_pixel2vga hw6_pixel2vga:pixel2vga " "Elaborating entity \"hw6_pixel2vga\" for hierarchy \"hw6_pixel2vga:pixel2vga\"" {  } { { "hw6_top.v" "pixel2vga" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HS_FP hw6_pixel2vga.v(88) " "Verilog HDL or VHDL warning at hw6_pixel2vga.v(88): object \"HS_FP\" assigned a value but never read" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HS_BP hw6_pixel2vga.v(90) " "Verilog HDL or VHDL warning at hw6_pixel2vga.v(90): object \"HS_BP\" assigned a value but never read" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VS_FP hw6_pixel2vga.v(94) " "Verilog HDL or VHDL warning at hw6_pixel2vga.v(94): object \"VS_FP\" assigned a value but never read" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VS_BP hw6_pixel2vga.v(96) " "Verilog HDL or VHDL warning at hw6_pixel2vga.v(96): object \"VS_BP\" assigned a value but never read" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hw6_pixel2vga.v(78) " "Verilog HDL assignment warning at hw6_pixel2vga.v(78): truncated value with size 32 to match size of target (11)" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hw6_pixel2vga.v(82) " "Verilog HDL assignment warning at hw6_pixel2vga.v(82): truncated value with size 32 to match size of target (10)" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hw6_pixel2vga.v(140) " "Verilog HDL assignment warning at hw6_pixel2vga.v(140): truncated value with size 32 to match size of target (1)" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hw6_pixel2vga.v(142) " "Verilog HDL assignment warning at hw6_pixel2vga.v(142): truncated value with size 32 to match size of target (1)" {  } { { "hw6_pixel2vga.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219794 "|hw6_top|hw6_pixel2vga:pixel2vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleFIFO hw6_pixel2vga:pixel2vga\|simpleFIFO:fifo " "Elaborating entity \"simpleFIFO\" for hierarchy \"hw6_pixel2vga:pixel2vga\|simpleFIFO:fifo\"" {  } { { "hw6_pixel2vga.v" "fifo" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/hw6_pixel2vga.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1493059219794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 simpleFIFO.v(93) " "Verilog HDL assignment warning at simpleFIFO.v(93): truncated value with size 32 to match size of target (18)" {  } { { "simpleFIFO.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219804 "|hw6_top|hw6_pixel2vga:pixel2vga|simpleFIFO:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 simpleFIFO.v(105) " "Verilog HDL assignment warning at simpleFIFO.v(105): truncated value with size 32 to match size of target (18)" {  } { { "simpleFIFO.v" "" { Text "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/simpleFIFO.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493059219804 "|hw6_top|hw6_pixel2vga:pixel2vga|simpleFIFO:fifo"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/output_files/HW8_902912673.map.smsg " "Generated suppressed messages file C:/Users/Mike/Documents/Quartus/ECE 8813/HW8_902912673/output_files/HW8_902912673.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1493059219964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493059219994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 14:40:19 2017 " "Processing ended: Mon Apr 24 14:40:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493059219994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493059219994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493059219994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1493059219994 ""}
