/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [25:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [23:0] celloutsig_0_45z;
  wire [9:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_59z;
  wire [20:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_96z;
  wire [8:0] celloutsig_0_97z;
  wire [6:0] celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire [25:0] celloutsig_1_0z;
  wire [54:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(_00_ ? in_data[3] : celloutsig_0_2z);
  assign celloutsig_0_14z = !(celloutsig_0_8z ? celloutsig_0_7z : in_data[58]);
  assign celloutsig_0_40z = ~(celloutsig_0_0z | celloutsig_0_21z[16]);
  assign celloutsig_1_7z = ~(in_data[141] | celloutsig_1_3z);
  assign celloutsig_0_22z = ~(celloutsig_0_12z | celloutsig_0_19z[0]);
  assign celloutsig_0_9z = ~_01_;
  assign celloutsig_0_11z = ~celloutsig_0_4z[7];
  assign celloutsig_0_37z = ~((celloutsig_0_31z | celloutsig_0_25z) & celloutsig_0_7z);
  assign celloutsig_0_31z = ~((celloutsig_0_11z | celloutsig_0_15z) & celloutsig_0_16z[8]);
  assign celloutsig_0_33z = celloutsig_0_1z[8] | ~(celloutsig_0_25z);
  assign celloutsig_0_6z = _02_ | ~(celloutsig_0_1z[24]);
  assign celloutsig_1_2z = in_data[110] | ~(in_data[122]);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(in_data[147]);
  assign celloutsig_1_18z = in_data[139] | ~(celloutsig_1_7z);
  assign celloutsig_0_18z = celloutsig_0_7z | ~(celloutsig_0_12z);
  assign celloutsig_0_32z = celloutsig_0_15z | ~(_02_);
  assign celloutsig_0_23z = celloutsig_0_11z | celloutsig_0_0z;
  assign celloutsig_0_96z = celloutsig_0_62z[18:10] + celloutsig_0_29z[11:3];
  assign celloutsig_1_0z = in_data[191:166] + in_data[142:117];
  reg [4:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 5'h00;
    else _24_ <= celloutsig_0_1z[16:12];
  assign { _02_, _01_, _00_, _03_[1:0] } = _24_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 26'h0000000;
    else _04_ <= { celloutsig_1_0z[25:1], celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[49:47] / { 1'h1, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_56z = celloutsig_0_55z / { 1'h1, celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_9z };
  assign celloutsig_0_21z = { _01_, _00_, _03_[1], celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_9z } / { 1'h1, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z, _02_, _01_, _00_, _03_[1:0], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_0_24z = { _02_, _01_, _00_, _03_[1:0], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_23z } / { 1'h1, celloutsig_0_21z[12:4], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_0_35z = { in_data[10:6], celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_24z } >= { in_data[78:51], celloutsig_0_34z, celloutsig_0_33z };
  assign celloutsig_0_8z = celloutsig_0_1z[14:8] > { celloutsig_0_4z[7:2], celloutsig_0_2z };
  assign celloutsig_0_34z = { celloutsig_0_16z[7:2], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_16z } <= { celloutsig_0_16z[5:3], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_43z = celloutsig_0_3z <= celloutsig_0_24z[6:4];
  assign celloutsig_0_15z = { celloutsig_0_13z[4:2], celloutsig_0_9z } <= { celloutsig_0_4z[2:0], celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_27z[5:3] <= { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_0_0z = ! in_data[28:24];
  assign celloutsig_0_20z = celloutsig_0_17z[2] & ~(celloutsig_0_15z);
  assign celloutsig_0_98z = { celloutsig_0_16z[5:2], celloutsig_0_31z, celloutsig_0_54z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_19z };
  assign celloutsig_1_19z = _04_[24:0] % { 1'h1, celloutsig_1_11z[23:0] };
  assign celloutsig_0_36z = - { celloutsig_0_13z[4:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_55z = - { in_data[69:68], celloutsig_0_35z, celloutsig_0_2z };
  assign celloutsig_1_11z = - { celloutsig_1_0z[18:4], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, _04_ };
  assign celloutsig_0_26z = - { _00_, _03_[1:0] };
  assign celloutsig_1_1z = celloutsig_1_0z[24:15] | celloutsig_1_0z[23:14];
  assign celloutsig_0_19z = { celloutsig_0_1z[14:13], celloutsig_0_7z, celloutsig_0_0z } | { celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_4z[9:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_16z } | { in_data[90:76], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_54z = & { celloutsig_0_53z, celloutsig_0_43z };
  assign celloutsig_0_7z = ^ { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_4z = ^ { in_data[165:162], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_25z = ^ { celloutsig_0_16z[6:1], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_62z = { celloutsig_0_45z[16:1], celloutsig_0_59z, celloutsig_0_25z } >> celloutsig_0_1z[20:0];
  assign celloutsig_0_4z = { in_data[28:23], celloutsig_0_0z, celloutsig_0_3z } <<< { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_45z = { celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_21z } <<< { celloutsig_0_1z[21:0], celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_97z = { celloutsig_0_96z[7:2], celloutsig_0_17z } <<< celloutsig_0_96z;
  assign celloutsig_0_59z = celloutsig_0_56z - celloutsig_0_56z;
  assign celloutsig_0_1z = in_data[78:54] - { in_data[93:70], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[15:11], celloutsig_0_0z, celloutsig_0_6z } - { in_data[48:44], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_15z } - { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_27z = celloutsig_0_1z[15:5] - { celloutsig_0_3z[2:1], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_53z = { celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_43z } ~^ celloutsig_0_27z[8:0];
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_6z } ~^ { celloutsig_0_4z[8:1], celloutsig_0_11z };
  assign celloutsig_0_12z = ~((celloutsig_0_4z[7] & _02_) | celloutsig_0_3z[2]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[20] & celloutsig_0_0z) | celloutsig_0_1z[14]);
  assign _03_[4:2] = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[120:96], out_data[40:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
