// Seed: 4274798300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  assign id_1 = id_4 == 1;
  always #1 id_1 <= 1'b0;
  assign id_1 = 1;
  tri1 id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  initial begin : LABEL_0
    id_6 = 1 == 1;
    $display;
  end
endmodule
