
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003370                       # Number of seconds simulated
sim_ticks                                  3369766158                       # Number of ticks simulated
final_tick                               574872689277                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336796                       # Simulator instruction rate (inst/s)
host_op_rate                                   433405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 264164                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953256                       # Number of bytes of host memory used
host_seconds                                 12756.34                       # Real time elapsed on the host
sim_insts                                  4296290070                       # Number of instructions simulated
sim_ops                                    5528660892                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        37504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               224384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       114304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            114304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1065                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1753                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             893                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  893                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       569772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40453846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       531788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6153543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       607757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6647346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       493803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11129556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                66587410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       569772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       531788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       607757                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       493803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2203120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33920455                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33920455                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33920455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       569772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40453846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       531788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6153543                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       607757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6647346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       493803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11129556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              100507864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8080975                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873276                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509275                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185571                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415577                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373508                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207353                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15975619                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873276                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580861                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908357                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        398624                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667764                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7793295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4504034     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163901      2.10%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298803      3.83%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280032      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457155      5.87%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475811      6.11%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113660      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85647      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414252     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7793295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355561                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.976942                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491662                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       386701                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181024                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12860                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721038                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314238                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17877118                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721038                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640260                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         142553                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44448                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043611                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       201376                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17394188                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         69418                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23106861                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79189639                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79189639                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8193811                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2047                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           543949                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9724                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       193384                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16445396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842951                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18712                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5020261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13753302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7793295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841701                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2732394     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1446298     18.56%     53.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1253842     16.09%     69.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774153      9.93%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807124     10.36%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472878      6.07%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211558      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56108      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38940      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7793295                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54711     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17685     21.43%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10133     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861434     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109552      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375788     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495177      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842951                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.713030                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005962                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35580437                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21467709                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13380305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925480                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34639                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781209                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143805                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721038                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          86925                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5359                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16447401                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666163                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582746                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577635                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280784                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265315                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763697                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048707                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482913                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.680198                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395903                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13380305                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217615                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20096417                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.655779                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408909                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075687                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185866                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7072257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308662                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3275637     46.32%     46.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494429     21.13%     67.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833686     11.79%     79.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284464      4.02%     83.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272465      3.85%     87.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113681      1.61%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298117      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88606      1.25%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411172      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7072257                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411172                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23108550                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33616607                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 287680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.808097                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.808097                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.237475                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.237475                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62783138                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548445                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18401647                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8080975                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2994105                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2442127                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201365                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1255080                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1164547                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321327                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8911                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2991936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16446513                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2994105                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1485874                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3647139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1067287                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        487403                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1476433                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7990006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4342867     54.35%     54.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          240561      3.01%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          446940      5.59%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          449128      5.62%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          277412      3.47%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223768      2.80%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          139283      1.74%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          130040      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1740007     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7990006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370513                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035214                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3121093                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       481746                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3502206                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21752                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        863208                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       505406                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19716470                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        863208                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3348938                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          95486                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        76231                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3291838                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       314301                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19003484                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130806                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26707014                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88624397                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88624397                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16450000                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10256945                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1620                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           880134                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1756613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       892491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11563                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       294457                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17905308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14241405                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28216                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6085479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18609794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7990006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782402                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896866                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2730871     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1743082     21.82%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1143679     14.31%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       753145      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       795846      9.96%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380010      4.76%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       305164      3.82%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68560      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69649      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7990006                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88688     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16733     13.69%     86.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16800     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11913180     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191165      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1619      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1377850      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       757591      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14241405                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762337                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122221                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36623250                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23994062                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13912379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14363626                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        45002                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       684398                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213265                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        863208                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48612                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8677                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17908555                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1756613                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       892491                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1620                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237639                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14050169                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1313573                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       191233                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2053003                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1991518                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            739430                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738672                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13916916                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13912379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8862988                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25433778                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721621                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348473                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9580183                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11795682                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6112877                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203537                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7126797                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655117                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2697895     37.86%     37.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2000421     28.07%     65.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       831641     11.67%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       413950      5.81%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       412435      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166377      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167284      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89552      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       347242      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7126797                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9580183                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11795682                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1751431                       # Number of memory references committed
system.switch_cpus1.commit.loads              1072209                       # Number of loads committed
system.switch_cpus1.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1702454                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10627047                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243246                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       347242                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24688114                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36680982                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  90969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9580183                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11795682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9580183                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843509                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843509                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185523                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185523                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63110587                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19335240                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18118909                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8080975                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3047032                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2488390                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       204356                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1264637                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1197147                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          312815                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8962                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3147453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16544557                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3047032                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1509962                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3584299                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1063010                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        465417                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1532452                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        79179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8054162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4469863     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          293233      3.64%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          441952      5.49%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          304774      3.78%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          213690      2.65%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          207580      2.58%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          125275      1.56%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          269260      3.34%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1728535     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8054162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377062                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047347                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3238671                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       487678                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3420611                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50413                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        856776                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       510603                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          302                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19798722                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        856776                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3421825                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47419                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       176467                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3284228                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       267436                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19201426                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        111408                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26946325                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89356166                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89356166                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16551932                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10394364                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3421                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1650                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           800971                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1757333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       896354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10771                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       264178                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17889213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14277558                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28512                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5980864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18294599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8054162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772693                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2884558     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1613916     20.04%     55.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1159370     14.39%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       771383      9.58%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       779148      9.67%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       374357      4.65%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       333077      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62910      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75443      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8054162                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77749     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15413     14.10%     85.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16171     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11944165     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       180183      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1402230      9.82%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       749336      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14277558                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766811                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             109333                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36747121                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23873410                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13881896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14386891                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45339                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       681824                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       212344                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        856776                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24388                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4702                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17892509                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1757333                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       896354                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1650                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3997                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       235642                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14015170                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1311291                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262386                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2042692                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1992325                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            731401                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734341                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13887960                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13881896                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8990797                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25536925                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717849                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352070                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9623468                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11862320                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6030203                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       205803                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7197386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648143                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174722                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2756468     38.30%     38.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2060561     28.63%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       778768     10.82%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       436610      6.07%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       366893      5.10%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165017      2.29%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       157611      2.19%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107594      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       367864      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7197386                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9623468                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11862320                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1759519                       # Number of memory references committed
system.switch_cpus2.commit.loads              1075509                       # Number of loads committed
system.switch_cpus2.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1721019                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10679218                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245358                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       367864                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24722045                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36642434                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9623468                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11862320                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9623468                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839715                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839715                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190880                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190880                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62944748                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19311795                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18208137                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3288                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8080975                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2959429                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2407824                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198756                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1223489                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1160129                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          300727                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8772                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3264629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16159586                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2959429                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1460856                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3390488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1020782                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        483609                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1594967                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        78965                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7957442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.502502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.305407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4566954     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          181392      2.28%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          236079      2.97%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          357137      4.49%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          350061      4.40%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          264475      3.32%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153911      1.93%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          236997      2.98%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1610436     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7957442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366222                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999707                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3374307                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       474062                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3264593                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25966                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        818512                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       500900                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19318477                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        818512                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3553224                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          94924                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       118225                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3107512                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       265043                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18749325                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           79                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114002                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26124600                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87304949                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87304949                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16178821                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9945758                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3940                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2220                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           762387                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1741000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       917858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17718                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       275327                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17422325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14003446                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26525                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5708025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17371571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7957442                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759792                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898499                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2762497     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1748351     21.97%     56.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1123696     14.12%     70.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       773343      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       725200      9.11%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       385055      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       284077      3.57%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84647      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70576      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7957442                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          68383     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14383     14.46%     83.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16685     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11652909     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197648      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1580      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1381510      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       769799      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14003446                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732891                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              99451                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36090309                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23134181                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13605162                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14102897                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47748                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       673421                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233671                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        818512                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54438                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9325                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17426079                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1741000                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       917858                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2174                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       233901                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13730411                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1299271                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       273034                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2050811                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1922697                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            751540                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699103                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13608824                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13605162                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8735818                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24542309                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683604                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.355949                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9475166                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11645613                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5780483                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       201799                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7138930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631283                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154673                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2747069     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2054672     28.78%     67.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       757256     10.61%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       432878      6.06%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360623      5.05%     88.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       173710      2.43%     91.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179706      2.52%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75611      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       357405      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7138930                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9475166                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11645613                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1751762                       # Number of memory references committed
system.switch_cpus3.commit.loads              1067575                       # Number of loads committed
system.switch_cpus3.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1670428                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10496802                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       237644                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       357405                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24207621                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35671199                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 123533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9475166                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11645613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9475166                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852858                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852858                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172528                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172528                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61779655                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18791330                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17847553                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3160                       # number of misc regfile writes
system.l20.replacements                          1080                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          255025                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33848                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.534419                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5519.852754                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.910223                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   549.906617                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    2                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26681.330406                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.168453                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.016782                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.814250                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3962                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3962                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1469                       # number of Writeback hits
system.l20.Writeback_hits::total                 1469                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3962                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3962                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3962                       # number of overall hits
system.l20.overall_hits::total                   3962                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1065                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1080                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1065                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1080                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1065                       # number of overall misses
system.l20.overall_misses::total                 1080                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2422204                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    168655995                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      171078199                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2422204                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    168655995                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       171078199                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2422204                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    168655995                       # number of overall miss cycles
system.l20.overall_miss_latency::total      171078199                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5027                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5042                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1469                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1469                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5027                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5042                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5027                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5042                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.211856                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.214201                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.211856                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.214201                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.211856                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.214201                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 161480.266667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158362.436620                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158405.739815                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 161480.266667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158362.436620                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158405.739815                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 161480.266667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158362.436620                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158405.739815                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 303                       # number of writebacks
system.l20.writebacks::total                      303                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1065                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1080                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1065                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1080                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1065                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1080                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2251643                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    156501165                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    158752808                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2251643                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    156501165                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    158752808                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2251643                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    156501165                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    158752808                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.211856                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.214201                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.211856                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.214201                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.211856                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.214201                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150109.533333                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146949.450704                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146993.340741                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150109.533333                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146949.450704                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146993.340741                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150109.533333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146949.450704                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146993.340741                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           176                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          463838                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32944                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.079590                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6710.335748                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.958864                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    82.828760                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           100.209963                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25860.666666                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.204783                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.002528                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003058                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.789205                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3640                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3640                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1109                       # number of Writeback hits
system.l21.Writeback_hits::total                 1109                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3640                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3640                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3640                       # number of overall hits
system.l21.overall_hits::total                   3640                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          162                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  176                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          162                       # number of demand (read+write) misses
system.l21.demand_misses::total                   176                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          162                       # number of overall misses
system.l21.overall_misses::total                  176                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2649984                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     25673144                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       28323128                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2649984                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     25673144                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        28323128                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2649984                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     25673144                       # number of overall miss cycles
system.l21.overall_miss_latency::total       28323128                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3802                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3816                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1109                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1109                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3802                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3802                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.042609                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.046122                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.042609                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.046122                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.042609                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.046122                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 189284.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 158476.197531                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 160926.863636                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 189284.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 158476.197531                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 160926.863636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 189284.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 158476.197531                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 160926.863636                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 168                       # number of writebacks
system.l21.writebacks::total                      168                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          162                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             176                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          162                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              176                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          162                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             176                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2490614                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     23794451                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     26285065                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2490614                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     23794451                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     26285065                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2490614                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     23794451                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     26285065                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042609                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.046122                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.042609                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.046122                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.042609                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.046122                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       177901                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146879.327160                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 149346.960227                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       177901                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 146879.327160                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 149346.960227                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       177901                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 146879.327160                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 149346.960227                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           191                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          390020                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32959                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.833490                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9115.222449                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.315455                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    86.424677                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           156.702878                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         23394.334541                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.278175                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000467                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.002637                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004782                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.713938                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3020                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3020                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1039                       # number of Writeback hits
system.l22.Writeback_hits::total                 1039                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3020                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3020                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3020                       # number of overall hits
system.l22.overall_hits::total                   3020                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          175                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  191                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          175                       # number of demand (read+write) misses
system.l22.demand_misses::total                   191                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          175                       # number of overall misses
system.l22.overall_misses::total                  191                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2587863                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     30489999                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       33077862                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2587863                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     30489999                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        33077862                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2587863                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     30489999                       # number of overall miss cycles
system.l22.overall_miss_latency::total       33077862                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3195                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3211                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1039                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1039                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3195                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3211                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3195                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3211                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054773                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.059483                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054773                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.059483                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054773                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.059483                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 161741.437500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 174228.565714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 173182.523560                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 161741.437500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 174228.565714                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 173182.523560                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 161741.437500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 174228.565714                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 173182.523560                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 177                       # number of writebacks
system.l22.writebacks::total                      177                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          175                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             191                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          175                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              191                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          175                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             191                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2405629                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     28492964                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     30898593                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2405629                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     28492964                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     30898593                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2405629                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     28492964                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     30898593                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054773                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.059483                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054773                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.059483                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054773                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.059483                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150351.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 162816.937143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 161772.738220                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150351.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 162816.937143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 161772.738220                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150351.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 162816.937143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 161772.738220                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           306                       # number of replacements
system.l23.tagsinuse                     32767.933781                       # Cycle average of tags in use
system.l23.total_refs                          733703                       # Total number of references to valid blocks.
system.l23.sampled_refs                         33074                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.183679                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13029.849610                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966424                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   155.106937                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    5                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         19565.010809                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397639                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.004733                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000153                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.597077                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4641                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4641                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2658                       # number of Writeback hits
system.l23.Writeback_hits::total                 2658                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4641                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4641                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4641                       # number of overall hits
system.l23.overall_hits::total                   4641                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          293                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          293                       # number of demand (read+write) misses
system.l23.demand_misses::total                   306                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          293                       # number of overall misses
system.l23.overall_misses::total                  306                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1853092                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     44718605                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       46571697                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1853092                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     44718605                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        46571697                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1853092                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     44718605                       # number of overall miss cycles
system.l23.overall_miss_latency::total       46571697                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4934                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4947                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2658                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2658                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4934                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4947                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4934                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4947                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.059384                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.061856                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.059384                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.061856                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.059384                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.061856                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152623.225256                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152195.088235                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152623.225256                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152195.088235                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 142545.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152623.225256                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152195.088235                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 245                       # number of writebacks
system.l23.writebacks::total                      245                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          293                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     41372496                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     43078003                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     41372496                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     43078003                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1705507                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     41372496                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     43078003                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.059384                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.061856                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.059384                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.061856                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.059384                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.061856                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141203.058020                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140777.787582                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141203.058020                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140777.787582                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 131192.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141203.058020                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140777.787582                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.910172                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699860                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.723247                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.910172                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023895                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868446                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667746                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667746                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667746                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667746                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667746                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667746                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3111952                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3111952                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3111952                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3111952                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3111952                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3111952                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667764                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 172886.222222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 172886.222222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 172886.222222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 172886.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 172886.222222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 172886.222222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2437481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2437481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2437481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2437481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2437481                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2437481                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162498.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162498.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162498.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5027                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937933                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5283                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42388.402991                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.891216                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.108784                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776919                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223081                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069576                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069576                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506516                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506516                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14624                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14624                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14624                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14624                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14624                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14624                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1178031493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1178031493                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1178031493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1178031493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1178031493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1178031493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084200                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084200                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521140                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007017                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007017                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005801                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005801                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005801                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005801                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80554.669926                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80554.669926                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80554.669926                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80554.669926                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80554.669926                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80554.669926                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1469                       # number of writebacks
system.cpu0.dcache.writebacks::total             1469                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9597                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9597                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9597                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9597                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9597                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5027                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5027                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5027                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    196626511                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196626511                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196626511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196626511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196626511                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196626511                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001994                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001994                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001994                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001994                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39114.086135                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39114.086135                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39114.086135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39114.086135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39114.086135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39114.086135                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958812                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086116101                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345823.112311                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958812                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022370                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1476417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1476417                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1476417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1476417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1476417                       # number of overall hits
system.cpu1.icache.overall_hits::total        1476417                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3288617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3288617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3288617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3288617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3288617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3288617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1476433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1476433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1476433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1476433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1476433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1476433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 205538.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 205538.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 205538.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 205538.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 205538.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 205538.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2679654                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2679654                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2679654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2679654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2679654                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2679654                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191403.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191403.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191403.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3802                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166237361                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4058                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40965.342780                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.328324                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.671676                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856751                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143249                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1001646                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1001646                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       676033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        676033                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1620                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1677679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1677679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1677679                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1677679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9892                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9892                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9892                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9892                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9892                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9892                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    338306493                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    338306493                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    338306493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    338306493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    338306493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    338306493                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1011538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1011538                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       676033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       676033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1687571                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1687571                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1687571                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1687571                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009779                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009779                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34200.009402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34200.009402                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34200.009402                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34200.009402                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34200.009402                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34200.009402                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1109                       # number of writebacks
system.cpu1.dcache.writebacks::total             1109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6090                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6090                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6090                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6090                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3802                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3802                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     50605385                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     50605385                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     50605385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50605385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     50605385                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50605385                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13310.201210                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13310.201210                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13310.201210                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13310.201210                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13310.201210                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13310.201210                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.315401                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089473717                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358168.218615                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.315401                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024544                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739288                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1532430                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1532430                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1532430                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1532430                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1532430                       # number of overall hits
system.cpu2.icache.overall_hits::total        1532430                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3867954                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3867954                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3867954                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3867954                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3867954                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3867954                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1532452                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1532452                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1532452                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1532452                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1532452                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1532452                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 175816.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 175816.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 175816.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 175816.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 175816.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 175816.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2604048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2604048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2604048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2604048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2604048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2604048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       162753                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       162753                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       162753                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       162753                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       162753                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       162753                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3195                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161267412                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3451                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46730.632280                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.175166                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.824834                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       997729                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         997729                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       680722                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        680722                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1648                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1648                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1644                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1644                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1678451                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1678451                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1678451                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1678451                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6441                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6441                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6441                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6441                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6441                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6441                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    188430972                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    188430972                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    188430972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    188430972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    188430972                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    188430972                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1004170                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1004170                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       680722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       680722                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1684892                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1684892                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1684892                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1684892                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006414                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006414                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003823                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003823                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003823                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003823                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29254.925012                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29254.925012                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29254.925012                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29254.925012                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29254.925012                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29254.925012                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu2.dcache.writebacks::total             1039                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3246                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3246                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3246                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3246                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3246                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3246                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3195                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3195                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3195                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3195                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3195                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3195                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     55087027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     55087027                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     55087027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     55087027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     55087027                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     55087027                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17241.635994                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17241.635994                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17241.635994                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17241.635994                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17241.635994                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17241.635994                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966381                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086648143                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190822.868952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966381                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1594948                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1594948                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1594948                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1594948                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1594948                       # number of overall hits
system.cpu3.icache.overall_hits::total        1594948                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2881025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2881025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2881025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2881025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1594967                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1594967                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1594967                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1594967                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1594967                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1594967                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151632.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151632.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151632.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1866092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1866092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1866092                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 143545.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 143545.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4934                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170753150                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5190                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              32900.414258                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.479863                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.520137                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884687                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115313                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988184                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988184                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       680533                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        680533                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1674                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1674                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1580                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1580                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1668717                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1668717                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1668717                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1668717                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12543                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12543                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12950                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12950                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12950                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    386536083                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    386536083                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59718340                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59718340                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    446254423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    446254423                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    446254423                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    446254423                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1000727                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1000727                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       680940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       680940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1681667                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1681667                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1681667                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1681667                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012534                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012534                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000598                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000598                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007701                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007701                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007701                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007701                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30816.876585                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30816.876585                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 146728.108108                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 146728.108108                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34459.801004                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34459.801004                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34459.801004                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34459.801004                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         6385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets         6385                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2658                       # number of writebacks
system.cpu3.dcache.writebacks::total             2658                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7609                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7609                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8016                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8016                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8016                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8016                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4934                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4934                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4934                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4934                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4934                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4934                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     82973790                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     82973790                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     82973790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     82973790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     82973790                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     82973790                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16816.738954                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16816.738954                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16816.738954                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16816.738954                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16816.738954                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16816.738954                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
