/********************************************************************
*
* COMPUTE_CLUSTER0_CLEC INTERRUPT MAP. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_COMPUTE_CLUSTER0_CLEC_INTERRUPT_MAP_H_
#define CSLR_COMPUTE_CLUSTER0_CLEC_INTERRUPT_MAP_H_

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: COMPUTE_CLUSTER0_CLEC
*/

#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_CORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR0_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_CORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR0_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_UNCORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR0_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR0_UNCORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR0_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_CORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR1_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_CORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR1_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_UNCORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR1_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR1_UNCORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR1_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_CORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_CORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_UNCORRECTED_ERR_LEVEL_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_ECCAGGR2_UNCORRECTED_ERR_PULSE_A72SS0_CORE0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_EVENTO_IN_A72SS0_CORE0_CPU_EVNTO_0                        (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_PBIST_CPU_INTR_A72SS0_CORE0_DFT_PBIST_SAFETY_ERROR_0      (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_ARM_0_PBIST_SAFETY_INTR_A72SS0_CORE0_DFT_PBIST_SAFETY_ERROR_0   (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_4_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_LEVEL_C71SS0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_4_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_PULSE_C71SS0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_4_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_LEVEL_C71SS0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_4_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_PULSE_C71SS0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_4_PBIST_CPU_INTR_C71SS0_DFT_PBIST_CPU_0                     (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_4_PBIST_SAFETY_INTR_C71SS0_DFT_PBIST_SAFETY_ERROR_0         (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_0             (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CFG_ECC_AGGR_CORRECTED_ERR_LVL_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CFG_ECC_AGGR_CORRECTED_ERR_PLS_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CFG_ECC_AGGR_CORR_ERR_PLS_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CFG_ECC_AGGR_UNCORRECTED_ERR_LVL_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CFG_ECC_AGGR_UNCORRECTED_ERR_PLS_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_PLS_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CTL_ECC_AGGR_CORRECTED_ERR_LVL_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CTL_ECC_AGGR_CORRECTED_ERR_PLS_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CTL_ECC_AGGR_CORR_ERR_PLS_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CTL_ECC_AGGR_UNCORRECTED_ERR_LVL_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_CTL_ECC_AGGR_UNCORRECTED_ERR_PLS_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_PLS_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_VBUS_ECC_AGGR_CORRECTED_ERR_LVL_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_VBUS_ECC_AGGR_CORRECTED_ERR_PLS_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_VBUS_ECC_AGGR_CORR_ERR_PLS_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_VBUS_ECC_AGGR_UNCORRECTED_ERR_LVL_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DDRSS0_VBUS_ECC_AGGR_UNCORRECTED_ERR_PLS_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_PLS_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_COMPLETE_COMPUTE_CLUSTER0_CORE_CORE_DRU_COMPLETE_0          (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_ERROR_COMPUTE_CLUSTER0_CORE_CORE_DRU_ERROR_0                (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_PROT_ERR_COMPUTE_CLUSTER0_CORE_CORE_DRU_PROT_ERR_0          (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_CORR_LEVEL_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_CORR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_CORR_PULSE_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_CORR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_UNCORR_LEVEL_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_UNCORR_LEVEL_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_GIC500SS_ECC_AGGR_UNCORR_PULSE_COMPUTE_CLUSTER0_GIC500SS_ECC_AGGR_UNCORR_PULSE_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_0            (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_PBIST_CPU_INTR_COMPUTE_CLUSTER0_PBIST_WRAP_DFT_PBIST_CPU_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_PBIST_SAFETY_INTR_COMPUTE_CLUSTER0_PBIST_WRAP_DFT_PBIST_SAFETY_ERROR_0 (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CTRL_MMR0_IPC_SET0_IPC_SET_IPCFG_0                (0U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_1             (1U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_COMPLETE_COMPUTE_CLUSTER0_CORE_CORE_DRU_COMPLETE_1          (1U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_ERROR_COMPUTE_CLUSTER0_CORE_CORE_DRU_ERROR_1                (1U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_1            (1U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_2             (2U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_COMPLETE_COMPUTE_CLUSTER0_CORE_CORE_DRU_COMPLETE_2          (2U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_ERROR_COMPUTE_CLUSTER0_CORE_CORE_DRU_ERROR_2                (2U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_2            (2U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_RTI16_INTR_WWD_0                                  (2U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_3             (3U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_COMPLETE_COMPUTE_CLUSTER0_CORE_CORE_DRU_COMPLETE_3          (3U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_ERROR_COMPUTE_CLUSTER0_CORE_CORE_DRU_ERROR_3                (3U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_3            (3U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_4             (4U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_COMPLETE_COMPUTE_CLUSTER0_CORE_CORE_DRU_COMPLETE_4          (4U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_DRU_ERROR_COMPUTE_CLUSTER0_CORE_CORE_DRU_ERROR_4                (4U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_4            (4U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_5             (5U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_5            (5U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_6             (6U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_6            (6U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_7             (7U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_7            (7U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_8             (8U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_8            (8U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_9             (9U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_9            (9U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_10            (10U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_10           (10U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_11            (11U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_11           (11U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_12            (12U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_12           (12U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_13            (13U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_13           (13U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_14            (14U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_14           (14U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_C7X_COREPAC4_IPC_EVENT_IN_C71SS0_C7X_MSMC_IPC_EVT_15            (15U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_15           (15U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_16           (16U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_17           (17U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_18           (18U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_19           (19U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_20           (20U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_21           (21U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_22           (22U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_23           (23U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_24           (24U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_25           (25U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_26           (26U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_27           (27U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_28           (28U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_29           (29U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_30           (30U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_MSMC_EVENT_IN_COMPUTE_CLUSTER0_CORE_CORE_MSMC_INTR_31           (31U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ESM0_ESM_INT_CFG_LVL_0                            (32U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ESM0_ESM_INT_HI_LVL_0                             (33U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ESM0_ESM_INT_LOW_LVL_0                            (34U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MMCSD0_EMMCSS_INTR_0                              (35U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MMCSD1_EMMCSDSS_INTR_0                            (36U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MMCSD2_EMMCSDSS_INTR_0                            (37U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_EXT_INTN_GLUE_EXT_INT_LVL_0             (39U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPMC0_GPMC_SINTERRUPT_0                           (40U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ELM0_ELM_POROCPSINTERRUPT_LVL_0                   (41U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_SA2_UL0_SA_UL_PKA_0                               (42U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_SA2_UL0_SA_UL_TRNG_0                              (43U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CPSW0_STAT_PEND_0                                 (46U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CPSW0_MDIO_PEND_0                                 (47U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CPSW0_EVNT_PEND_0                                 (48U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UFS0_UFS_INTR_0                                   (49U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_GPU_GPIO_REQACK_GLUE_GPU_GPIO_REQINT_LVL_0 (54U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_GPU_GPIO_REQACK_GLUE_GPU_GPIO_ACKINT_LVL_0 (55U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPU0_MISC_0_IRQ_0                                 (56U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_0                  (64U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_1                  (65U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_2                  (66U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_3                  (67U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_4                  (68U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_5                  (69U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_6                  (70U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_7                  (71U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_8                  (72U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_9                  (73U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_10                 (74U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_11                 (75U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_12                 (76U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_13                 (77U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_14                 (78U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_15                 (79U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_16                 (80U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_17                 (81U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_18                 (82U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_19                 (83U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_20                 (84U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_21                 (85U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_22                 (86U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_23                 (87U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_24                 (88U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_25                 (89U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_26                 (90U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_27                 (91U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_28                 (92U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_29                 (93U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_30                 (94U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_31                 (95U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_32                 (96U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_33                 (97U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_34                 (98U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_35                 (99U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_36                 (100U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_37                 (101U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_38                 (102U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_39                 (103U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_40                 (104U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_41                 (105U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_42                 (106U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_43                 (107U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_44                 (108U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_45                 (109U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_46                 (110U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_47                 (111U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_48                 (112U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_49                 (113U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_50                 (114U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_51                 (115U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_52                 (116U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_53                 (117U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_54                 (118U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_55                 (119U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_56                 (120U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_57                 (121U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_58                 (122U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_59                 (123U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_60                 (124U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_61                 (125U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_62                 (126U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_63                 (127U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_0                                        (128U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_1                                        (129U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_2                                        (130U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_3                                        (131U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_4                                        (132U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_5                                        (133U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_6                                        (134U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_IRQ_7                                        (135U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_0                                        (136U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_1                                        (137U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_2                                        (138U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_3                                        (139U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_4                                        (140U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_5                                        (141U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_6                                        (142U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_IRQ_7                                        (143U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_OTGIRQ_0                                     (152U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_OTGIRQ_0                                     (153U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN0_MCANSS_MCAN_LVL_INT_0                       (156U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN0_MCANSS_MCAN_LVL_INT_1                       (157U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN0_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (158U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN1_MCANSS_MCAN_LVL_INT_0                       (159U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN1_MCANSS_MCAN_LVL_INT_1                       (160U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN1_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (161U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN2_MCANSS_MCAN_LVL_INT_0                       (162U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN2_MCANSS_MCAN_LVL_INT_1                       (163U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN2_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (164U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN3_MCANSS_MCAN_LVL_INT_0                       (165U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN3_MCANSS_MCAN_LVL_INT_1                       (166U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN3_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (167U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN4_MCANSS_MCAN_LVL_INT_0                       (168U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN4_MCANSS_MCAN_LVL_INT_1                       (169U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN4_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (170U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN5_MCANSS_MCAN_LVL_INT_0                       (171U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN5_MCANSS_MCAN_LVL_INT_1                       (172U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN5_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (173U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN6_MCANSS_MCAN_LVL_INT_0                       (174U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN6_MCANSS_MCAN_LVL_INT_1                       (175U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN6_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (176U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN7_MCANSS_MCAN_LVL_INT_0                       (177U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN7_MCANSS_MCAN_LVL_INT_1                       (178U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN7_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (179U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_TX_IF0_CSI_INTERRUPT_0                        (180U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_TX_IF0_CSI_LEVEL_0                            (181U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_RX_IF0_CSI_IRQ_0                              (184U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_RX_IF0_CSI_ERR_IRQ_0                          (185U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_RX_IF0_CSI_LEVEL_0                            (186U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_RX_IF1_CSI_IRQ_0                              (188U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_RX_IF1_CSI_ERR_IRQ_0                          (189U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CSI_RX_IF1_CSI_LEVEL_0                            (190U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_0                  (200U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_1                  (201U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_2                  (202U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_3                  (203U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_4                  (204U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPAC0_INTD_0_SYSTEM_INTR_LEVEL_5                  (205U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DMPAC0_INTD_0_SYSTEM_INTR_LEVEL_0                 (206U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DMPAC0_INTD_0_SYSTEM_INTR_LEVEL_1                 (207U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPFE0_CCDC_INTR_PEND_0                            (210U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_VPFE0_RAT_EXP_INTR_0                              (211U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DECODER0_IRQ_0                                    (212U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ENCODER0_IRQ_0                                    (213U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI0_INTR_SPI_0                                 (216U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI1_INTR_SPI_0                                 (217U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI2_INTR_SPI_0                                 (218U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI3_INTR_SPI_0                                 (219U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI4_INTR_SPI_0                                 (220U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI5_INTR_SPI_0                                 (221U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI6_INTR_SPI_0                                 (222U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCSPI7_INTR_SPI_0                                 (223U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART0_USART_IRQ_0                                 (224U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART1_USART_IRQ_0                                 (225U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART2_USART_IRQ_0                                 (226U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART3_USART_IRQ_0                                 (227U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART4_USART_IRQ_0                                 (228U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART5_USART_IRQ_0                                 (229U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART6_USART_IRQ_0                                 (230U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART7_USART_IRQ_0                                 (231U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C0_POINTRPEND_0                                 (232U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C1_POINTRPEND_0                                 (233U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C2_POINTRPEND_0                                 (234U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C3_POINTRPEND_0                                 (235U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C4_POINTRPEND_0                                 (236U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C5_POINTRPEND_0                                 (237U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I2C6_POINTRPEND_0                                 (238U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_RTI0_INTR_WWD_0                                   (240U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_RTI1_INTR_WWD_0                                   (241U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DDR0_DDRSS_CONTROLLER_0                           (248U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DDR0_DDRSS_V2A_OTHER_ERR_LVL_0                    (249U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DDR0_DDRSS_HS_PHY_GLOBAL_ERROR_0                  (250U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DDR0_DDRSS_PLL_FREQ_CHANGE_REQ_0                  (251U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER0_INTR_PEND_0                                (256U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER1_INTR_PEND_0                                (257U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER2_INTR_PEND_0                                (258U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER3_INTR_PEND_0                                (259U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER4_INTR_PEND_0                                (260U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER5_INTR_PEND_0                                (261U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER6_INTR_PEND_0                                (262U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER7_INTR_PEND_0                                (263U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER8_INTR_PEND_0                                (264U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER9_INTR_PEND_0                                (265U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER10_INTR_PEND_0                               (266U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER11_INTR_PEND_0                               (267U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER12_INTR_PEND_0                               (268U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER13_INTR_PEND_0                               (269U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER14_INTR_PEND_0                               (270U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER15_INTR_PEND_0                               (271U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER16_INTR_PEND_0                               (272U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER17_INTR_PEND_0                               (273U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER18_INTR_PEND_0                               (274U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_TIMER19_INTR_PEND_0                               (275U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART8_USART_IRQ_0                                 (280U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_UART9_USART_IRQ_0                                 (281U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_SOCA_INT_GLUE_SOCA_INT_0                (282U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_SOCB_INT_GLUE_SOCB_INT_0                (283U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_I3C0_I3C__INT_0                                   (284U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_0                   (286U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_1                   (287U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_2                   (288U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_3                   (289U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_4                   (290U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_5                   (291U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_6                   (292U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_HOST_INTR_PEND_7                   (293U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_0                   (294U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_1                   (295U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_2                   (296U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_3                   (297U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_4                   (298U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_5                   (299U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_6                   (300U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_HOST_INTR_PEND_7                   (301U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_TX_SOF_INTR_REQ_0                  (302U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_TX_SOF_INTR_REQ_1                  (303U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_RX_SOF_INTR_REQ_0                  (304U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG0_PR1_RX_SOF_INTR_REQ_1                  (305U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_TX_SOF_INTR_REQ_0                  (306U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_TX_SOF_INTR_REQ_1                  (307U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_RX_SOF_INTR_REQ_0                  (308U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PRU_ICSSG1_PR1_RX_SOF_INTR_REQ_1                  (309U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM0_EPWM_ETINT_0                              (310U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM1_EPWM_ETINT_0                              (311U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM2_EPWM_ETINT_0                              (312U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM3_EPWM_ETINT_0                              (313U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM4_EPWM_ETINT_0                              (314U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM5_EPWM_ETINT_0                              (315U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM0_EPWM_TRIPZINT_0                           (316U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM1_EPWM_TRIPZINT_0                           (317U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM2_EPWM_TRIPZINT_0                           (318U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM3_EPWM_TRIPZINT_0                           (319U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM4_EPWM_TRIPZINT_0                           (320U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EHRPWM5_EPWM_TRIPZINT_0                           (321U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EQEP0_EQEP_INT_0                                  (322U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EQEP1_EQEP_INT_0                                  (323U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_EQEP2_EQEP_INT_0                                  (324U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ECAP0_ECAP_INT_0                                  (325U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ECAP1_ECAP_INT_0                                  (326U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_ECAP2_ECAP_INT_0                                  (327U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC0_INTR_DONE_LEVEL_0                            (328U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC1_INTR_DONE_LEVEL_0                            (329U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC2_INTR_DONE_LEVEL_0                            (330U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC3_INTR_DONE_LEVEL_0                            (331U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC4_INTR_DONE_LEVEL_0                            (332U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC5_INTR_DONE_LEVEL_0                            (333U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC6_INTR_DONE_LEVEL_0                            (334U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC7_INTR_DONE_LEVEL_0                            (335U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC8_INTR_DONE_LEVEL_0                            (336U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC9_INTR_DONE_LEVEL_0                            (337U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC10_INTR_DONE_LEVEL_0                           (338U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC11_INTR_DONE_LEVEL_0                           (339U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DCC12_INTR_DONE_LEVEL_0                           (340U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_LEGACY_PULSE_0                         (344U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_DOWNSTREAM_PULSE_0                     (345U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_FLR_PULSE_0                            (346U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_PHY_LEVEL_0                            (347U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_LOCAL_LEVEL_0                          (348U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_ERROR_PULSE_0                          (349U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_LINK_STATE_PULSE_0                     (350U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_PWR_STATE_PULSE_0                      (351U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_PTM_VALID_PULSE_0                      (352U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_HOT_RESET_PULSE_0                      (353U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE0_PCIE_CPTS_PEND_0                            (354U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_LEGACY_PULSE_0                         (356U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_DOWNSTREAM_PULSE_0                     (357U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_FLR_PULSE_0                            (358U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_PHY_LEVEL_0                            (359U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_LOCAL_LEVEL_0                          (360U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_ERROR_PULSE_0                          (361U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_LINK_STATE_PULSE_0                     (362U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_PWR_STATE_PULSE_0                      (363U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_PTM_VALID_PULSE_0                      (364U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_HOT_RESET_PULSE_0                      (365U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE1_PCIE_CPTS_PEND_0                            (366U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_LEGACY_PULSE_0                         (368U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_DOWNSTREAM_PULSE_0                     (369U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_FLR_PULSE_0                            (370U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_PHY_LEVEL_0                            (371U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_LOCAL_LEVEL_0                          (372U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_ERROR_PULSE_0                          (373U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_LINK_STATE_PULSE_0                     (374U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_PWR_STATE_PULSE_0                      (375U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_PTM_VALID_PULSE_0                      (376U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_HOT_RESET_PULSE_0                      (377U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE2_PCIE_CPTS_PEND_0                            (378U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_LEGACY_PULSE_0                         (380U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_DOWNSTREAM_PULSE_0                     (381U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_FLR_PULSE_0                            (382U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_PHY_LEVEL_0                            (383U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_LOCAL_LEVEL_0                          (384U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_ERROR_PULSE_0                          (385U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_LINK_STATE_PULSE_0                     (386U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_PWR_STATE_PULSE_0                      (387U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_PTM_VALID_PULSE_0                      (388U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_HOT_RESET_PULSE_0                      (389U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PCIE3_PCIE_CPTS_PEND_0                            (390U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_8                            (392U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_9                            (393U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_10                           (394U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_11                           (395U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_12                           (396U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_13                           (397U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_14                           (398U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_15                           (399U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_16                           (400U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_17                           (401U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_18                           (402U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_19                           (403U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_20                           (404U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_21                           (405U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_22                           (406U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_23                           (407U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_24                           (408U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_25                           (409U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_26                           (410U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_27                           (411U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_28                           (412U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_29                           (413U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_30                           (414U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_31                           (415U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_32                           (416U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_33                           (417U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_34                           (418U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_35                           (419U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_36                           (420U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_37                           (421U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_38                           (422U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_39                           (423U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_40                           (424U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_41                           (425U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_42                           (426U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_43                           (427U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_44                           (428U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_45                           (429U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_46                           (430U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_47                           (431U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_48                           (432U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_49                           (433U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_50                           (434U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_51                           (435U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_52                           (436U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_53                           (437U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_54                           (438U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_55                           (439U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_56                           (440U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_57                           (441U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_58                           (442U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_59                           (443U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_60                           (444U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_61                           (445U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_62                           (446U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GPIOMUX_INTRTR0_OUTP_63                           (447U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_64                 (448U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_65                 (449U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_66                 (450U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_67                 (451U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_68                 (452U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_69                 (453U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_70                 (454U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_71                 (455U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_72                 (456U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_73                 (457U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_74                 (458U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_75                 (459U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_76                 (460U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_77                 (461U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_78                 (462U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_79                 (463U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_80                 (464U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_81                 (465U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_82                 (466U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_83                 (467U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_84                 (468U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_85                 (469U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_86                 (470U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_87                 (471U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_88                 (472U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_89                 (473U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_90                 (474U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_91                 (475U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_92                 (476U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_93                 (477U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_94                 (478U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_95                 (479U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_96                 (480U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_97                 (481U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_98                 (482U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_99                 (483U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_100                (484U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_101                (485U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_102                (486U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_103                (487U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_104                (488U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_105                (489U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_106                (490U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_107                (491U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_108                (492U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_109                (493U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_110                (494U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_111                (495U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_112                (496U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_113                (497U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_114                (498U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_115                (499U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_116                (500U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_117                (501U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_118                (502U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_119                (503U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_120                (504U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_121                (505U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_122                (506U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_123                (507U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_124                (508U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_125                (509U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_126                (510U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_127                (511U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_0      (512U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_1      (513U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_2      (514U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_3      (515U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_4      (516U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_5      (517U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_6      (518U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_7      (519U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_8      (520U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_9      (521U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_10     (522U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_11     (523U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_12     (524U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_13     (525U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_14     (526U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_15     (527U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_16     (528U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_17     (529U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_18     (530U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_19     (531U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_20     (532U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_21     (533U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_22     (534U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_23     (535U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_24     (536U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_25     (537U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_26     (538U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_27     (539U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_28     (540U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_29     (541U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_30     (542U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_31     (543U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_0                           (544U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_1                           (545U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_2                           (546U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_3                           (547U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_4                           (548U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_5                           (549U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_6                           (550U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_7                           (551U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_8                           (552U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_9                           (553U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_10                          (554U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_11                          (555U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_12                          (556U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_13                          (557U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_14                          (558U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CMPEVENT_INTRTR0_OUTP_15                          (559U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP0_XMIT_INTR_PEND_0                           (576U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP0_REC_INTR_PEND_0                            (577U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP1_XMIT_INTR_PEND_0                           (578U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP1_REC_INTR_PEND_0                            (579U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP2_XMIT_INTR_PEND_0                           (580U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP2_REC_INTR_PEND_0                            (581U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP3_XMIT_INTR_PEND_0                           (582U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP3_REC_INTR_PEND_0                            (583U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP4_XMIT_INTR_PEND_0                           (584U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP4_REC_INTR_PEND_0                            (585U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP5_XMIT_INTR_PEND_0                           (586U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP5_REC_INTR_PEND_0                            (587U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP6_XMIT_INTR_PEND_0                           (588U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP6_REC_INTR_PEND_0                            (589U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP7_XMIT_INTR_PEND_0                           (590U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP7_REC_INTR_PEND_0                            (591U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP8_XMIT_INTR_PEND_0                           (592U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP8_REC_INTR_PEND_0                            (593U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP9_XMIT_INTR_PEND_0                           (594U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP9_REC_INTR_PEND_0                            (595U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP10_XMIT_INTR_PEND_0                          (596U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP10_REC_INTR_PEND_0                           (597U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP11_XMIT_INTR_PEND_0                          (598U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCASP11_REC_INTR_PEND_0                           (599U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_AASRC0_INFIFO_LEVEL_0                             (600U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_AASRC0_INGROUP_LEVEL_0                            (601U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_AASRC0_OUTFIFO_LEVEL_0                            (602U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_AASRC0_OUTGROUP_LEVEL_0                           (603U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_AASRC0_ERR_LEVEL_0                                (604U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MLB0_MLBSS_MLB_INT_0                              (605U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MLB0_MLBSS_MLB_AHB_INT_0                          (606U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MLB0_MLBSS_MLB_AHB_INT_1                          (607U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN8_MCANSS_MCAN_LVL_INT_0                       (608U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN8_MCANSS_MCAN_LVL_INT_1                       (609U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN8_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (610U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN9_MCANSS_MCAN_LVL_INT_0                       (611U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN9_MCANSS_MCAN_LVL_INT_1                       (612U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN9_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0            (613U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN10_MCANSS_MCAN_LVL_INT_0                      (614U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN10_MCANSS_MCAN_LVL_INT_1                      (615U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN10_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0           (616U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN11_MCANSS_MCAN_LVL_INT_0                      (617U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN11_MCANSS_MCAN_LVL_INT_1                      (618U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN11_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0           (619U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN12_MCANSS_MCAN_LVL_INT_0                      (620U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN12_MCANSS_MCAN_LVL_INT_1                      (621U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN12_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0           (622U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN13_MCANSS_MCAN_LVL_INT_0                      (623U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN13_MCANSS_MCAN_LVL_INT_1                      (624U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCAN13_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0           (625U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS_DSI0_DSI_0_FUNC_INTR_0                        (632U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_FUNC_IRQ_PROC0_0             (634U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_FUNC_IRQ_PROC1_0             (635U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_FUNC_IRQ_PROC2_0             (636U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_FUNC_IRQ_PROC3_0             (637U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SECURE_IRQ_PROC0_0           (638U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SECURE_IRQ_PROC1_0           (639U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SECURE_IRQ_PROC2_0           (640U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SECURE_IRQ_PROC3_0           (641U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC0_0     (642U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC1_0     (643U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC2_0     (644U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS0_DSS_INST0_DISPC_SAFETY_ERROR_IRQ_PROC3_0     (645U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS_EDP0_INTR_0                                   (646U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS_EDP0_INTR_1                                   (647U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS_EDP0_INTR_2                                   (648U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DSS_EDP0_INTR_3                                   (649U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_C66SS0_RAT0_C66_RAT_INTR_0                        (670U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_C66SS1_RAT0_C66_RAT_INTR_0                        (671U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_128                (672U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_129                (673U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_130                (674U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_131                (675U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_132                (676U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_133                (677U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_134                (678U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_135                (679U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_136                (680U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_137                (681U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_138                (682U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_139                (683U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_140                (684U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_141                (685U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_142                (686U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_143                (687U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_144                (688U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_145                (689U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_146                (690U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_147                (691U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_148                (692U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_149                (693U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_150                (694U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_151                (695U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_152                (696U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_153                (697U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_154                (698U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_155                (699U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_156                (700U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_157                (701U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_158                (702U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_159                (703U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_160                (704U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_161                (705U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_162                (706U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_163                (707U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_164                (708U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_165                (709U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_166                (710U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_167                (711U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_168                (712U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_169                (713U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_170                (714U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_171                (715U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_172                (716U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_173                (717U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_174                (718U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_175                (719U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_176                (720U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_177                (721U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_178                (722U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_179                (723U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_180                (724U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_181                (725U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_182                (726U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_183                (727U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_184                (728U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_185                (729U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_186                (730U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_187                (731U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_188                (732U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_189                (733U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_190                (734U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_ROUTER_0_OUTL_INTR_191                (735U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_32     (736U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_33     (737U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_34     (738U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_35     (739U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_36     (740U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_37     (741U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_38     (742U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_39     (743U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_40     (744U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_41     (745U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_42     (746U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_43     (747U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_44     (748U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_45     (749U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_46     (750U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_47     (751U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_48     (752U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_49     (753U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_50     (754U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_51     (755U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_52     (756U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_53     (757U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_54     (758U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_55     (759U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_56     (760U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_57     (761U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_58     (762U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_59     (763U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_60     (764U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_61     (765U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_62     (766U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_OUT_LEVEL_63     (767U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CCDEBUGSS0_AQCMPINTR_LEVEL_0                      (768U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DEBUGSS0_AQCMPINTR_LEVEL_0                        (769U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_C66DEBUGSS0_AQCMPINTR_LEVEL_0                     (770U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DEBUGSS1_AQCMPINTR_LEVEL_0                        (771U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_C66DEBUGSS1_AQCMPINTR_LEVEL_0                     (772U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DEBUGSS0_CTM_LEVEL_0                              (773U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_DEBUGSS1_CTM_LEVEL_0                              (775U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_R5FSS0_CORE0_PMU_0                                (776U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_R5FSS0_CORE1_PMU_0                                (777U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_R5FSS1_CORE0_PMU_0                                (778U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_R5FSS1_CORE1_PMU_0                                (779U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CTRL_MMR0_ACCESS_ERR_0                            (780U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_CTRL_MMR0_ACCESS_ERR_0                        (781U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB0_HOST_SYSTEM_ERROR_0                          (782U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_USB1_HOST_SYSTEM_ERROR_0                          (783U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_PSC0_PSC_ALLINT_0                                 (787U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_CBASS_INFRA0_DEFAULT_ERR_INTR_0                   (791U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_MAIN_CBASS_INTR_OR_GLUE_MAIN_CBASS_AGG_ERR_INTR_0 (793U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_GLOBAL_NS_INTR_0                 (800U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_GLOBAL_S_INTR_0                  (801U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_CMD_SYNC_NS_INTR_0               (802U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_CMD_SYNC_S_INTR_0                (803U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_EVENT_Q_NS_INTR_0                (804U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_EVENT_Q_S_INTR_0                 (805U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TCU_0_TCU_RAS_INTR_0                       (806U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_TBU_0_IO_TBU0_RAS_INTR_0                   (807U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER0_INTR_PEND_0                            (848U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER1_INTR_PEND_0                            (849U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER2_INTR_PEND_0                            (850U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER3_INTR_PEND_0                            (851U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER4_INTR_PEND_0                            (852U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER5_INTR_PEND_0                            (853U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER6_INTR_PEND_0                            (854U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER7_INTR_PEND_0                            (855U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER8_INTR_PEND_0                            (856U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_TIMER9_INTR_PEND_0                            (857U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCAN0_MCANSS_MCAN_LVL_INT_0                   (864U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCAN0_MCANSS_MCAN_LVL_INT_1                   (865U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCAN0_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0        (866U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCAN1_MCANSS_MCAN_LVL_INT_0                   (867U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCAN1_MCANSS_MCAN_LVL_INT_1                   (868U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCAN1_MCANSS_EXT_TS_ROLLOVER_LVL_INT_0        (869U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_FSS0_OSPI_0_OSPI_LVL_INTR_0                   (872U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_FSS0_OSPI_1_OSPI_LVL_INTR_0                   (873U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_FSS0_HYPERBUS1P0_0_HPB_INTR_0                 (874U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_FSS0_FSAS_0_OTFA_INTR_ERR_PEND_0              (875U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_FSS0_FSAS_0_ECC_INTR_ERR_PEND_0               (876U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_UART0_USART_IRQ_0                             (878U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCSPI0_INTR_SPI_0                             (880U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCSPI1_INTR_SPI_0                             (881U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_MCSPI2_INTR_SPI_0                             (882U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_I2C0_POINTRPEND_0                             (884U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_I2C1_POINTRPEND_0                             (885U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_I3C0_I3C__INT_0                               (886U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_I3C1_I3C__INT_0                               (887U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_CPSW0_STAT_PEND_0                             (888U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_CPSW0_MDIO_PEND_0                             (889U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_CPSW0_EVNT_PEND_0                             (890U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_ADC0_GEN_LEVEL_0                              (892U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_ADC1_GEN_LEVEL_0                              (893U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_SA2_UL0_SA_UL_PKA_0                           (912U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_SA2_UL0_SA_UL_TRNG_0                          (913U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_R5FSS0_CORE0_PMU_0                            (918U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_R5FSS0_CORE1_PMU_0                            (919U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_MCU_CBASS0_LPSC_MCU_COMMON_ERR_INTR_0             (920U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_DBG_CBASS_INTR_OR_GLUE_DBG_CBASS_AGG_ERR_INTR_0 (921U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_I2C0_POINTRPEND_0                            (928U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_UART0_USART_IRQ_0                            (929U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_DMSC0_CORTEX_M3_0_SEC_OUT_0                  (932U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_DMSC0_CORTEX_M3_0_SEC_OUT_1                  (933U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_VTM0_THERM_LVL_GT_TH1_INTR_0                 (936U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_VTM0_THERM_LVL_LT_TH0_INTR_0                 (937U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_VTM0_THERM_LVL_GT_TH2_INTR_0                 (938U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_CBASS0_LPSC_WKUP_COMMON_ERR_INTR_0           (952U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_GLUELOGIC_FW_CBASS_INTR_OR_GLUE_FW_CBASS_AGG_ERR_INTR_0 (953U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_16                      (960U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_17                      (961U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_18                      (962U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_19                      (963U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_20                      (964U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_21                      (965U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_22                      (966U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_23                      (967U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_24                      (968U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_25                      (969U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_26                      (970U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_27                      (971U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_28                      (972U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_29                      (973U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_30                      (974U)
#define CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_WKUP_GPIOMUX_INTRTR0_OUTP_31                      (975U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_COMPUTE_CLUSTER0_CLEC_INTERRUPT_MAP_H_ */

