
*** Running vivado
    with args -log R6502_TC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source R6502_TC.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source R6502_TC.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.285 ; gain = 10.926 ; free physical = 2887 ; free virtual = 268439
Command: synth_design -top R6502_TC -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19193
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.246 ; gain = 0.004 ; free physical = 2541 ; free virtual = 268091
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'R6502_TC' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/r6502_tc.vhd:67]
INFO: [Synth 8-3491] module 'Core' declared at '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:13' bound to instance 'U_0' of component 'Core' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/r6502_tc.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Core' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:68]
INFO: [Synth 8-3491] module 'FSM_Execution_Unit' declared at '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:13' bound to instance 'U_4' of component 'FSM_Execution_Unit' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:248]
INFO: [Synth 8-638] synthesizing module 'FSM_Execution_Unit' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element reg_PC_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:331]
WARNING: [Synth 8-6014] Unused sequential element reg_PC1_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element zw_PC_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:342]
WARNING: [Synth 8-6014] Unused sequential element zw_REG_ALU_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element zw_REG_NMI_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element zw_REG_sig_PC_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:346]
WARNING: [Synth 8-6014] Unused sequential element zw_w2_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:353]
WARNING: [Synth 8-6014] Unused sequential element zw_w3_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'FSM_Execution_Unit' (1#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_execution_unit.vhd:114]
INFO: [Synth 8-3491] module 'FSM_NMI' declared at '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_nmi.vhd:13' bound to instance 'U_6' of component 'FSM_NMI' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:293]
INFO: [Synth 8-638] synthesizing module 'FSM_NMI' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_nmi.vhd:77]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_nmi.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'FSM_NMI' (2#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/fsm_nmi.vhd:77]
INFO: [Synth 8-3491] module 'RegBank_AXY' declared at '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/regbank_axy.vhd:13' bound to instance 'U_2' of component 'RegBank_AXY' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:301]
INFO: [Synth 8-638] synthesizing module 'RegBank_AXY' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/regbank_axy.vhd:65]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/regbank_axy.vhd:162]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/regbank_axy.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'RegBank_AXY' (3#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/regbank_axy.vhd:65]
INFO: [Synth 8-3491] module 'Reg_PC' declared at '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_pc.vhd:13' bound to instance 'U_0' of component 'Reg_PC' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:315]
INFO: [Synth 8-638] synthesizing module 'Reg_PC' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_pc.vhd:65]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_pc.vhd:186]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_pc.vhd:197]
WARNING: [Synth 8-3936] Found unconnected internal register 'mw_U_12sum_reg' and it is trimmed from '9' to '8' bits. [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_pc.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Reg_PC' (4#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_pc.vhd:65]
INFO: [Synth 8-3491] module 'Reg_SP' declared at '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_sp.vhd:13' bound to instance 'U_1' of component 'Reg_SP' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:329]
INFO: [Synth 8-638] synthesizing module 'Reg_SP' [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_sp.vhd:62]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_sp.vhd:132]
WARNING: [Synth 8-3936] Found unconnected internal register 'mw_U_11sum_reg' and it is trimmed from '9' to '8' bits. [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_sp.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Reg_SP' (5#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/reg_sp.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Core' (6#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'R6502_TC' (7#1) [/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.srcs/sources_1/imports/vhdl/r6502_tc.vhd:67]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2889.250 ; gain = 0.008 ; free physical = 2503 ; free virtual = 268051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2889.250 ; gain = 0.008 ; free physical = 2518 ; free virtual = 268067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.250 ; gain = 8.008 ; free physical = 2517 ; free virtual = 268066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_Execution_Unit'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_NMI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     res |                         00000000 |                         01001011
                    s544 |                         00000001 |                         00100011
                    s550 |                         00000010 |                         01100011
                    s545 |                         00000011 |                         00100001
                    s546 |                         00000100 |                         00100000
                    s547 |                         00000101 |                         01100000
                    s549 |                         00000110 |                         01100001
                   fetch |                         00000111 |                         00000000
                    s532 |                         00001000 |                         11000110
                    s533 |                         00001001 |                         11000111
                    s534 |                         00001010 |                         11000101
                    s536 |                         00001011 |                         11001100
                    s535 |                         00001100 |                         11000100
                    s537 |                         00001101 |                         11001101
                    s548 |                         00001110 |                         01000001
                    s551 |                         00001111 |                         01000000
                    s552 |                         00010000 |                         11000000
                    s576 |                         00010001 |                         11000011
                    s575 |                         00010010 |                         11000001
                    s577 |                         00010011 |                         11000010
                    s510 |                         00010100 |                         01010111
                    s560 |                         00010101 |                         01011101
                    s555 |                         00010110 |                         01010100
                    s558 |                         00010111 |                         01011100
                    s566 |                         00011000 |                         01011001
                    s564 |                         00011001 |                         01011010
                    s561 |                         00011010 |                         01011111
                    s563 |                         00011011 |                         01011110
                    s553 |                         00011100 |                         01010101
                    s565 |                         00011101 |                         01011011
                    s403 |                         00011110 |                         01110011
                    s407 |                         00011111 |                         01110000
                    s412 |                         00100000 |                         01010001
                    s409 |                         00100001 |                         01010000
                    s406 |                         00100010 |                         01110001
                    s413 |                         00100011 |                         01010011
                    s416 |                         00100100 |                         01010010
                    s418 |                         00100101 |                         01010110
                    s266 |                         00100110 |                         01011000
                    s301 |                         00100111 |                         01001000
                    s302 |                         00101000 |                         01001001
                    s351 |                         00101001 |                         01110111
                    s360 |                         00101010 |                         01110010
                    s361 |                         00101011 |                         01110110
                    s526 |                         00101100 |                         00101100
                    s527 |                         00101101 |                         00100100
                    s528 |                         00101110 |                         00100101
                    s529 |                         00101111 |                         00100111
                    s531 |                         00110000 |                         00100010
                    s530 |                         00110001 |                         00100110
                     s12 |                         00110010 |                         00000101
                     s16 |                         00110011 |                         00000100
                     s17 |                         00110100 |                         00001100
                     s24 |                         00110101 |                         00001101
                    s201 |                         00110110 |                         01100100
                    s217 |                         00110111 |                         01101010
                    s210 |                         00111000 |                         01101101
                    s211 |                         00111001 |                         01101111
                    s215 |                         00111010 |                         01101110
                    s223 |                         00111011 |                         01101000
                    s225 |                         00111100 |                         01111001
                    s218 |                         00111101 |                         01101011
                    s222 |                         00111110 |                         01101001
                    s202 |                         00111111 |                         01101100
                    s224 |                         01000000 |                         01111000
                    s226 |                         01000001 |                         01111011
                    s247 |                         01000010 |                         01111111
                    s243 |                         01000011 |                         01111010
                    s244 |                         01000100 |                         01111110
                    s344 |                         01000101 |                         01111101
                    s343 |                         01000110 |                         01111100
                    s250 |                         01000111 |                         01110100
                    s251 |                         01001000 |                         01110101
                     s25 |                         01001001 |                         00001111
                    s271 |                         01001010 |                         00001110
                    s273 |                         01001011 |                         00001010
                    s304 |                         01001100 |                         00001011
                    s307 |                         01001101 |                         00001001
                    s397 |                         01001110 |                         00101011
                    s398 |                         01001111 |                         00101010
                    s399 |                         01010000 |                         00101110
                    s400 |                         01010001 |                         00101111
                    s401 |                         01010010 |                         00101101
                      s1 |                         01010011 |                         00000001
                    s377 |                         01010100 |                         00010001
                    s381 |                         01010101 |                         00010000
                    s378 |                         01010110 |                         00110000
                    s382 |                         01010111 |                         00110001
                    s379 |                         01011000 |                         00110011
                    s383 |                         01011001 |                         00110010
                    s384 |                         01011010 |                         00110110
                    s380 |                         01011011 |                         00110111
                    s385 |                         01011100 |                         00110101
                    s386 |                         01011101 |                         00110100
                    s387 |                         01011110 |                         00111100
                    s388 |                         01011111 |                         00111101
                    s389 |                         01100000 |                         00111111
                    s391 |                         01100001 |                         00111110
                    s392 |                         01100010 |                         00111010
                    s390 |                         01100011 |                         00111011
                    s393 |                         01100100 |                         00111001
                    s394 |                         01100101 |                         00111000
                    s395 |                         01100110 |                         00101000
                    s396 |                         01100111 |                         00101001
                    s511 |                         01101000 |                         01001010
                    s569 |                         01101001 |                         01000100
                    s562 |                         01101010 |                         01001111
                    s567 |                         01101011 |                         01001101
                    s568 |                         01101100 |                         01001100
                    s571 |                         01101101 |                         01000111
                    s573 |                         01101110 |                         01000010
                    s570 |                         01101111 |                         01000101
                    s572 |                         01110000 |                         01000110
                    s559 |                         01110001 |                         01001110
                    s574 |                         01110010 |                         01000011
                      s2 |                         01110011 |                         00000011
                      s5 |                         01110100 |                         00000010
                      s3 |                         01110101 |                         00000110
                    s177 |                         01110110 |                         00001000
                    s184 |                         01110111 |                         00011110
                    s185 |                         01111000 |                         00011111
                    s190 |                         01111001 |                         00010111
                    s183 |                         01111010 |                         00011010
                    s187 |                         01111011 |                         00011100
                    s182 |                         01111100 |                         00011011
                    s180 |                         01111101 |                         00011000
                    s181 |                         01111110 |                         00011001
                    s189 |                         01111111 |                         00010101
                    s191 |                         10000000 |                         00010110
                    s186 |                         10000001 |                         00011101
                    s188 |                         10000010 |                         00010100
                    s192 |                         10000011 |                         00010010
                    s193 |                         10000100 |                         00010011
                      s4 |                         10000101 |                         00000111
                    s404 |                         10000110 |                         01100010
                    s556 |                         10000111 |                         01100110
                    s557 |                         10001000 |                         01100111
                    s579 |                         10001001 |                         01100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM_Execution_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   idle1 |                               01 |                               01
                   idle2 |                               10 |                               10
                     imp |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM_NMI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.012 ; free physical = 2107 ; free virtual = 267663
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 14    
	   6 Input   16 Bit        Muxes := 2     
	  11 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 2     
	 118 Input   16 Bit        Muxes := 2     
	 134 Input   16 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 25    
	   6 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 2     
	 118 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 66    
	  10 Input    8 Bit        Muxes := 6     
	  14 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 3     
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 3     
	  13 Input    8 Bit        Muxes := 1     
	 118 Input    8 Bit        Muxes := 4     
	 134 Input    8 Bit        Muxes := 8     
	 368 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 5     
	  10 Input    5 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 20    
	 118 Input    5 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	  53 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 15    
	   9 Input    2 Bit        Muxes := 2     
	 118 Input    2 Bit        Muxes := 1     
	 134 Input    2 Bit        Muxes := 1     
	  21 Input    2 Bit        Muxes := 2     
	  18 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 109   
	   5 Input    1 Bit        Muxes := 7     
	  53 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
	 118 Input    1 Bit        Muxes := 7     
	 134 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:01 . Memory (MB): peak = 2998.027 ; gain = 108.785 ; free physical = 2056 ; free virtual = 267616
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:01 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2045 ; free virtual = 267605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:02 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2020 ; free virtual = 267580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2047 ; free virtual = 267607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2047 ; free virtual = 267607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2046 ; free virtual = 267606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2046 ; free virtual = 267606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2043 ; free virtual = 267604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2043 ; free virtual = 267604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |   251|
|5     |LUT3   |   153|
|6     |LUT4   |   147|
|7     |LUT5   |   270|
|8     |LUT6   |  1099|
|9     |MUXF7  |    25|
|10    |FDCE   |   162|
|11    |FDPE   |     2|
|12    |IBUF   |    14|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |  2174|
|2     |  U_0    |Core               |  2131|
|3     |    U_0  |Reg_PC             |    45|
|4     |    U_1  |Reg_SP             |    24|
|5     |    U_2  |RegBank_AXY        |   113|
|6     |    U_4  |FSM_Execution_Unit |  1940|
|7     |    U_6  |FSM_NMI            |     9|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2043 ; free virtual = 267604
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 2998.031 ; gain = 108.789 ; free physical = 2044 ; free virtual = 267604
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:08 . Memory (MB): peak = 2998.035 ; gain = 108.789 ; free physical = 2044 ; free virtual = 267604
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2998.043 ; gain = 0.000 ; free physical = 2127 ; free virtual = 267687
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'R6502_TC' is not ideal for floorplanning, since the cellview 'FSM_Execution_Unit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.059 ; gain = 0.000 ; free physical = 2068 ; free virtual = 267629
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bbb6f144
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:14 . Memory (MB): peak = 3054.059 ; gain = 193.773 ; free physical = 2275 ; free virtual = 267836
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/cpu6502_true_cycle/project_1/project_1.runs/synth_1/R6502_TC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file R6502_TC_utilization_synth.rpt -pb R6502_TC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 10:19:17 2022...
