Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 22 19:28:09 2023
| Host         : hefeng running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_timing_summary_routed.rpt -pb sccomp_timing_summary_routed.pb -rpx sccomp_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[14] (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: clkdiv_reg[10]/Q (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rom_addr_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2320 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.243        0.000                      0                  297        0.089        0.000                      0                  297       49.500        0.000                       0                   338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.243        0.000                      0                  297        0.089        0.000                      0                  297       49.500        0.000                       0                   338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.243ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.014ns (21.539%)  route 3.694ns (78.461%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.618     5.220    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.329     7.067    u_seg7x16/data3[7]
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.191 r  u_seg7x16/o_seg_r[5]_i_7/O
                         net (fo=1, routed)           0.789     7.981    u_seg7x16/o_seg_r[5]_i_7_n_2
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.124     8.105 r  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=9, routed)           1.076     9.180    u_seg7x16/sel0[3]
    SLICE_X28Y120        LUT6 (Prop_lut6_I2_O)        0.124     9.304 r  u_seg7x16/o_seg_r[5]_i_5/O
                         net (fo=2, routed)           0.500     9.804    u_seg7x16/o_seg_r[5]_i_5_n_2
    SLICE_X28Y119        LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.928    u_seg7x16/o_seg_r[0]_i_1_n_2
    SLICE_X28Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X28Y119        FDPE (Setup_fdpe_C_D)        0.031   105.171    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                 95.243    

Slack (MET) :             95.264ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.188ns (25.340%)  route 3.500ns (74.660%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.616     5.218    u_seg7x16/clk_IBUF_BUFG
    SLICE_X31Y117        FDCE                                         r  u_seg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.456     5.674 f  u_seg7x16/i_data_store_reg[6]/Q
                         net (fo=2, routed)           1.163     6.837    u_seg7x16/i_data_store_reg_n_2_[6]
    SLICE_X31Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.961 f  u_seg7x16/o_seg_r[4]_i_7/O
                         net (fo=1, routed)           0.666     7.628    u_seg7x16/o_seg_r[4]_i_7_n_2
    SLICE_X30Y121        LUT5 (Prop_lut5_I1_O)        0.124     7.752 f  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=9, routed)           1.020     8.771    u_seg7x16/sel0[2]
    SLICE_X28Y121        LUT2 (Prop_lut2_I1_O)        0.152     8.923 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.651     9.575    u_seg7x16/o_seg_r[5]_i_3_n_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I2_O)        0.332     9.907 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.907    u_seg7x16/o_seg_r[5]_i_1_n_2
    SLICE_X28Y120        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y120        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X28Y120        FDPE (Setup_fdpe_C_D)        0.031   105.171    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                 95.264    

Slack (MET) :             95.311ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.014ns (21.862%)  route 3.624ns (78.138%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.618     5.220    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.518     5.738 f  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.329     7.067    u_seg7x16/data3[7]
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.191 f  u_seg7x16/o_seg_r[5]_i_7/O
                         net (fo=1, routed)           0.789     7.981    u_seg7x16/o_seg_r[5]_i_7_n_2
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.124     8.105 f  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=9, routed)           1.073     9.177    u_seg7x16/sel0[3]
    SLICE_X29Y120        LUT6 (Prop_lut6_I4_O)        0.124     9.301 r  u_seg7x16/o_seg_r[4]_i_2/O
                         net (fo=1, routed)           0.433     9.734    u_seg7x16/o_seg_r[4]_i_2_n_2
    SLICE_X29Y120        LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.858    u_seg7x16/o_seg_r[4]_i_1_n_2
    SLICE_X29Y120        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y120        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X29Y120        FDPE (Setup_fdpe_C_D)        0.029   105.169    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 95.311    

Slack (MET) :             95.506ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.182ns (26.584%)  route 3.264ns (73.416%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.616     5.218    u_seg7x16/clk_IBUF_BUFG
    SLICE_X31Y117        FDCE                                         r  u_seg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.456     5.674 r  u_seg7x16/i_data_store_reg[6]/Q
                         net (fo=2, routed)           1.163     6.837    u_seg7x16/i_data_store_reg_n_2_[6]
    SLICE_X31Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  u_seg7x16/o_seg_r[4]_i_7/O
                         net (fo=1, routed)           0.666     7.628    u_seg7x16/o_seg_r[4]_i_7_n_2
    SLICE_X30Y121        LUT5 (Prop_lut5_I1_O)        0.124     7.752 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=9, routed)           1.273     9.025    u_seg7x16/sel0[2]
    SLICE_X28Y120        LUT5 (Prop_lut5_I1_O)        0.152     9.177 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.162     9.339    u_seg7x16/o_seg_r[3]_i_3_n_2
    SLICE_X28Y120        LUT5 (Prop_lut5_I4_O)        0.326     9.665 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.665    u_seg7x16/o_seg_r[3]_i_1_n_2
    SLICE_X28Y120        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y120        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X28Y120        FDPE (Setup_fdpe_C_D)        0.031   105.171    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 95.506    

Slack (MET) :             95.593ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.849%)  route 3.405ns (78.151%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.616     5.218    u_seg7x16/clk_IBUF_BUFG
    SLICE_X31Y117        FDCE                                         r  u_seg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDCE (Prop_fdce_C_Q)         0.456     5.674 r  u_seg7x16/i_data_store_reg[6]/Q
                         net (fo=2, routed)           1.163     6.837    u_seg7x16/i_data_store_reg_n_2_[6]
    SLICE_X31Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.961 r  u_seg7x16/o_seg_r[4]_i_7/O
                         net (fo=1, routed)           0.666     7.628    u_seg7x16/o_seg_r[4]_i_7_n_2
    SLICE_X30Y121        LUT5 (Prop_lut5_I1_O)        0.124     7.752 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=9, routed)           1.273     9.025    u_seg7x16/sel0[2]
    SLICE_X28Y120        LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.303     9.451    u_seg7x16/o_seg_r[1]_i_3_n_2
    SLICE_X28Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.575 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.575    u_seg7x16/o_seg_r[1]_i_1_n_2
    SLICE_X28Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.494   104.916    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X28Y119        FDPE (Setup_fdpe_C_D)        0.029   105.169    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                 95.593    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.952ns (22.411%)  route 3.296ns (77.589%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.620     5.222    u_seg7x16/clk_IBUF_BUFG
    SLICE_X32Y114        FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.013     6.691    u_seg7x16/i_data_store_reg_n_2_[1]
    SLICE_X30Y118        LUT6 (Prop_lut6_I1_O)        0.124     6.815 r  u_seg7x16/o_seg_r[5]_i_8/O
                         net (fo=1, routed)           0.689     7.505    u_seg7x16/o_seg_r[5]_i_8_n_2
    SLICE_X30Y118        LUT5 (Prop_lut5_I1_O)        0.124     7.629 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=9, routed)           1.149     8.778    u_seg7x16/sel0[1]
    SLICE_X28Y121        LUT5 (Prop_lut5_I1_O)        0.124     8.902 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.444     9.346    u_seg7x16/o_seg_r[2]_i_3_n_2
    SLICE_X28Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.470 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.470    u_seg7x16/o_seg_r[2]_i_1_n_2
    SLICE_X28Y121        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.493   104.915    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y121        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X28Y121        FDPE (Setup_fdpe_C_D)        0.029   105.168    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.168    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.759ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.242ns (29.641%)  route 2.948ns (70.359%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.618     5.220    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.329     7.067    u_seg7x16/data3[7]
    SLICE_X32Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.191 r  u_seg7x16/o_seg_r[5]_i_7/O
                         net (fo=1, routed)           0.789     7.981    u_seg7x16/o_seg_r[5]_i_7_n_2
    SLICE_X31Y120        LUT5 (Prop_lut5_I2_O)        0.124     8.105 r  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=9, routed)           0.675     8.780    u_seg7x16/sel0[3]
    SLICE_X29Y121        LUT5 (Prop_lut5_I0_O)        0.150     8.930 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=1, routed)           0.154     9.084    u_seg7x16/o_seg_r[6]_i_4_n_2
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.326     9.410 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.410    u_seg7x16/o_seg_r[6]_i_1_n_2
    SLICE_X29Y121        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.493   104.915    u_seg7x16/clk_IBUF_BUFG
    SLICE_X29Y121        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X29Y121        FDPE (Setup_fdpe_C_D)        0.031   105.170    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.170    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 95.759    

Slack (MET) :             96.313ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.759ns (22.759%)  route 2.576ns (77.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.618     5.220    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  u_seg7x16/i_data_store_reg[31]/Q
                         net (fo=2, routed)           1.324     7.063    u_seg7x16/data3[7]
    SLICE_X32Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.187 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=2, routed)           0.719     7.905    u_seg7x16/o_seg_r[7]_i_2_n_2
    SLICE_X28Y116        LUT3 (Prop_lut3_I1_O)        0.117     8.022 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.533     8.555    u_seg7x16/o_seg_r[7]_i_1_n_2
    SLICE_X28Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.497   104.919    u_seg7x16/clk_IBUF_BUFG
    SLICE_X28Y117        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X28Y117        FDPE (Setup_fdpe_C_D)       -0.275   104.868    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        104.868    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                 96.313    

Slack (MET) :             97.170ns  (required time - arrival time)
  Source:                 U_DM/dmem_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.998ns (34.758%)  route 1.873ns (65.242%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.616     5.218    U_DM/clk_IBUF_BUFG
    SLICE_X38Y115        FDCE                                         r  U_DM/dmem_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y115        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  U_DM/dmem_reg[4][5]/Q
                         net (fo=6, routed)           0.907     6.643    U_EXT/dmem_reg[4][7]_0[5]
    SLICE_X36Y113        LUT3 (Prop_lut3_I2_O)        0.153     6.796 r  U_EXT/dmem[4][5]_i_3/O
                         net (fo=1, routed)           0.967     7.763    U_EXT/dmem[4][5]_i_3_n_2
    SLICE_X38Y115        LUT6 (Prop_lut6_I5_O)        0.327     8.090 r  U_EXT/dmem[4][5]_i_1/O
                         net (fo=1, routed)           0.000     8.090    U_DM/dmem_reg[4][7]_0[5]
    SLICE_X38Y115        FDCE                                         r  U_DM/dmem_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.496   104.918    U_DM/clk_IBUF_BUFG
    SLICE_X38Y115        FDCE                                         r  U_DM/dmem_reg[4][5]/C
                         clock pessimism              0.300   105.218    
                         clock uncertainty           -0.035   105.183    
    SLICE_X38Y115        FDCE (Setup_fdce_C_D)        0.077   105.260    U_DM/dmem_reg[4][5]
  -------------------------------------------------------------------
                         required time                        105.260    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                 97.170    

Slack (MET) :             97.313ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.372%)  route 0.541ns (20.628%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.634     5.237    clk_IBUF_BUFG
    SLICE_X46Y95         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDCE (Prop_fdce_C_Q)         0.518     5.755 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.295    clkdiv_reg_n_2_[1]
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.952 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.952    clkdiv_reg[0]_i_1_n_2
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    clkdiv_reg[4]_i_1_n_2
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clkdiv_reg[8]_i_1_n_2
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    clkdiv_reg[12]_i_1_n_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.421    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.538    clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.861 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.861    clkdiv_reg[24]_i_1_n_8
    SLICE_X46Y101        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.498   104.920    clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X46Y101        FDCE (Setup_fdce_C_D)        0.109   105.174    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.174    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 97.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_2_[18]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.974 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    clkdiv_reg[20]_i_1_n_9
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_2_[18]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.987 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    clkdiv_reg[20]_i_1_n_7
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_2_[18]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.010 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    clkdiv_reg[20]_i_1_n_8
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_2_[18]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.012 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    clkdiv_reg[20]_i_1_n_6
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_2_[18]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.014 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    clkdiv_reg[24]_i_1_n_9
    SLICE_X46Y101        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.765    clkdiv_reg_n_2_[18]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    clkdiv_reg[16]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    clkdiv_reg[20]_i_1_n_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.050 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    clkdiv_reg[24]_i_1_n_8
    SLICE_X46Y101        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[31][4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[31][4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.398%)  route 0.133ns (41.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.555     1.474    U_DM/clk_IBUF_BUFG
    SLICE_X51Y114        FDPE                                         r  U_DM/dmem_reg[31][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U_DM/dmem_reg[31][4]/Q
                         net (fo=5, routed)           0.133     1.748    U_EXT/out[4]
    SLICE_X51Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  U_EXT/dmem[31][4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_DM/D[4]
    SLICE_X51Y114        FDPE                                         r  U_DM/dmem_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     1.989    U_DM/clk_IBUF_BUFG
    SLICE_X51Y114        FDPE                                         r  U_DM/dmem_reg[31][4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X51Y114        FDPE (Hold_fdpe_C_D)         0.092     1.566    U_DM/dmem_reg[31][4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[17][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[17][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.551%)  route 0.132ns (41.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.558     1.477    U_DM/clk_IBUF_BUFG
    SLICE_X51Y107        FDPE                                         r  U_DM/dmem_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  U_DM/dmem_reg[17][0]/Q
                         net (fo=5, routed)           0.132     1.750    U_EXT/dmem_reg[17][7]_0[0]
    SLICE_X51Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  U_EXT/dmem[17][0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_DM/dmem_reg[17][7]_0[0]
    SLICE_X51Y107        FDPE                                         r  U_DM/dmem_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.828     1.993    U_DM/clk_IBUF_BUFG
    SLICE_X51Y107        FDPE                                         r  U_DM/dmem_reg[17][0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X51Y107        FDPE (Hold_fdpe_C_D)         0.091     1.568    U_DM/dmem_reg[17][0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[25][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[25][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.096%)  route 0.139ns (39.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.552     1.471    U_DM/clk_IBUF_BUFG
    SLICE_X56Y118        FDCE                                         r  U_DM/dmem_reg[25][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_DM/dmem_reg[25][7]/Q
                         net (fo=7, routed)           0.139     1.774    U_EXT/dmem_reg[25][7]_0[7]
    SLICE_X56Y118        LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  U_EXT/dmem[25][7]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_DM/dmem_reg[25][7]_0[7]
    SLICE_X56Y118        FDCE                                         r  U_DM/dmem_reg[25][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.820     1.985    U_DM/clk_IBUF_BUFG
    SLICE_X56Y118        FDCE                                         r  U_DM/dmem_reg[25][7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X56Y118        FDCE (Hold_fdce_C_D)         0.121     1.592    U_DM/dmem_reg[25][7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_DM/dmem_reg[25][3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_DM/dmem_reg[25][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.735%)  route 0.141ns (40.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.554     1.473    U_DM/clk_IBUF_BUFG
    SLICE_X56Y116        FDPE                                         r  U_DM/dmem_reg[25][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDPE (Prop_fdpe_C_Q)         0.164     1.637 r  U_DM/dmem_reg[25][3]/Q
                         net (fo=5, routed)           0.141     1.778    U_EXT/dmem_reg[25][7]_0[3]
    SLICE_X56Y116        LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  U_EXT/dmem[25][3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_DM/dmem_reg[25][7]_0[3]
    SLICE_X56Y116        FDPE                                         r  U_DM/dmem_reg[25][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.822     1.987    U_DM/clk_IBUF_BUFG
    SLICE_X56Y116        FDPE                                         r  U_DM/dmem_reg[25][3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X56Y116        FDPE (Hold_fdpe_C_D)         0.121     1.594    U_DM/dmem_reg[25][3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y116   U_DM/dmem_reg[6][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y119   U_DM/dmem_reg[6][7]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X49Y109   U_DM/dmem_reg[7][0]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X40Y107   U_DM/dmem_reg[7][1]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X42Y106   U_DM/dmem_reg[7][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X44Y106   U_DM/dmem_reg[7][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X44Y106   U_DM/dmem_reg[7][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X41Y106   U_DM/dmem_reg[7][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y108   U_DM/dmem_reg[7][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y109   U_DM/dmem_reg[7][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y115   U_DM/dmem_reg[14][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y104   U_DM/dmem_reg[16][2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   U_DM/dmem_reg[17][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y105   U_DM/dmem_reg[18][0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X53Y105   U_DM/dmem_reg[18][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y104   U_DM/dmem_reg[18][3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y105   U_DM/dmem_reg[19][0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y105   U_DM/dmem_reg[19][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y106   U_DM/dmem_reg[19][2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X40Y107   U_DM/dmem_reg[7][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y109   U_DM/dmem_reg[8][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X37Y109   U_DM/dmem_reg[9][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X37Y109   U_DM/dmem_reg[9][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X36Y110   U_DM/dmem_reg[9][2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X37Y110   U_DM/dmem_reg[9][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y118   U_DM/dmem_reg[0][7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X38Y111   U_DM/dmem_reg[10][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X37Y110   U_DM/dmem_reg[11][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X35Y112   U_DM/dmem_reg[11][4]/C



