================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'cw444' on host 'amdpool-01.ece.cornell.edu' (Linux_x86_64 version 2.6.18-371.6.1.el5) on Thu Dec 11 23:56:25 EST 2014
            in directory '/home/student/cw444/Fall2014/ece5775/options-accel/final_design'
@I [HLS-10] Opening and resetting project '/home/student/cw444/Fall2014/ece5775/options-accel/final_design/fifo.prj'.
@I [HLS-10] Adding design file 'fifo_test.cpp' to the project
@I [HLS-10] Opening and resetting solution '/home/student/cw444/Fall2014/ece5775/options-accel/final_design/fifo.prj/sol'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'fifo_test.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 2.12 seconds; current memory usage: 48 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.25 seconds; current memory usage: 48.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 48.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/in_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/out_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_none'.
@I [RTGEN-100] Generating core module 'dut_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 48.7 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dut'.
@I [WVHDL-304] Generating RTL VHDL for 'dut'.
@I [WVLOG-307] Generating RTL Verilog for 'dut'.
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [HLS-112] Total elapsed time: 70.803 seconds; peak memory usage: 48.7 MB.
@I [LIC-101] Checked in feature [HLS]
