Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: Cordic_UAR_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Cordic_UAR_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Cordic_UAR_1"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : Cordic_UAR_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/Cordic_UAR_1 is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Cordic_UAR_1.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd".
WARNING:HDLParsers:3607 - Unit work/Cordic_UAR_1/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Cordic_UAR_1.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd".
WARNING:HDLParsers:3607 - Unit work/parallel_2_serial is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/parallel_2_serial.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/parallel_2_serial.vhd".
WARNING:HDLParsers:3607 - Unit work/parallel_2_serial/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/parallel_2_serial.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/parallel_2_serial.vhd".
WARNING:HDLParsers:3607 - Unit work/ALU_MUSER_SystemSchematic is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SystemSchematic.vhf", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf".
WARNING:HDLParsers:3607 - Unit work/ALU_MUSER_SystemSchematic/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SystemSchematic.vhf", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf".
WARNING:HDLParsers:3607 - Unit work/SystemSchematic is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SystemSchematic.vhf", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf".
WARNING:HDLParsers:3607 - Unit work/SystemSchematic/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SystemSchematic.vhf", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf".
WARNING:HDLParsers:3607 - Unit work/ALU is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/ALU.vhf", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ALU.vhf".
WARNING:HDLParsers:3607 - Unit work/ALU/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/ALU.vhf", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ALU.vhf".
WARNING:HDLParsers:3607 - Unit work/ascii is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/ascii.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd".
WARNING:HDLParsers:3607 - Unit work/ascii/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/ascii.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd".
WARNING:HDLParsers:3607 - Unit work/Comparator is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Comparator.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Comparator.vhd".
WARNING:HDLParsers:3607 - Unit work/Comparator/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Comparator.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Comparator.vhd".
WARNING:HDLParsers:3607 - Unit work/Controller is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Controller.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Controller.vhd".
WARNING:HDLParsers:3607 - Unit work/Controller/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Controller.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Controller.vhd".
WARNING:HDLParsers:3607 - Unit work/Lookup_Table is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Lookup_Table.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Lookup_Table.vhd".
WARNING:HDLParsers:3607 - Unit work/Lookup_Table/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Lookup_Table.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Lookup_Table.vhd".
WARNING:HDLParsers:3607 - Unit work/MultiplexerInput is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/MultiplexerInput.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerInput.vhd".
WARNING:HDLParsers:3607 - Unit work/MultiplexerInput/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/MultiplexerInput.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerInput.vhd".
WARNING:HDLParsers:3607 - Unit work/MultiplexerOutput is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/MultiplexerOutput.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerOutput.vhd".
WARNING:HDLParsers:3607 - Unit work/MultiplexerOutput/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/MultiplexerOutput.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerOutput.vhd".
WARNING:HDLParsers:3607 - Unit work/RegisterBank is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/RegisterBank.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/RegisterBank.vhd".
WARNING:HDLParsers:3607 - Unit work/RegisterBank/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/RegisterBank.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/RegisterBank.vhd".
WARNING:HDLParsers:3607 - Unit work/send_data is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/send_data.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/send_data.vhd".
WARNING:HDLParsers:3607 - Unit work/send_data/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/send_data.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/send_data.vhd".
WARNING:HDLParsers:3607 - Unit work/uart is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/uart.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/uart.vhd".
WARNING:HDLParsers:3607 - Unit work/uart/uart is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/uart.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/uart.vhd".
WARNING:HDLParsers:3607 - Unit work/AddSub is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/AddSub.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/AddSub.vhd".
WARNING:HDLParsers:3607 - Unit work/AddSub/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/AddSub.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/AddSub.vhd".
WARNING:HDLParsers:3607 - Unit work/serialTx is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SerialTx.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SerialTx.vhd".
WARNING:HDLParsers:3607 - Unit work/SerialTx/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SerialTx.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SerialTx.vhd".
WARNING:HDLParsers:3607 - Unit work/Shifter is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Shifter.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Shifter.vhd".
WARNING:HDLParsers:3607 - Unit work/Shifter/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Shifter.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Shifter.vhd".
WARNING:HDLParsers:3607 - Unit work/slow_clk is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/slow_clk.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/slow_clk.vhd".
WARNING:HDLParsers:3607 - Unit work/slow_clk/slow_clk is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/slow_clk.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/slow_clk.vhd".
WARNING:HDLParsers:3607 - Unit work/Neg is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/XOR.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/XOR.vhd".
WARNING:HDLParsers:3607 - Unit work/Neg/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/XOR.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/XOR.vhd".
WARNING:HDLParsers:3607 - Unit work/X_AddSub is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/X_AddSub.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/X_AddSub.vhd".
WARNING:HDLParsers:3607 - Unit work/X_AddSub/Behavioral is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/X_AddSub.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/X_AddSub.vhd".
WARNING:HDLParsers:3607 - Unit work/cordic_package is now defined in a different file.  It was defined in "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/cordic_package.vhd", and is now defined in "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/cordic_package.vhd".
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/cordic_package.vhd" in Library work.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SerialTx.vhd" in Library work.
Architecture behavioral of Entity serialtx is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/slow_clk.vhd" in Library work.
Architecture slow_clk of Entity slow_clk is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/send_data.vhd" in Library work.
Architecture behavioral of Entity send_data is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd" in Library work.
Architecture behavioral of Entity ascii is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/uart.vhd" in Library work.
Architecture uart of Entity uart is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/AddSub.vhd" in Library work.
Architecture behavioral of Entity addsub is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Shifter.vhd" in Library work.
Architecture behavioral of Entity shifter is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/XOR.vhd" in Library work.
Architecture behavioral of Entity neg is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/X_AddSub.vhd" in Library work.
Architecture behavioral of Entity x_addsub is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Comparator.vhd" in Library work.
Architecture behavioral of Entity comparator is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Lookup_Table.vhd" in Library work.
Architecture behavioral of Entity lookup_table is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerInput.vhd" in Library work.
Architecture behavioral of Entity multiplexerinput is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerOutput.vhd" in Library work.
Architecture behavioral of Entity multiplexeroutput is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/RegisterBank.vhd" in Library work.
Architecture behavioral of Entity registerbank is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf" in Library work.
Entity <alu_muser_systemschematic> compiled.
Entity <alu_muser_systemschematic> (Architecture <behavioral>) compiled.
Entity <systemschematic> compiled.
Entity <systemschematic> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/parallel_2_serial.vhd" in Library work.
Architecture behavioral of Entity parallel_2_serial is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" in Library work.
Architecture behavioral of Entity cordic_uar_1 is up to date.
Compiling vhdl file "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ALU.vhf" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Cordic_UAR_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SystemSchematic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <parallel_2_serial> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_MUSER_SystemSchematic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Comparator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Lookup_Table> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MultiplexerInput> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MultiplexerOutput> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterBank> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <send_data> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ascii> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <uart>).

Analyzing hierarchy for entity <AddSub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Shifter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Neg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <X_AddSub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <serialTx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <slow_clk> in library <work> (architecture <slow_clk>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Cordic_UAR_1> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ns_send_data' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ps_send_data' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ns_ascii' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ps_ascii' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ns_uart' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ps_uart' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'uart_ready' of component 'parallel_2_serial'.
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd" line 136: Unconnected output port 'ascii_ready' of component 'parallel_2_serial'.
Entity <Cordic_UAR_1> analyzed. Unit <Cordic_UAR_1> generated.

Analyzing Entity <SystemSchematic> in library <work> (Architecture <behavioral>).
Entity <SystemSchematic> analyzed. Unit <SystemSchematic> generated.

Analyzing Entity <ALU_MUSER_SystemSchematic> in library <work> (Architecture <behavioral>).
Entity <ALU_MUSER_SystemSchematic> analyzed. Unit <ALU_MUSER_SystemSchematic> generated.

Analyzing Entity <AddSub> in library <work> (Architecture <behavioral>).
Entity <AddSub> analyzed. Unit <AddSub> generated.

Analyzing Entity <Shifter> in library <work> (Architecture <behavioral>).
Entity <Shifter> analyzed. Unit <Shifter> generated.

Analyzing Entity <Neg> in library <work> (Architecture <behavioral>).
Entity <Neg> analyzed. Unit <Neg> generated.

Analyzing Entity <X_AddSub> in library <work> (Architecture <behavioral>).
Entity <X_AddSub> analyzed. Unit <X_AddSub> generated.

Analyzing Entity <Comparator> in library <work> (Architecture <behavioral>).
Entity <Comparator> analyzed. Unit <Comparator> generated.

Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Controller.vhd" line 64: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <next_state>, <current_state>
WARNING:Xst:819 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Controller.vhd" line 95: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <code>
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <Lookup_Table> in library <work> (Architecture <behavioral>).
Entity <Lookup_Table> analyzed. Unit <Lookup_Table> generated.

Analyzing Entity <MultiplexerInput> in library <work> (Architecture <behavioral>).
Entity <MultiplexerInput> analyzed. Unit <MultiplexerInput> generated.

Analyzing Entity <MultiplexerOutput> in library <work> (Architecture <behavioral>).
Entity <MultiplexerOutput> analyzed. Unit <MultiplexerOutput> generated.

Analyzing Entity <RegisterBank> in library <work> (Architecture <behavioral>).
Entity <RegisterBank> analyzed. Unit <RegisterBank> generated.

Analyzing Entity <parallel_2_serial> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/parallel_2_serial.vhd" line 125: Unconnected output port 'slow_clk_out' of component 'uart'.
Entity <parallel_2_serial> analyzed. Unit <parallel_2_serial> generated.

Analyzing Entity <send_data> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/send_data.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <x_data>, <y_data>, <z_data>
Entity <send_data> analyzed. Unit <send_data> generated.

Analyzing Entity <ascii> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd" line 43: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd" line 43: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd" line 43: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd" line 43: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <byte>
Entity <ascii> analyzed. Unit <ascii> generated.

Analyzing Entity <uart> in library <work> (Architecture <uart>).
WARNING:Xst:753 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/uart.vhd" line 52: Unconnected output port 'slow_clk_out' of component 'serialTx'.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing Entity <serialTx> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SerialTx.vhd" line 39: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <byte_in>
Entity <serialTx> analyzed. Unit <serialTx> generated.

Analyzing Entity <slow_clk> in library <work> (Architecture <slow_clk>).
Entity <slow_clk> analyzed. Unit <slow_clk> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Comparator>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Comparator.vhd".
WARNING:Xst:647 - Input <Yi<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Zi<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <compare> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <Output>.
    Summary:
	inferred   1 Tristate(s).
Unit <Comparator> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Controller.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <mode>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <m>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <i>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <input_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <output_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <counter>.
    Found 5-bit adder for signal <counter$addsub0000> created at line 79.
    Found 5-bit 4-to-1 multiplexer for signal <counter$mux0001>.
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <four>.
    Found 1-bit 4-to-1 multiplexer for signal <four$mux0000>.
    Found 2-bit 3-to-1 multiplexer for signal <next_state$mux0005>.
    Found 1-bit 3-to-1 multiplexer for signal <output_en$mux0004>.
    Found 1-bit register for signal <thirteen>.
    Found 1-bit 4-to-1 multiplexer for signal <thirteen$mux0000>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
Unit <Controller> synthesized.


Synthesizing Unit <Lookup_Table>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Lookup_Table.vhd".
    Found 32x32-bit ROM for signal <theta$rom0000> created at line 155.
    Found 32x32-bit ROM for signal <theta$rom0001> created at line 155.
    Found 32x32-bit ROM for signal <theta$rom0002> created at line 155.
WARNING:Xst:737 - Found 32-bit latch for signal <theta>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit 3-to-1 multiplexer for signal <theta$mux0000>.
    Summary:
	inferred   3 ROM(s).
	inferred  32 Multiplexer(s).
Unit <Lookup_Table> synthesized.


Synthesizing Unit <MultiplexerInput>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerInput.vhd".
Unit <MultiplexerInput> synthesized.


Synthesizing Unit <MultiplexerOutput>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/MultiplexerOutput.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <external_x_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <external_y_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <external_z_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <MultiplexerOutput> synthesized.


Synthesizing Unit <RegisterBank>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/RegisterBank.vhd".
    Found 96-bit register for signal <bank>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <RegisterBank> synthesized.


Synthesizing Unit <AddSub>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/AddSub.vhd".
    Found 32-bit addsub for signal <val_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AddSub> synthesized.


Synthesizing Unit <Shifter>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Shifter.vhd".
    Found 32-bit shifter arithmetic right for signal <val_out>.
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <Shifter> synthesized.


Synthesizing Unit <Neg>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/XOR.vhd".
WARNING:Xst:647 - Input <m_in<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <sel$xor0000>.
Unit <Neg> synthesized.


Synthesizing Unit <X_AddSub>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/X_AddSub.vhd".
    Found 32-bit addsub for signal <val_out$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <X_AddSub> synthesized.


Synthesizing Unit <send_data>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/send_data.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 50                                             |
    | Transitions        | 100                                            |
    | Inputs             | 2                                              |
    | Outputs            | 51                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 6-bit latch for signal <ps_send_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit register for signal <x_data>.
    Found 32-bit register for signal <y_data>.
    Found 32-bit register for signal <z_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  96 D-type flip-flop(s).
Unit <send_data> synthesized.


Synthesizing Unit <ascii>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/ascii.vhd".
    Found finite state machine <FSM_1> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <byte_out$mux0000> created at line 27.
    Found 16x8-bit ROM for signal <byte_out$mux0001> created at line 27.
    Found 8-bit register for signal <byte>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <ascii> synthesized.


Synthesizing Unit <serialTx>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SerialTx.vhd".
WARNING:Xst:1305 - Output <slow_clk_out> is never assigned. Tied to value 0.
    Found finite state machine <FSM_2> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 14                                             |
    | Inputs             | 1                                              |
    | Outputs            | 17                                             |
    | Clock              | slow_clk_in               (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <serialTx> synthesized.


Synthesizing Unit <slow_clk>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/slow_clk.vhd".
    Found 14-bit up counter for signal <count>.
    Found 14-bit comparator equal for signal <count$cmp_eq0000> created at line 38.
    Found 1-bit register for signal <Toggle>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <slow_clk> synthesized.


Synthesizing Unit <ALU_MUSER_SystemSchematic>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf".
Unit <ALU_MUSER_SystemSchematic> synthesized.


Synthesizing Unit <uart>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/uart.vhd".
Unit <uart> synthesized.


Synthesizing Unit <SystemSchematic>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/SystemSchematic.vhf".
Unit <SystemSchematic> synthesized.


Synthesizing Unit <parallel_2_serial>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/parallel_2_serial.vhd".
Unit <parallel_2_serial> synthesized.


Synthesizing Unit <Cordic_UAR_1>.
    Related source file is "C:/Users/jdparry/Downloads/FUCKYEAHBITCHES!!!/FinalCordic/Cordic_UAR_1.vhd".
WARNING:Xst:1306 - Output <done_unique> is never assigned.
WARNING:Xst:1780 - Signal <XLXN_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Sel> is used but never assigned. This sourceless signal will be automatically connected to value 010.
WARNING:Xst:737 - Found 32-bit latch for signal <x_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <z_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <y_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <Cordic_UAR_1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x8-bit ROM                                          : 2
 32x32-bit ROM                                         : 3
# Adders/Subtractors                                   : 4
 32-bit addsub                                         : 3
 5-bit adder                                           : 1
# Counters                                             : 1
 14-bit up counter                                     : 1
# Registers                                            : 12
 1-bit register                                        : 3
 2-bit register                                        : 1
 32-bit register                                       : 6
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 4
 2-bit latch                                           : 3
 32-bit latch                                          : 7
 5-bit latch                                           : 1
 6-bit latch                                           : 1
# Comparators                                          : 1
 14-bit comparator equal                               : 1
# Multiplexers                                         : 6
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 3-to-1 multiplexer                              : 1
 32-bit 3-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter arithmetic right                       : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <XLXI_2/uart_instance/serialTx_instance/p_state/FSM> on signal <p_state[1:13]> with one-hot encoding.
----------------------------
 State     | Encoding
----------------------------
 idle      | 0000000000001
 start_bit | 0000000000010
 bit0      | 0000000000100
 bit1      | 0000000001000
 bit2      | 0000000010000
 bit3      | 0000000100000
 bit4      | 0000001000000
 bit5      | 0000010000000
 bit6      | 0000100000000
 bit7      | 0001000000000
 stop_bit1 | 0010000000000
 stop_bit2 | 0100000000000
 stop_bit3 | 1000000000000
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <XLXI_2/ascii_instance/present_state/FSM> on signal <present_state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 byte_asciiw | 001
 byte_ascii  | 010
 nibble0w    | 011
 nibble1w    | 100
 nibble0     | 101
 nibble1     | 110
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_2/send_data_instance/present_state/FSM> on signal <present_state[1:50]> with one-hot encoding.
---------------------------------------------------------------
 State   | Encoding
---------------------------------------------------------------
 idle    | 00000000000000000000000000000000000000000000000001
 final   | 10000000000000000000000000000000000000000000000000
 ch_xw   | 00000000000000000000000000000000000000000000000010
 ch_xeqw | 00000000000000000000000000000000000000000000001000
 ch_xcrw | 00000000000000000000000000000000000010000000000000
 ch_xlfw | 00000000000000000000000000000000001000000000000000
 ch_x    | 00000000000000000000000000000000000000000000000100
 ch_xeq  | 00000000000000000000000000000000000000000000010000
 ch_xcr  | 00000000000000000000000000000000000100000000000000
 ch_xlf  | 00000000000000000000000000000000010000000000000000
 ch_yw   | 00000000000000000000000000000000100000000000000000
 ch_yeqw | 00000000000000000000000000000010000000000000000000
 ch_ycrw | 00000000000000000000100000000000000000000000000000
 ch_ylfw | 00000000000000000010000000000000000000000000000000
 ch_y    | 00000000000000000000000000000001000000000000000000
 ch_yeq  | 00000000000000000000000000000100000000000000000000
 ch_ycr  | 00000000000000000001000000000000000000000000000000
 ch_ylf  | 00000000000000000100000000000000000000000000000000
 ch_zw   | 00000000000000001000000000000000000000000000000000
 ch_zeqw | 00000000000000100000000000000000000000000000000000
 ch_zcrw | 00001000000000000000000000000000000000000000000000
 ch_zlfw | 00100000000000000000000000000000000000000000000000
 ch_z    | 00000000000000010000000000000000000000000000000000
 ch_zeq  | 00000000000001000000000000000000000000000000000000
 ch_zcr  | 00010000000000000000000000000000000000000000000000
 ch_zlf  | 01000000000000000000000000000000000000000000000000
 sendx0w | 00000000000000000000000000000000000000100000000000
 sendx1w | 00000000000000000000000000000000000000001000000000
 sendx2w | 00000000000000000000000000000000000000000010000000
 sendx3w | 00000000000000000000000000000000000000000000100000
 sendx0  | 00000000000000000000000000000000000001000000000000
 sendx1  | 00000000000000000000000000000000000000010000000000
 sendx2  | 00000000000000000000000000000000000000000100000000
 sendx3  | 00000000000000000000000000000000000000000001000000
 sendy0w | 00000000000000000000001000000000000000000000000000
 sendy1w | 00000000000000000000000010000000000000000000000000
 sendy2w | 00000000000000000000000000100000000000000000000000
 sendy3w | 00000000000000000000000000001000000000000000000000
 sendy0  | 00000000000000000000010000000000000000000000000000
 sendy1  | 00000000000000000000000100000000000000000000000000
 sendy2  | 00000000000000000000000001000000000000000000000000
 sendy3  | 00000000000000000000000000010000000000000000000000
 sendz0w | 00000010000000000000000000000000000000000000000000
 sendz1w | 00000000100000000000000000000000000000000000000000
 sendz2w | 00000000001000000000000000000000000000000000000000
 sendz3w | 00000000000010000000000000000000000000000000000000
 sendz0  | 00000100000000000000000000000000000000000000000000
 sendz1  | 00000001000000000000000000000000000000000000000000
 sendz2  | 00000000010000000000000000000000000000000000000000
 sendz3  | 00000000000100000000000000000000000000000000000000
---------------------------------------------------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <SystemSchematic>.
The following registers are absorbed into accumulator <XLXI_7/bank_1>: 1 register on signal <XLXI_7/bank_1>.
The following registers are absorbed into accumulator <XLXI_7/bank_2>: 1 register on signal <XLXI_7/bank_2>.
Unit <SystemSchematic> synthesized (advanced).

Synthesizing (advanced) Unit <ascii>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_byte_out_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_byte_out_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ascii> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x8-bit ROM                                          : 2
 32x32-bit ROM                                         : 3
# Adders/Subtractors                                   : 4
 32-bit addsub                                         : 3
 5-bit adder                                           : 1
# Counters                                             : 1
 14-bit up counter                                     : 1
# Accumulators                                         : 2
 32-bit updown loadable accumulator                    : 2
# Registers                                            : 212
 Flip-Flops                                            : 212
# Latches                                              : 16
 1-bit latch                                           : 4
 2-bit latch                                           : 3
 32-bit latch                                          : 7
 5-bit latch                                           : 1
 6-bit latch                                           : 1
# Comparators                                          : 1
 14-bit comparator equal                               : 1
# Multiplexers                                         : 6
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 3-to-1 multiplexer                              : 1
 32-bit 3-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter arithmetic right                       : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <XLXI_4/theta_31> (without init value) has a constant value of 0 in block <SystemSchematic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_in_14> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_in_30> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_in_31> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_1> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_2> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_8> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_11> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_18> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_19> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_20> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_21> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_26> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_27> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <z_in_31> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_in_30> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_in_31> (without init value) has a constant value of 0 in block <Cordic_UAR_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <y_in_1> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <y_in_19> 
INFO:Xst:2261 - The FF/Latch <x_in_1> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <x_in_20> 
INFO:Xst:2261 - The FF/Latch <y_in_10> in Unit <Cordic_UAR_1> is equivalent to the following 2 FFs/Latches, which will be removed : <y_in_28> <x_in_28> 
INFO:Xst:2261 - The FF/Latch <y_in_23> in Unit <Cordic_UAR_1> is equivalent to the following 11 FFs/Latches, which will be removed : <y_in_29> <z_in_0> <z_in_3> <z_in_7> <z_in_9> <z_in_12> <z_in_14> <z_in_16> <z_in_22> <z_in_25> <z_in_28> 
INFO:Xst:2261 - The FF/Latch <y_in_24> in Unit <Cordic_UAR_1> is equivalent to the following 3 FFs/Latches, which will be removed : <x_in_7> <x_in_10> <x_in_14> 
INFO:Xst:2261 - The FF/Latch <y_in_8> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <y_in_22> 
INFO:Xst:2261 - The FF/Latch <x_in_6> in Unit <Cordic_UAR_1> is equivalent to the following 2 FFs/Latches, which will be removed : <x_in_23> <x_in_26> 
INFO:Xst:2261 - The FF/Latch <y_in_17> in Unit <Cordic_UAR_1> is equivalent to the following 3 FFs/Latches, which will be removed : <x_in_0> <x_in_15> <x_in_27> 
INFO:Xst:2261 - The FF/Latch <z_in_4> in Unit <Cordic_UAR_1> is equivalent to the following 3 FFs/Latches, which will be removed : <z_in_6> <z_in_23> <z_in_24> 
INFO:Xst:2261 - The FF/Latch <y_in_11> in Unit <Cordic_UAR_1> is equivalent to the following 2 FFs/Latches, which will be removed : <y_in_13> <y_in_20> 
INFO:Xst:2261 - The FF/Latch <y_in_4> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <y_in_15> 
INFO:Xst:2261 - The FF/Latch <y_in_6> in Unit <Cordic_UAR_1> is equivalent to the following 3 FFs/Latches, which will be removed : <y_in_12> <y_in_18> <y_in_26> 
INFO:Xst:2261 - The FF/Latch <x_in_8> in Unit <Cordic_UAR_1> is equivalent to the following 3 FFs/Latches, which will be removed : <x_in_9> <x_in_13> <x_in_29> 
INFO:Xst:2261 - The FF/Latch <y_in_3> in Unit <Cordic_UAR_1> is equivalent to the following 2 FFs/Latches, which will be removed : <y_in_9> <y_in_16> 
INFO:Xst:2261 - The FF/Latch <y_in_0> in Unit <Cordic_UAR_1> is equivalent to the following 6 FFs/Latches, which will be removed : <y_in_2> <y_in_7> <y_in_21> <x_in_4> <x_in_17> <x_in_24> 
INFO:Xst:2261 - The FF/Latch <y_in_5> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <y_in_25> 
INFO:Xst:2261 - The FF/Latch <y_in_27> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <x_in_21> 
INFO:Xst:2261 - The FF/Latch <x_in_3> in Unit <Cordic_UAR_1> is equivalent to the following 2 FFs/Latches, which will be removed : <x_in_11> <x_in_19> 
INFO:Xst:2261 - The FF/Latch <x_in_5> in Unit <Cordic_UAR_1> is equivalent to the following 2 FFs/Latches, which will be removed : <x_in_12> <x_in_25> 
INFO:Xst:2261 - The FF/Latch <z_in_5> in Unit <Cordic_UAR_1> is equivalent to the following 5 FFs/Latches, which will be removed : <z_in_10> <z_in_13> <z_in_15> <z_in_17> <x_in_16> 
WARNING:Xst:2041 - Unit SystemSchematic: 1 internal tristate is replaced by logic (pull-up yes): XLXI_1/XLXI_1/val_out_mux0000_inv1.

Optimizing unit <Cordic_UAR_1> ...
INFO:Xst:2261 - The FF/Latch <y_in_4> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <z_in_30> 
INFO:Xst:2261 - The FF/Latch <y_in_4> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <z_in_30> 
INFO:Xst:2261 - The FF/Latch <y_in_4> in Unit <Cordic_UAR_1> is equivalent to the following FF/Latch, which will be removed : <z_in_30> 

Optimizing unit <X_AddSub> ...

Optimizing unit <ascii> ...

Optimizing unit <slow_clk> ...

Optimizing unit <Controller> ...

Optimizing unit <send_data> ...

Optimizing unit <SystemSchematic> ...
WARNING:Xst:2677 - Node <XLXI_2/send_data_instance/ps_send_data_5> of sequential type is unconnected in block <Cordic_UAR_1>.
WARNING:Xst:2677 - Node <XLXI_2/send_data_instance/ps_send_data_4> of sequential type is unconnected in block <Cordic_UAR_1>.
WARNING:Xst:2677 - Node <XLXI_2/send_data_instance/ps_send_data_3> of sequential type is unconnected in block <Cordic_UAR_1>.
WARNING:Xst:2677 - Node <XLXI_2/send_data_instance/ps_send_data_2> of sequential type is unconnected in block <Cordic_UAR_1>.
WARNING:Xst:2677 - Node <XLXI_2/send_data_instance/ps_send_data_1> of sequential type is unconnected in block <Cordic_UAR_1>.
WARNING:Xst:2677 - Node <XLXI_2/send_data_instance/ps_send_data_0> of sequential type is unconnected in block <Cordic_UAR_1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Cordic_UAR_1, actual ratio is 7.
Latch XLXI_1/XLXI_3/done has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_1/XLXI_3/next_state_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_1/XLXI_3/next_state_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_1/XLXI_3/current_state_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_1/XLXI_3/current_state_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 292
 Flip-Flops                                            : 292

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Cordic_UAR_1.ngr
Top Level Output File Name         : Cordic_UAR_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 1578
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 13
#      LUT2                        : 119
#      LUT2_L                      : 1
#      LUT3                        : 430
#      LUT3_D                      : 9
#      LUT3_L                      : 4
#      LUT4                        : 479
#      LUT4_D                      : 11
#      LUT4_L                      : 17
#      MUXCY                       : 183
#      MUXF5                       : 127
#      VCC                         : 1
#      XORCY                       : 174
# FlipFlops/Latches                : 461
#      FD                          : 94
#      FDC                         : 68
#      FDE                         : 112
#      FDP                         : 2
#      FDR                         : 16
#      LD                          : 129
#      LD_1                        : 38
#      LDE_1                       : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      588  out of   8672     6%  
 Number of Slice Flip Flops:            456  out of  17344     2%  
 Number of 4 input LUTs:               1092  out of  17344     6%  
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    250     6%  
    IOB Flip Flops:                       5
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+--------------------------------------------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)                                        | Load  |
---------------------------------------------------------------------------+--------------------------------------------------------------+-------+
XLXI_2/uart_instance/slow_clk_instance/Toggle                              | NONE(XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd1)| 13    |
x_in_mux0000<23>1(x_in_mux0000<23>1:O)                                     | BUFG(*)(y_in_0)                                              | 24    |
clk                                                                        | BUFGP                                                        | 279   |
XLXI_1/XLXI_3/output_en_not0001(XLXI_1/XLXI_3/output_en_not00011:O)        | NONE(*)(XLXI_1/XLXI_3/output_en)                             | 1     |
XLXI_1/XLXI_3/current_state_1                                              | NONE(XLXI_1/XLXI_3/input_en)                                 | 1     |
XLXI_1/XLXI_3/done_not0001(XLXI_1/XLXI_3/done_not00011:O)                  | NONE(*)(XLXI_1/XLXI_3/done)                                  | 2     |
XLXI_1/XLXI_3/mode_not0001(XLXI_1/XLXI_3/mode_not00011:O)                  | NONE(*)(XLXI_1/XLXI_3/op)                                    | 5     |
XLXI_1/XLXI_3/i_not0001(XLXI_1/XLXI_3/i_not00011:O)                        | NONE(*)(XLXI_1/XLXI_3/i_0)                                   | 5     |
XLXI_1/XLXI_3/next_state_cmp_eq0000(XLXI_1/XLXI_3/next_state_cmp_eq00001:O)| NONE(*)(XLXI_1/XLXI_3/next_state_0)                          | 4     |
XLXI_1/XLXI_4/theta_cmp_eq00001(XLXI_1/XLXI_4/theta_cmp_eq00001:O)         | BUFG(*)(XLXI_1/XLXI_4/theta_30)                              | 31    |
XLXI_1/XLXI_3/output_en1                                                   | BUFG                                                         | 96    |
---------------------------------------------------------------------------+--------------------------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.850ns (Maximum Frequency: 101.527MHz)
   Minimum input arrival time before clock: 3.886ns
   Maximum output required time after clock: 10.446ns
   Maximum combinational path delay: 5.359ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/uart_instance/slow_clk_instance/Toggle'
  Clock period: 2.148ns (frequency: 465.593MHz)
  Total number of paths / destination ports: 14 / 13
-------------------------------------------------------------------------
Delay:               2.148ns (Levels of Logic = 1)
  Source:            XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13 (FF)
  Destination:       XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd12 (FF)
  Source Clock:      XLXI_2/uart_instance/slow_clk_instance/Toggle rising
  Destination Clock: XLXI_2/uart_instance/slow_clk_instance/Toggle rising

  Data Path: XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13 to XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.514   0.754  XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13 (XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13)
     LUT4:I0->O            1   0.612   0.000  XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd12-In1 (XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd12-In)
     FDC:D                     0.268          XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd12
    ----------------------------------------
    Total                      2.148ns (1.394ns logic, 0.754ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.850ns (frequency: 101.527MHz)
  Total number of paths / destination ports: 35605 / 202
-------------------------------------------------------------------------
Delay:               9.850ns (Levels of Logic = 39)
  Source:            XLXI_1/XLXI_7/bank_1_31 (FF)
  Destination:       XLXI_1/XLXI_7/bank_0_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_1/XLXI_7/bank_1_31 to XLXI_1/XLXI_7/bank_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              42   0.514   1.106  XLXI_1/XLXI_7/bank_1_31 (XLXI_1/XLXI_7/bank_1_31)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/Sh12431_G (N244)
     MUXF5:I1->O           5   0.278   0.568  XLXI_1/Sh12431 (XLXI_1/Sh124)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/Sh14431_G (N242)
     MUXF5:I1->O           2   0.278   0.383  XLXI_1/Sh14431 (XLXI_1/Sh144)
     LUT4:I3->O            1   0.612   0.387  XLXI_1/Sh160134 (XLXI_1/Sh160)
     LUT3:I2->O            1   0.612   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_lut<0> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<0> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<1> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<2> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<3> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<4> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<5> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<6> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<7> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<8> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<9> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<10> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<11> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<12> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<13> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<14> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<15> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<16> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<17> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<18> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<19> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<20> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<21> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<22> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<23> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<24> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<25> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<26> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<27> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<28> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<29> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<30> (XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  XLXI_1/XLXI_1/XLXI_13/Maddsub_val_out_addsub0000_xor<31> (XLXI_1/XLXI_1/XLXI_13/val_out_addsub0000<31>)
     LUT4:I3->O            2   0.612   0.000  XLXI_1/XLXI_1/XLXI_13/val_out<31>1 (XLXI_1/ALUOutX<31>)
     FDR:D                     0.268          XLXI_1/XLXI_7/bank_0_31
    ----------------------------------------
    Total                      9.850ns (7.046ns logic, 2.804ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'x_in_mux0000<23>1'
  Total number of paths / destination ports: 62 / 24
-------------------------------------------------------------------------
Offset:              3.414ns (Levels of Logic = 2)
  Source:            code<1> (PAD)
  Destination:       x_in_1 (LATCH)
  Destination Clock: x_in_mux0000<23>1 falling

  Data Path: code<1> to x_in_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.106   1.071  code_1_IBUF (LED1_OBUF)
     INV:I->O              1   0.612   0.357  x_in_mux0000<1>1_INV_0 (x_in_mux0000<1>)
     LD:D                      0.268          x_in_1
    ----------------------------------------
    Total                      3.414ns (1.986ns logic, 1.428ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.886ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       XLXI_1/XLXI_3/four (FF)
  Destination Clock: clk rising

  Data Path: rst to XLXI_1/XLXI_3/four
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.106   1.084  rst_IBUF (LED4_OBUF)
     INV:I->O              7   0.612   0.602  XLXI_1/XLXI_3/rst_inv1_INV_0 (XLXI_1/XLXI_3/rst_inv)
     FDE:CE                    0.483          XLXI_1/XLXI_3/four
    ----------------------------------------
    Total                      3.886ns (2.201ns logic, 1.685ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_3/current_state_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.931ns (Levels of Logic = 2)
  Source:            Start (PAD)
  Destination:       XLXI_1/XLXI_3/input_en (LATCH)
  Destination Clock: XLXI_1/XLXI_3/current_state_1 rising

  Data Path: Start to XLXI_1/XLXI_3/input_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.945  Start_IBUF (LED3_OBUF)
     LUT3:I0->O            1   0.612   0.000  XLXI_1/XLXI_3/input_en_mux00021 (XLXI_1/XLXI_3/input_en_mux0002)
     LD:D                      0.268          XLXI_1/XLXI_3/input_en
    ----------------------------------------
    Total                      2.931ns (1.986ns logic, 0.945ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_3/mode_not0001'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              3.126ns (Levels of Logic = 2)
  Source:            code<1> (PAD)
  Destination:       XLXI_1/XLXI_3/m_1 (LATCH)
  Destination Clock: XLXI_1/XLXI_3/mode_not0001 rising

  Data Path: code<1> to XLXI_1/XLXI_3/m_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.106   1.140  code_1_IBUF (LED1_OBUF)
     LUT2:I1->O            1   0.612   0.000  XLXI_1/XLXI_3/m_mux0001<1>1 (XLXI_1/XLXI_3/m_mux0001<1>)
     LD_1:D                    0.268          XLXI_1/XLXI_3/m_1
    ----------------------------------------
    Total                      3.126ns (1.986ns logic, 1.140ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_3/next_state_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.782ns (Levels of Logic = 2)
  Source:            Start (PAD)
  Destination:       XLXI_1/XLXI_3/next_state_0 (LATCH)
  Destination Clock: XLXI_1/XLXI_3/next_state_cmp_eq0000 rising

  Data Path: Start to XLXI_1/XLXI_3/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.796  Start_IBUF (LED3_OBUF)
     LUT4:I3->O            2   0.612   0.000  XLXI_1/XLXI_3/Mmux_next_state_mux000521 (XLXI_1/XLXI_3/next_state_mux0005<0>)
     LD_1:D                    0.268          XLXI_1/XLXI_3/next_state_0
    ----------------------------------------
    Total                      2.782ns (1.986ns logic, 0.796ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_3/done_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_3/done_1 (LATCH)
  Destination:       LED5 (PAD)
  Source Clock:      XLXI_1/XLXI_3/done_not0001 falling

  Data Path: XLXI_1/XLXI_3/done_1 to LED5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  XLXI_1/XLXI_3/done_1 (XLXI_1/XLXI_3/done_1)
     OBUF:I->O                 3.169          LED5_OBUF (LED5)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 142 / 3
-------------------------------------------------------------------------
Offset:              10.446ns (Levels of Logic = 7)
  Source:            XLXI_2/ascii_instance/present_state_FSM_FFd2 (FF)
  Destination:       bit_out (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_2/ascii_instance/present_state_FSM_FFd2 to bit_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.514   1.016  XLXI_2/ascii_instance/present_state_FSM_FFd2 (XLXI_2/ascii_instance/present_state_FSM_FFd2)
     LUT3:I0->O            4   0.612   0.651  XLXI_2/ascii_instance/byte_out<3>61 (XLXI_2/ascii_instance/N8)
     LUT4:I0->O            2   0.612   0.532  XLXI_2/uart_instance/serialTx_instance/bit_out326 (XLXI_2/uart_instance/serialTx_instance/bit_out326)
     LUT3:I0->O            1   0.612   0.000  XLXI_2/uart_instance/serialTx_instance/bit_out4192 (XLXI_2/uart_instance/serialTx_instance/bit_out4192)
     MUXF5:I0->O           1   0.278   0.509  XLXI_2/uart_instance/serialTx_instance/bit_out419_f5 (XLXI_2/uart_instance/serialTx_instance/bit_out419)
     LUT3:I0->O            1   0.612   0.360  XLXI_2/uart_instance/serialTx_instance/bit_out502_SW0 (N435)
     LUT4:I3->O            1   0.612   0.357  XLXI_2/uart_instance/serialTx_instance/bit_out502 (bit_out_OBUF)
     OBUF:I->O                 3.169          bit_out_OBUF (bit_out)
    ----------------------------------------
    Total                     10.446ns (7.021ns logic, 3.425ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/uart_instance/slow_clk_instance/Toggle'
  Total number of paths / destination ports: 13 / 1
-------------------------------------------------------------------------
Offset:              9.387ns (Levels of Logic = 6)
  Source:            XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13 (FF)
  Destination:       bit_out (PAD)
  Source Clock:      XLXI_2/uart_instance/slow_clk_instance/Toggle rising

  Data Path: XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13 to bit_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.514   0.671  XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13 (XLXI_2/uart_instance/serialTx_instance/p_state_FSM_FFd13)
     LUT4:I1->O            1   0.612   0.360  XLXI_2/uart_instance/serialTx_instance/bit_out8_SW0 (N433)
     LUT4:I3->O            1   0.612   0.509  XLXI_2/uart_instance/serialTx_instance/bit_out8 (XLXI_2/uart_instance/serialTx_instance/bit_out8)
     LUT3:I0->O            1   0.612   0.387  XLXI_2/uart_instance/serialTx_instance/bit_out82 (XLXI_2/uart_instance/serialTx_instance/bit_out82)
     LUT3:I2->O            1   0.612   0.360  XLXI_2/uart_instance/serialTx_instance/bit_out502_SW0 (N435)
     LUT4:I3->O            1   0.612   0.357  XLXI_2/uart_instance/serialTx_instance/bit_out502 (bit_out_OBUF)
     OBUF:I->O                 3.169          bit_out_OBUF (bit_out)
    ----------------------------------------
    Total                      9.387ns (6.743ns logic, 2.644ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_3/next_state_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_3/next_state_1_1 (LATCH)
  Destination:       next_s_out<1> (PAD)
  Source Clock:      XLXI_1/XLXI_3/next_state_cmp_eq0000 rising

  Data Path: XLXI_1/XLXI_3/next_state_1_1 to next_s_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.588   0.357  XLXI_1/XLXI_3/next_state_1_1 (XLXI_1/XLXI_3/next_state_1_1)
     OBUF:I->O                 3.169          next_s_out_1_OBUF (next_s_out<1>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               5.359ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       LED4 (PAD)

  Data Path: rst to LED4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.106   1.084  rst_IBUF (LED4_OBUF)
     OBUF:I->O                 3.169          LED4_OBUF (LED4)
    ----------------------------------------
    Total                      5.359ns (4.275ns logic, 1.084ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.45 secs
 
--> 

Total memory usage is 229004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :   41 (   0 filtered)

