# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PROJECT-10_Sequence_Detector.srcs/sources_1/imports/new/mod_five_up_down_counter.v" \
"../../../../PROJECT-10_Sequence_Detector.srcs/sim_1/imports/new/modUpDownCounter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
