{
	"DESIGN_NAME": "counter4bit",
	"VERILOG_FILES": "dir::counter4bit.v",
	"CLOCK_PERIOD": 10.0,
	"CLOCK_PORT": "clk",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 50 50",
	"PL_TARGET_DENSITY": 0.50
}