
WIO-E5-LE-Rx_Bsp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000418c  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080042cc  080042cc  000052cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004418  08004418  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004418  08004418  00005418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004420  08004420  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004420  08004420  00005420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004424  08004424  00005424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004428  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  2000005c  08004484  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08004484  00006270  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e945  00000000  00000000  00006086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000230b  00000000  00000000  000149cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00016cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c28  00000000  00000000  00017ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019279  00000000  00000000  00018908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc32  00000000  00000000  00031b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e54d  00000000  00000000  000417b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfd00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004768  00000000  00000000  000dfd44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  000e44ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000005c 	.word	0x2000005c
 800015c:	00000000 	.word	0x00000000
 8000160:	080042b4 	.word	0x080042b4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000060 	.word	0x20000060
 800017c:	080042b4 	.word	0x080042b4

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b96a 	b.w	800050c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	460c      	mov	r4, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14e      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025c:	4694      	mov	ip, r2
 800025e:	458c      	cmp	ip, r1
 8000260:	4686      	mov	lr, r0
 8000262:	fab2 f282 	clz	r2, r2
 8000266:	d962      	bls.n	800032e <__udivmoddi4+0xde>
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0320 	rsb	r3, r2, #32
 800026e:	4091      	lsls	r1, r2
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	fa0c fc02 	lsl.w	ip, ip, r2
 8000278:	4319      	orrs	r1, r3
 800027a:	fa00 fe02 	lsl.w	lr, r0, r2
 800027e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000282:	fa1f f68c 	uxth.w	r6, ip
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	fb07 1114 	mls	r1, r7, r4, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb04 f106 	mul.w	r1, r4, r6
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002a6:	f080 8112 	bcs.w	80004ce <__udivmoddi4+0x27e>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 810f 	bls.w	80004ce <__udivmoddi4+0x27e>
 80002b0:	3c02      	subs	r4, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a59      	subs	r1, r3, r1
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002c6:	fb00 f606 	mul.w	r6, r0, r6
 80002ca:	429e      	cmp	r6, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x94>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002d6:	f080 80fc 	bcs.w	80004d2 <__udivmoddi4+0x282>
 80002da:	429e      	cmp	r6, r3
 80002dc:	f240 80f9 	bls.w	80004d2 <__udivmoddi4+0x282>
 80002e0:	4463      	add	r3, ip
 80002e2:	3802      	subs	r0, #2
 80002e4:	1b9b      	subs	r3, r3, r6
 80002e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ea:	2100      	movs	r1, #0
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa6>
 80002ee:	40d3      	lsrs	r3, r2
 80002f0:	2200      	movs	r2, #0
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xba>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb4>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa6>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x150>
 8000312:	42a3      	cmp	r3, r4
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xcc>
 8000316:	4290      	cmp	r0, r2
 8000318:	f0c0 80f0 	bcc.w	80004fc <__udivmoddi4+0x2ac>
 800031c:	1a86      	subs	r6, r0, r2
 800031e:	eb64 0303 	sbc.w	r3, r4, r3
 8000322:	2001      	movs	r0, #1
 8000324:	2d00      	cmp	r5, #0
 8000326:	d0e6      	beq.n	80002f6 <__udivmoddi4+0xa6>
 8000328:	e9c5 6300 	strd	r6, r3, [r5]
 800032c:	e7e3      	b.n	80002f6 <__udivmoddi4+0xa6>
 800032e:	2a00      	cmp	r2, #0
 8000330:	f040 8090 	bne.w	8000454 <__udivmoddi4+0x204>
 8000334:	eba1 040c 	sub.w	r4, r1, ip
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	fa1f f78c 	uxth.w	r7, ip
 8000340:	2101      	movs	r1, #1
 8000342:	fbb4 f6f8 	udiv	r6, r4, r8
 8000346:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000352:	fb07 f006 	mul.w	r0, r7, r6
 8000356:	4298      	cmp	r0, r3
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x11c>
 800035a:	eb1c 0303 	adds.w	r3, ip, r3
 800035e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x11a>
 8000364:	4298      	cmp	r0, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2b4>
 800036a:	4626      	mov	r6, r4
 800036c:	1a1c      	subs	r4, r3, r0
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800037e:	fb00 f707 	mul.w	r7, r0, r7
 8000382:	429f      	cmp	r7, r3
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x148>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 34ff 	add.w	r4, r0, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x146>
 8000390:	429f      	cmp	r7, r3
 8000392:	f200 80b0 	bhi.w	80004f6 <__udivmoddi4+0x2a6>
 8000396:	4620      	mov	r0, r4
 8000398:	1bdb      	subs	r3, r3, r7
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x9c>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80003b0:	fa04 f301 	lsl.w	r3, r4, r1
 80003b4:	ea43 030c 	orr.w	r3, r3, ip
 80003b8:	40f4      	lsrs	r4, r6
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	0c38      	lsrs	r0, r7, #16
 80003c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003c4:	fbb4 fef0 	udiv	lr, r4, r0
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	fb00 441e 	mls	r4, r0, lr, r4
 80003d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d4:	fb0e f90c 	mul.w	r9, lr, ip
 80003d8:	45a1      	cmp	r9, r4
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	d90a      	bls.n	80003f6 <__udivmoddi4+0x1a6>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003e6:	f080 8084 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80003ea:	45a1      	cmp	r9, r4
 80003ec:	f240 8081 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80003f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003f4:	443c      	add	r4, r7
 80003f6:	eba4 0409 	sub.w	r4, r4, r9
 80003fa:	fa1f f983 	uxth.w	r9, r3
 80003fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000402:	fb00 4413 	mls	r4, r0, r3, r4
 8000406:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800040a:	fb03 fc0c 	mul.w	ip, r3, ip
 800040e:	45a4      	cmp	ip, r4
 8000410:	d907      	bls.n	8000422 <__udivmoddi4+0x1d2>
 8000412:	193c      	adds	r4, r7, r4
 8000414:	f103 30ff 	add.w	r0, r3, #4294967295
 8000418:	d267      	bcs.n	80004ea <__udivmoddi4+0x29a>
 800041a:	45a4      	cmp	ip, r4
 800041c:	d965      	bls.n	80004ea <__udivmoddi4+0x29a>
 800041e:	3b02      	subs	r3, #2
 8000420:	443c      	add	r4, r7
 8000422:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000426:	fba0 9302 	umull	r9, r3, r0, r2
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	429c      	cmp	r4, r3
 8000430:	46ce      	mov	lr, r9
 8000432:	469c      	mov	ip, r3
 8000434:	d351      	bcc.n	80004da <__udivmoddi4+0x28a>
 8000436:	d04e      	beq.n	80004d6 <__udivmoddi4+0x286>
 8000438:	b155      	cbz	r5, 8000450 <__udivmoddi4+0x200>
 800043a:	ebb8 030e 	subs.w	r3, r8, lr
 800043e:	eb64 040c 	sbc.w	r4, r4, ip
 8000442:	fa04 f606 	lsl.w	r6, r4, r6
 8000446:	40cb      	lsrs	r3, r1
 8000448:	431e      	orrs	r6, r3
 800044a:	40cc      	lsrs	r4, r1
 800044c:	e9c5 6400 	strd	r6, r4, [r5]
 8000450:	2100      	movs	r1, #0
 8000452:	e750      	b.n	80002f6 <__udivmoddi4+0xa6>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f103 	lsr.w	r1, r0, r3
 800045c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000460:	fa24 f303 	lsr.w	r3, r4, r3
 8000464:	4094      	lsls	r4, r2
 8000466:	430c      	orrs	r4, r1
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000470:	fa1f f78c 	uxth.w	r7, ip
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3110 	mls	r1, r8, r0, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x24c>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29e>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29e>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a4:	fb08 3311 	mls	r3, r8, r1, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x276>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x296>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x296>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e739      	b.n	8000342 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f0      	b.n	80002b4 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e706      	b.n	80002e4 <__udivmoddi4+0x94>
 80004d6:	45c8      	cmp	r8, r9
 80004d8:	d2ae      	bcs.n	8000438 <__udivmoddi4+0x1e8>
 80004da:	ebb9 0e02 	subs.w	lr, r9, r2
 80004de:	eb63 0c07 	sbc.w	ip, r3, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a8      	b.n	8000438 <__udivmoddi4+0x1e8>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x276>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e799      	b.n	8000422 <__udivmoddi4+0x1d2>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x24c>
 80004f2:	46d6      	mov	lr, sl
 80004f4:	e77f      	b.n	80003f6 <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74d      	b.n	8000398 <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e70f      	b.n	8000324 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e730      	b.n	800036c <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000518:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800051c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800051e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	4313      	orrs	r3, r2
 8000526:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800052c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4013      	ands	r3, r2
 8000532:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000534:	68fb      	ldr	r3, [r7, #12]
}
 8000536:	bf00      	nop
 8000538:	3714      	adds	r7, #20
 800053a:	46bd      	mov	sp, r7
 800053c:	bc80      	pop	{r7}
 800053e:	4770      	bx	lr

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000542:	b0ad      	sub	sp, #180	@ 0xb4
 8000544:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000546:	f000 faf9 	bl	8000b3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054a:	f000 f905 	bl	8000758 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054e:	f000 f9b3 	bl	80008b8 <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 8000552:	f000 f953 	bl	80007fc <MX_SUBGHZ_Init>
  MX_USART1_UART_Init();
 8000556:	f000 f963 	bl	8000820 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


  // 1. Set Buffer Address
  RadioParam[0] = 0x80U;
 800055a:	4b7a      	ldr	r3, [pc, #488]	@ (8000744 <main+0x204>)
 800055c:	2280      	movs	r2, #128	@ 0x80
 800055e:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x00U;
 8000560:	4b78      	ldr	r3, [pc, #480]	@ (8000744 <main+0x204>)
 8000562:	2200      	movs	r2, #0
 8000564:	705a      	strb	r2, [r3, #1]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_BUFFERBASEADDRESS, &RadioParam, 2) != HAL_OK)
 8000566:	2302      	movs	r3, #2
 8000568:	4a76      	ldr	r2, [pc, #472]	@ (8000744 <main+0x204>)
 800056a:	218f      	movs	r1, #143	@ 0x8f
 800056c:	4876      	ldr	r0, [pc, #472]	@ (8000748 <main+0x208>)
 800056e:	f002 fa06 	bl	800297e <HAL_SUBGHZ_ExecSetCmd>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <main+0x3c>
  {
	  Error_Handler();
 8000578:	f000 f9a8 	bl	80008cc <Error_Handler>
  }

  // 3. Set Packet Type
  RadioParam[0] = 0x01U;
 800057c:	4b71      	ldr	r3, [pc, #452]	@ (8000744 <main+0x204>)
 800057e:	2201      	movs	r2, #1
 8000580:	701a      	strb	r2, [r3, #0]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETTYPE, &RadioParam, 1) != HAL_OK)
 8000582:	2301      	movs	r3, #1
 8000584:	4a6f      	ldr	r2, [pc, #444]	@ (8000744 <main+0x204>)
 8000586:	218a      	movs	r1, #138	@ 0x8a
 8000588:	486f      	ldr	r0, [pc, #444]	@ (8000748 <main+0x208>)
 800058a:	f002 f9f8 	bl	800297e <HAL_SUBGHZ_ExecSetCmd>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <main+0x58>
  {
	  Error_Handler();
 8000594:	f000 f99a 	bl	80008cc <Error_Handler>
  }


  // 4. Set Frame Format
  RadioParam[0] = 0x00U;
 8000598:	4b6a      	ldr	r3, [pc, #424]	@ (8000744 <main+0x204>)
 800059a:	2200      	movs	r2, #0
 800059c:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x0CU;
 800059e:	4b69      	ldr	r3, [pc, #420]	@ (8000744 <main+0x204>)
 80005a0:	220c      	movs	r2, #12
 80005a2:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x00U;
 80005a4:	4b67      	ldr	r3, [pc, #412]	@ (8000744 <main+0x204>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x40U;
 80005aa:	4b66      	ldr	r3, [pc, #408]	@ (8000744 <main+0x204>)
 80005ac:	2240      	movs	r2, #64	@ 0x40
 80005ae:	70da      	strb	r2, [r3, #3]
  RadioParam[4] = 0x01U;
 80005b0:	4b64      	ldr	r3, [pc, #400]	@ (8000744 <main+0x204>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	711a      	strb	r2, [r3, #4]
  RadioParam[5] = 0x00U;
 80005b6:	4b63      	ldr	r3, [pc, #396]	@ (8000744 <main+0x204>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	715a      	strb	r2, [r3, #5]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETPARAMS, &RadioParam, 6) != HAL_OK)
 80005bc:	2306      	movs	r3, #6
 80005be:	4a61      	ldr	r2, [pc, #388]	@ (8000744 <main+0x204>)
 80005c0:	218c      	movs	r1, #140	@ 0x8c
 80005c2:	4861      	ldr	r0, [pc, #388]	@ (8000748 <main+0x208>)
 80005c4:	f002 f9db 	bl	800297e <HAL_SUBGHZ_ExecSetCmd>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <main+0x92>
  {
	  Error_Handler();
 80005ce:	f000 f97d 	bl	80008cc <Error_Handler>
  }


  // 5. Define synchronisation word
  RadioParam[0] = 0x14U;
 80005d2:	4b5c      	ldr	r3, [pc, #368]	@ (8000744 <main+0x204>)
 80005d4:	2214      	movs	r2, #20
 80005d6:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x24U;
 80005d8:	4b5a      	ldr	r3, [pc, #360]	@ (8000744 <main+0x204>)
 80005da:	2224      	movs	r2, #36	@ 0x24
 80005dc:	705a      	strb	r2, [r3, #1]

  if (HAL_SUBGHZ_WriteRegisters(&hsubghz, (uint16_t) 0x740, &RadioParam, 2) != HAL_OK)
 80005de:	2302      	movs	r3, #2
 80005e0:	4a58      	ldr	r2, [pc, #352]	@ (8000744 <main+0x204>)
 80005e2:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 80005e6:	4858      	ldr	r0, [pc, #352]	@ (8000748 <main+0x208>)
 80005e8:	f002 f96a 	bl	80028c0 <HAL_SUBGHZ_WriteRegisters>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <main+0xb6>
  {
	  Error_Handler();
 80005f2:	f000 f96b 	bl	80008cc <Error_Handler>
  }


  // 6. Define RF Frequency
  RadioParam[0] = 0x33U;
 80005f6:	4b53      	ldr	r3, [pc, #332]	@ (8000744 <main+0x204>)
 80005f8:	2233      	movs	r2, #51	@ 0x33
 80005fa:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0xBCU;
 80005fc:	4b51      	ldr	r3, [pc, #324]	@ (8000744 <main+0x204>)
 80005fe:	22bc      	movs	r2, #188	@ 0xbc
 8000600:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0xA1U;
 8000602:	4b50      	ldr	r3, [pc, #320]	@ (8000744 <main+0x204>)
 8000604:	22a1      	movs	r2, #161	@ 0xa1
 8000606:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x00U;
 8000608:	4b4e      	ldr	r3, [pc, #312]	@ (8000744 <main+0x204>)
 800060a:	2200      	movs	r2, #0
 800060c:	70da      	strb	r2, [r3, #3]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_RFFREQUENCY, &RadioParam, 4) != HAL_OK)
 800060e:	2304      	movs	r3, #4
 8000610:	4a4c      	ldr	r2, [pc, #304]	@ (8000744 <main+0x204>)
 8000612:	2186      	movs	r1, #134	@ 0x86
 8000614:	484c      	ldr	r0, [pc, #304]	@ (8000748 <main+0x208>)
 8000616:	f002 f9b2 	bl	800297e <HAL_SUBGHZ_ExecSetCmd>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <main+0xe4>
  {
	  Error_Handler();
 8000620:	f000 f954 	bl	80008cc <Error_Handler>
  }


  // 9. Set Modulation parameter
  RadioParam[0] = 0x07U;
 8000624:	4b47      	ldr	r3, [pc, #284]	@ (8000744 <main+0x204>)
 8000626:	2207      	movs	r2, #7
 8000628:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x09U;
 800062a:	4b46      	ldr	r3, [pc, #280]	@ (8000744 <main+0x204>)
 800062c:	2209      	movs	r2, #9
 800062e:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x01U;
 8000630:	4b44      	ldr	r3, [pc, #272]	@ (8000744 <main+0x204>)
 8000632:	2201      	movs	r2, #1
 8000634:	709a      	strb	r2, [r3, #2]
  RadioParam[3] = 0x00U;
 8000636:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <main+0x204>)
 8000638:	2200      	movs	r2, #0
 800063a:	70da      	strb	r2, [r3, #3]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_MODULATIONPARAMS, &RadioParam, 4) != HAL_OK)
 800063c:	2304      	movs	r3, #4
 800063e:	4a41      	ldr	r2, [pc, #260]	@ (8000744 <main+0x204>)
 8000640:	218b      	movs	r1, #139	@ 0x8b
 8000642:	4841      	ldr	r0, [pc, #260]	@ (8000748 <main+0x208>)
 8000644:	f002 f99b 	bl	800297e <HAL_SUBGHZ_ExecSetCmd>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <main+0x112>
  {
	  Error_Handler();
 800064e:	f000 f93d 	bl	80008cc <Error_Handler>

  // Set Rx
  //RadioParam[0] = 0x0EU;
  //RadioParam[1] = 0xA6U;
  //RadioParam[2] = 0x00U;
  RadioParam[0] = 0x00U;
 8000652:	4b3c      	ldr	r3, [pc, #240]	@ (8000744 <main+0x204>)
 8000654:	2200      	movs	r2, #0
 8000656:	701a      	strb	r2, [r3, #0]
  RadioParam[1] = 0x00U;
 8000658:	4b3a      	ldr	r3, [pc, #232]	@ (8000744 <main+0x204>)
 800065a:	2200      	movs	r2, #0
 800065c:	705a      	strb	r2, [r3, #1]
  RadioParam[2] = 0x00U;
 800065e:	4b39      	ldr	r3, [pc, #228]	@ (8000744 <main+0x204>)
 8000660:	2200      	movs	r2, #0
 8000662:	709a      	strb	r2, [r3, #2]

  if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_RX, &RadioParam, 3) != HAL_OK)
 8000664:	2303      	movs	r3, #3
 8000666:	4a37      	ldr	r2, [pc, #220]	@ (8000744 <main+0x204>)
 8000668:	2182      	movs	r1, #130	@ 0x82
 800066a:	4837      	ldr	r0, [pc, #220]	@ (8000748 <main+0x208>)
 800066c:	f002 f987 	bl	800297e <HAL_SUBGHZ_ExecSetCmd>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <main+0x13a>
  {
	  Error_Handler();
 8000676:	f000 f929 	bl	80008cc <Error_Handler>
  }


  HAL_Delay(5000);
 800067a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800067e:	f000 fad3 	bl	8000c28 <HAL_Delay>


  // Read Payload
  uint8_t payload[64] = {0};
 8000682:	2300      	movs	r3, #0
 8000684:	653b      	str	r3, [r7, #80]	@ 0x50
 8000686:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800068a:	223c      	movs	r2, #60	@ 0x3c
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f003 f990 	bl	80039b4 <memset>
  uint8_t uart_buff[65] = {0};
 8000694:	2300      	movs	r3, #0
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	f107 0310 	add.w	r3, r7, #16
 800069c:	223d      	movs	r2, #61	@ 0x3d
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f003 f987 	bl	80039b4 <memset>

  sprintf(uart_buff, "Leer: %i %s \n\r", payload[0], payload);
 80006a6:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80006aa:	461a      	mov	r2, r3
 80006ac:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80006b0:	f107 000c 	add.w	r0, r7, #12
 80006b4:	4925      	ldr	r1, [pc, #148]	@ (800074c <main+0x20c>)
 80006b6:	f003 f95d 	bl	8003974 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80006ba:	f107 010c 	add.w	r1, r7, #12
 80006be:	2364      	movs	r3, #100	@ 0x64
 80006c0:	2241      	movs	r2, #65	@ 0x41
 80006c2:	4823      	ldr	r0, [pc, #140]	@ (8000750 <main+0x210>)
 80006c4:	f002 fba3 	bl	8002e0e <HAL_UART_Transmit>

  if (HAL_SUBGHZ_ReadBuffer(&hsubghz, 0x80U, &payload, 64) != HAL_OK)
 80006c8:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80006cc:	2340      	movs	r3, #64	@ 0x40
 80006ce:	2180      	movs	r1, #128	@ 0x80
 80006d0:	481d      	ldr	r0, [pc, #116]	@ (8000748 <main+0x208>)
 80006d2:	f002 f9b3 	bl	8002a3c <HAL_SUBGHZ_ReadBuffer>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <main+0x1a0>
  {
	  Error_Handler();
 80006dc:	f000 f8f6 	bl	80008cc <Error_Handler>
  }


  // Write Payload to UART

  sprintf(uart_buff, "Test %i %i %i %i %i %i %i %i %s \n\r", payload[0], payload[1], payload[2], payload[3], payload[4], payload[5], payload[6], payload[7], payload);
 80006e0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80006e4:	469c      	mov	ip, r3
 80006e6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80006ea:	469e      	mov	lr, r3
 80006ec:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80006f0:	461a      	mov	r2, r3
 80006f2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80006f6:	4619      	mov	r1, r3
 80006f8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80006fc:	461c      	mov	r4, r3
 80006fe:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000702:	461d      	mov	r5, r3
 8000704:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000708:	461e      	mov	r6, r3
 800070a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	f107 000c 	add.w	r0, r7, #12
 8000714:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000718:	9306      	str	r3, [sp, #24]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	9305      	str	r3, [sp, #20]
 800071e:	9604      	str	r6, [sp, #16]
 8000720:	9503      	str	r5, [sp, #12]
 8000722:	9402      	str	r4, [sp, #8]
 8000724:	9101      	str	r1, [sp, #4]
 8000726:	9200      	str	r2, [sp, #0]
 8000728:	4673      	mov	r3, lr
 800072a:	4662      	mov	r2, ip
 800072c:	4909      	ldr	r1, [pc, #36]	@ (8000754 <main+0x214>)
 800072e:	f003 f921 	bl	8003974 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 8000732:	f107 010c 	add.w	r1, r7, #12
 8000736:	2364      	movs	r3, #100	@ 0x64
 8000738:	2241      	movs	r2, #65	@ 0x41
 800073a:	4805      	ldr	r0, [pc, #20]	@ (8000750 <main+0x210>)
 800073c:	f002 fb67 	bl	8002e0e <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000740:	bf00      	nop
 8000742:	e7fd      	b.n	8000740 <main+0x200>
 8000744:	20000118 	.word	0x20000118
 8000748:	20000078 	.word	0x20000078
 800074c:	080042cc 	.word	0x080042cc
 8000750:	20000084 	.word	0x20000084
 8000754:	080042dc 	.word	0x080042dc

08000758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b09a      	sub	sp, #104	@ 0x68
 800075c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075e:	f107 0320 	add.w	r3, r7, #32
 8000762:	2248      	movs	r2, #72	@ 0x48
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f003 f924 	bl	80039b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	609a      	str	r2, [r3, #8]
 8000778:	60da      	str	r2, [r3, #12]
 800077a:	611a      	str	r2, [r3, #16]
 800077c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800077e:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <SystemClock_Config+0xa0>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000786:	4a1c      	ldr	r2, [pc, #112]	@ (80007f8 <SystemClock_Config+0xa0>)
 8000788:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800078c:	6013      	str	r3, [r2, #0]
 800078e:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <SystemClock_Config+0xa0>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800079a:	2320      	movs	r3, #32
 800079c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800079e:	2301      	movs	r3, #1
 80007a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007a2:	2300      	movs	r3, #0
 80007a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007a6:	2360      	movs	r3, #96	@ 0x60
 80007a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007aa:	2300      	movs	r3, #0
 80007ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ae:	f107 0320 	add.w	r3, r7, #32
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 ff48 	bl	8001648 <HAL_RCC_OscConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80007be:	f000 f885 	bl	80008cc <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80007c2:	234f      	movs	r3, #79	@ 0x4f
 80007c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007da:	f107 0308 	add.w	r3, r7, #8
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f001 fab3 	bl	8001d4c <HAL_RCC_ClockConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007ec:	f000 f86e 	bl	80008cc <Error_Handler>
  }
}
 80007f0:	bf00      	nop
 80007f2:	3768      	adds	r7, #104	@ 0x68
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	58000400 	.word	0x58000400

080007fc <MX_SUBGHZ_Init>:
  * @brief SUBGHZ Initialization Function
  * @param None
  * @retval None
  */
static void MX_SUBGHZ_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_8;
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_SUBGHZ_Init+0x20>)
 8000802:	2210      	movs	r2, #16
 8000804:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_SUBGHZ_Init+0x20>)
 8000808:	f001 fff6 	bl	80027f8 <HAL_SUBGHZ_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000812:	f000 f85b 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20000078 	.word	0x20000078

08000820 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000824:	4b22      	ldr	r3, [pc, #136]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000826:	4a23      	ldr	r2, [pc, #140]	@ (80008b4 <MX_USART1_UART_Init+0x94>)
 8000828:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800082a:	4b21      	ldr	r3, [pc, #132]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800082c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000830:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	4b1f      	ldr	r3, [pc, #124]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000838:	4b1d      	ldr	r3, [pc, #116]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800083e:	4b1c      	ldr	r3, [pc, #112]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000844:	4b1a      	ldr	r3, [pc, #104]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000846:	220c      	movs	r2, #12
 8000848:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000850:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000856:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000858:	2200      	movs	r2, #0
 800085a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800085c:	4b14      	ldr	r3, [pc, #80]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800085e:	2200      	movs	r2, #0
 8000860:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000862:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 8000864:	2200      	movs	r2, #0
 8000866:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000868:	4811      	ldr	r0, [pc, #68]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800086a:	f002 fa80 	bl	8002d6e <HAL_UART_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000874:	f000 f82a 	bl	80008cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000878:	2100      	movs	r1, #0
 800087a:	480d      	ldr	r0, [pc, #52]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800087c:	f002 ffb1 	bl	80037e2 <HAL_UARTEx_SetTxFifoThreshold>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000886:	f000 f821 	bl	80008cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088a:	2100      	movs	r1, #0
 800088c:	4808      	ldr	r0, [pc, #32]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800088e:	f002 ffe6 	bl	800385e <HAL_UARTEx_SetRxFifoThreshold>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000898:	f000 f818 	bl	80008cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800089c:	4804      	ldr	r0, [pc, #16]	@ (80008b0 <MX_USART1_UART_Init+0x90>)
 800089e:	f002 ff68 	bl	8003772 <HAL_UARTEx_DisableFifoMode>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008a8:	f000 f810 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	20000084 	.word	0x20000084
 80008b4:	40013800 	.word	0x40013800

080008b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008bc:	2001      	movs	r0, #1
 80008be:	f7ff fe27 	bl	8000510 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	2002      	movs	r0, #2
 80008c4:	f7ff fe24 	bl	8000510 <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <Error_Handler+0x8>

080008d8 <LL_AHB2_GRP1_EnableClock>:
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80008e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4313      	orrs	r3, r2
 80008ee:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80008f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4013      	ands	r3, r2
 80008fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008fc:	68fb      	ldr	r3, [r7, #12]
}
 80008fe:	bf00      	nop
 8000900:	3714      	adds	r7, #20
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr

08000908 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000910:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000914:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000916:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4313      	orrs	r3, r2
 800091e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000920:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000924:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4013      	ands	r3, r2
 800092a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800092c:	68fb      	ldr	r3, [r7, #12]
}
 800092e:	bf00      	nop
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr

08000938 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000944:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000946:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4313      	orrs	r3, r2
 800094e:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000950:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000954:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4013      	ands	r3, r2
 800095a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800095c:	68fb      	ldr	r3, [r7, #12]
}
 800095e:	bf00      	nop
 8000960:	3714      	adds	r7, #20
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr

08000974 <HAL_SUBGHZ_MspInit>:
* This function configures the hardware resources used in this example
* @param hsubghz: SUBGHZ handle pointer
* @retval None
*/
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800097c:	2001      	movs	r0, #1
 800097e:	f7ff ffdb 	bl	8000938 <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */

}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b096      	sub	sp, #88	@ 0x58
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a4:	f107 030c 	add.w	r3, r7, #12
 80009a8:	2238      	movs	r2, #56	@ 0x38
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f003 f801 	bl	80039b4 <memset>
  if(huart->Instance==USART1)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a16      	ldr	r2, [pc, #88]	@ (8000a10 <HAL_UART_MspInit+0x84>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d125      	bne.n	8000a08 <HAL_UART_MspInit+0x7c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009bc:	2301      	movs	r3, #1
 80009be:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80009c0:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80009c4:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009c6:	f107 030c 	add.w	r3, r7, #12
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 fd60 	bl	8002490 <HAL_RCCEx_PeriphCLKConfig>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009d6:	f7ff ff79 	bl	80008cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009da:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80009de:	f7ff ff93 	bl	8000908 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	2002      	movs	r0, #2
 80009e4:	f7ff ff78 	bl	80008d8 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80009e8:	23c0      	movs	r3, #192	@ 0xc0
 80009ea:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ec:	2302      	movs	r3, #2
 80009ee:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009f8:	2307      	movs	r3, #7
 80009fa:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000a00:	4619      	mov	r1, r3
 8000a02:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <HAL_UART_MspInit+0x88>)
 8000a04:	f000 fa16 	bl	8000e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a08:	bf00      	nop
 8000a0a:	3758      	adds	r7, #88	@ 0x58
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40013800 	.word	0x40013800
 8000a14:	48000400 	.word	0x48000400

08000a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <NMI_Handler+0x4>

08000a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <HardFault_Handler+0x4>

08000a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <MemManage_Handler+0x4>

08000a30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a34:	bf00      	nop
 8000a36:	e7fd      	b.n	8000a34 <BusFault_Handler+0x4>

08000a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a3c:	bf00      	nop
 8000a3e:	e7fd      	b.n	8000a3c <UsageFault_Handler+0x4>

08000a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr

08000a58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a68:	f000 f8c2 	bl	8000bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a78:	4a14      	ldr	r2, [pc, #80]	@ (8000acc <_sbrk+0x5c>)
 8000a7a:	4b15      	ldr	r3, [pc, #84]	@ (8000ad0 <_sbrk+0x60>)
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a84:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <_sbrk+0x64>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d102      	bne.n	8000a92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a8c:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <_sbrk+0x64>)
 8000a8e:	4a12      	ldr	r2, [pc, #72]	@ (8000ad8 <_sbrk+0x68>)
 8000a90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a92:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <_sbrk+0x64>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d207      	bcs.n	8000ab0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aa0:	f002 ff90 	bl	80039c4 <__errno>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	220c      	movs	r2, #12
 8000aa8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8000aae:	e009      	b.n	8000ac4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ab0:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <_sbrk+0x64>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ab6:	4b07      	ldr	r3, [pc, #28]	@ (8000ad4 <_sbrk+0x64>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4413      	add	r3, r2
 8000abe:	4a05      	ldr	r2, [pc, #20]	@ (8000ad4 <_sbrk+0x64>)
 8000ac0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3718      	adds	r7, #24
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	20010000 	.word	0x20010000
 8000ad0:	00000400 	.word	0x00000400
 8000ad4:	20000120 	.word	0x20000120
 8000ad8:	20000270 	.word	0x20000270

08000adc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bc80      	pop	{r7}
 8000ae6:	4770      	bx	lr

08000ae8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ae8:	480d      	ldr	r0, [pc, #52]	@ (8000b20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000aec:	f7ff fff6 	bl	8000adc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000af0:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <LoopForever+0x6>)
  ldr r1, =_edata
 8000af2:	490d      	ldr	r1, [pc, #52]	@ (8000b28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000af4:	4a0d      	ldr	r2, [pc, #52]	@ (8000b2c <LoopForever+0xe>)
  movs r3, #0
 8000af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af8:	e002      	b.n	8000b00 <LoopCopyDataInit>

08000afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afe:	3304      	adds	r3, #4

08000b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b04:	d3f9      	bcc.n	8000afa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b06:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b08:	4c0a      	ldr	r4, [pc, #40]	@ (8000b34 <LoopForever+0x16>)
  movs r3, #0
 8000b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b0c:	e001      	b.n	8000b12 <LoopFillZerobss>

08000b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b10:	3204      	adds	r2, #4

08000b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b14:	d3fb      	bcc.n	8000b0e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b16:	f002 ff5b 	bl	80039d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b1a:	f7ff fd11 	bl	8000540 <main>

08000b1e <LoopForever>:

LoopForever:
    b LoopForever
 8000b1e:	e7fe      	b.n	8000b1e <LoopForever>
  ldr   r0, =_estack
 8000b20:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b2c:	08004428 	.word	0x08004428
  ldr r2, =_sbss
 8000b30:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b34:	20000270 	.word	0x20000270

08000b38 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC_IRQHandler>
	...

08000b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b42:	2300      	movs	r3, #0
 8000b44:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b46:	2003      	movs	r0, #3
 8000b48:	f000 f942 	bl	8000dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000b4c:	f001 fac2 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 8000b50:	4603      	mov	r3, r0
 8000b52:	4a09      	ldr	r2, [pc, #36]	@ (8000b78 <HAL_Init+0x3c>)
 8000b54:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b56:	200f      	movs	r0, #15
 8000b58:	f000 f810 	bl	8000b7c <HAL_InitTick>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	71fb      	strb	r3, [r7, #7]
 8000b66:	e001      	b.n	8000b6c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b68:	f7ff fefe 	bl	8000968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000000 	.word	0x20000000

08000b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b84:	2300      	movs	r3, #0
 8000b86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b88:	4b17      	ldr	r3, [pc, #92]	@ (8000be8 <HAL_InitTick+0x6c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d024      	beq.n	8000bda <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b90:	f001 faa0 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 8000b94:	4602      	mov	r2, r0
 8000b96:	4b14      	ldr	r3, [pc, #80]	@ (8000be8 <HAL_InitTick+0x6c>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ba0:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f000 f936 	bl	8000e1a <HAL_SYSTICK_Config>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d10f      	bne.n	8000bd4 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b0f      	cmp	r3, #15
 8000bb8:	d809      	bhi.n	8000bce <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	6879      	ldr	r1, [r7, #4]
 8000bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc2:	f000 f910 	bl	8000de6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bc6:	4a09      	ldr	r2, [pc, #36]	@ (8000bec <HAL_InitTick+0x70>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6013      	str	r3, [r2, #0]
 8000bcc:	e007      	b.n	8000bde <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	73fb      	strb	r3, [r7, #15]
 8000bd2:	e004      	b.n	8000bde <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	73fb      	strb	r3, [r7, #15]
 8000bd8:	e001      	b.n	8000bde <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000008 	.word	0x20000008
 8000bec:	20000004 	.word	0x20000004

08000bf0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bf4:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_IncTick+0x1c>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <HAL_IncTick+0x20>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4413      	add	r3, r2
 8000c00:	4a03      	ldr	r2, [pc, #12]	@ (8000c10 <HAL_IncTick+0x20>)
 8000c02:	6013      	str	r3, [r2, #0]
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	20000124 	.word	0x20000124

08000c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  return uwTick;
 8000c18:	4b02      	ldr	r3, [pc, #8]	@ (8000c24 <HAL_GetTick+0x10>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	20000124 	.word	0x20000124

08000c28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c30:	f7ff fff0 	bl	8000c14 <HAL_GetTick>
 8000c34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c40:	d005      	beq.n	8000c4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c42:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <HAL_Delay+0x44>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	461a      	mov	r2, r3
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c4e:	bf00      	nop
 8000c50:	f7ff ffe0 	bl	8000c14 <HAL_GetTick>
 8000c54:	4602      	mov	r2, r0
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d8f7      	bhi.n	8000c50 <HAL_Delay+0x28>
  {
  }
}
 8000c60:	bf00      	nop
 8000c62:	bf00      	nop
 8000c64:	3710      	adds	r7, #16
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000008 	.word	0x20000008

08000c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b085      	sub	sp, #20
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c80:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c86:	68ba      	ldr	r2, [r7, #8]
 8000c88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ca2:	4a04      	ldr	r2, [pc, #16]	@ (8000cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	60d3      	str	r3, [r2, #12]
}
 8000ca8:	bf00      	nop
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cbc:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cbe:	68db      	ldr	r3, [r3, #12]
 8000cc0:	0a1b      	lsrs	r3, r3, #8
 8000cc2:	f003 0307 	and.w	r3, r3, #7
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	6039      	str	r1, [r7, #0]
 8000cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	db0a      	blt.n	8000cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	b2da      	uxtb	r2, r3
 8000cec:	490c      	ldr	r1, [pc, #48]	@ (8000d20 <__NVIC_SetPriority+0x4c>)
 8000cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf2:	0112      	lsls	r2, r2, #4
 8000cf4:	b2d2      	uxtb	r2, r2
 8000cf6:	440b      	add	r3, r1
 8000cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cfc:	e00a      	b.n	8000d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	b2da      	uxtb	r2, r3
 8000d02:	4908      	ldr	r1, [pc, #32]	@ (8000d24 <__NVIC_SetPriority+0x50>)
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	f003 030f 	and.w	r3, r3, #15
 8000d0a:	3b04      	subs	r3, #4
 8000d0c:	0112      	lsls	r2, r2, #4
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	440b      	add	r3, r1
 8000d12:	761a      	strb	r2, [r3, #24]
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	e000e100 	.word	0xe000e100
 8000d24:	e000ed00 	.word	0xe000ed00

08000d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b089      	sub	sp, #36	@ 0x24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d3c:	69fb      	ldr	r3, [r7, #28]
 8000d3e:	f1c3 0307 	rsb	r3, r3, #7
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	bf28      	it	cs
 8000d46:	2304      	movcs	r3, #4
 8000d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	3304      	adds	r3, #4
 8000d4e:	2b06      	cmp	r3, #6
 8000d50:	d902      	bls.n	8000d58 <NVIC_EncodePriority+0x30>
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	3b03      	subs	r3, #3
 8000d56:	e000      	b.n	8000d5a <NVIC_EncodePriority+0x32>
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	fa02 f303 	lsl.w	r3, r2, r3
 8000d66:	43da      	mvns	r2, r3
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d70:	f04f 31ff 	mov.w	r1, #4294967295
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	fa01 f303 	lsl.w	r3, r1, r3
 8000d7a:	43d9      	mvns	r1, r3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d80:	4313      	orrs	r3, r2
         );
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3724      	adds	r7, #36	@ 0x24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr

08000d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d9c:	d301      	bcc.n	8000da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e00f      	b.n	8000dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000da2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <SysTick_Config+0x40>)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000daa:	210f      	movs	r1, #15
 8000dac:	f04f 30ff 	mov.w	r0, #4294967295
 8000db0:	f7ff ff90 	bl	8000cd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db4:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <SysTick_Config+0x40>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dba:	4b04      	ldr	r3, [pc, #16]	@ (8000dcc <SysTick_Config+0x40>)
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	e000e010 	.word	0xe000e010

08000dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	f7ff ff49 	bl	8000c70 <__NVIC_SetPriorityGrouping>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b086      	sub	sp, #24
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	4603      	mov	r3, r0
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
 8000df2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000df4:	f7ff ff60 	bl	8000cb8 <__NVIC_GetPriorityGrouping>
 8000df8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	68b9      	ldr	r1, [r7, #8]
 8000dfe:	6978      	ldr	r0, [r7, #20]
 8000e00:	f7ff ff92 	bl	8000d28 <NVIC_EncodePriority>
 8000e04:	4602      	mov	r2, r0
 8000e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff ff61 	bl	8000cd4 <__NVIC_SetPriority>
}
 8000e12:	bf00      	nop
 8000e14:	3718      	adds	r7, #24
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b082      	sub	sp, #8
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff ffb2 	bl	8000d8c <SysTick_Config>
 8000e28:	4603      	mov	r3, r0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b087      	sub	sp, #28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e42:	e140      	b.n	80010c6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	2101      	movs	r1, #1
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e50:	4013      	ands	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	f000 8132 	beq.w	80010c0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f003 0303 	and.w	r3, r3, #3
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d005      	beq.n	8000e74 <HAL_GPIO_Init+0x40>
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 0303 	and.w	r3, r3, #3
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d130      	bne.n	8000ed6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	2203      	movs	r2, #3
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	43db      	mvns	r3, r3
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	68da      	ldr	r2, [r3, #12]
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000eaa:	2201      	movs	r2, #1
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	091b      	lsrs	r3, r3, #4
 8000ec0:	f003 0201 	and.w	r2, r3, #1
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f003 0303 	and.w	r3, r3, #3
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d017      	beq.n	8000f12 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f003 0303 	and.w	r3, r3, #3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d123      	bne.n	8000f66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	08da      	lsrs	r2, r3, #3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	3208      	adds	r2, #8
 8000f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	f003 0307 	and.w	r3, r3, #7
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	220f      	movs	r2, #15
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	691a      	ldr	r2, [r3, #16]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	f003 0307 	and.w	r3, r3, #7
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	08da      	lsrs	r2, r3, #3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3208      	adds	r2, #8
 8000f60:	6939      	ldr	r1, [r7, #16]
 8000f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	2203      	movs	r2, #3
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	43db      	mvns	r3, r3
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0203 	and.w	r2, r3, #3
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f000 808c 	beq.w	80010c0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_GPIO_Init+0x2b0>)
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	089b      	lsrs	r3, r3, #2
 8000fae:	3302      	adds	r3, #2
 8000fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	f003 0303 	and.w	r3, r3, #3
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	2207      	movs	r2, #7
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000fd2:	d00d      	beq.n	8000ff0 <HAL_GPIO_Init+0x1bc>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a44      	ldr	r2, [pc, #272]	@ (80010e8 <HAL_GPIO_Init+0x2b4>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d007      	beq.n	8000fec <HAL_GPIO_Init+0x1b8>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4a43      	ldr	r2, [pc, #268]	@ (80010ec <HAL_GPIO_Init+0x2b8>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d101      	bne.n	8000fe8 <HAL_GPIO_Init+0x1b4>
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	e004      	b.n	8000ff2 <HAL_GPIO_Init+0x1be>
 8000fe8:	2307      	movs	r3, #7
 8000fea:	e002      	b.n	8000ff2 <HAL_GPIO_Init+0x1be>
 8000fec:	2301      	movs	r3, #1
 8000fee:	e000      	b.n	8000ff2 <HAL_GPIO_Init+0x1be>
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	f002 0203 	and.w	r2, r2, #3
 8000ff8:	0092      	lsls	r2, r2, #2
 8000ffa:	4093      	lsls	r3, r2
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001002:	4938      	ldr	r1, [pc, #224]	@ (80010e4 <HAL_GPIO_Init+0x2b0>)
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	089b      	lsrs	r3, r3, #2
 8001008:	3302      	adds	r3, #2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001010:	4b37      	ldr	r3, [pc, #220]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001034:	4a2e      	ldr	r2, [pc, #184]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800103a:	4b2d      	ldr	r3, [pc, #180]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800105e:	4a24      	ldr	r2, [pc, #144]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001064:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 8001066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800106a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	43db      	mvns	r3, r3
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800108a:	4a19      	ldr	r2, [pc, #100]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8001092:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 8001094:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001098:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	43db      	mvns	r3, r3
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d003      	beq.n	80010b8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80010b8:	4a0d      	ldr	r2, [pc, #52]	@ (80010f0 <HAL_GPIO_Init+0x2bc>)
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3301      	adds	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	fa22 f303 	lsr.w	r3, r2, r3
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f47f aeb7 	bne.w	8000e44 <HAL_GPIO_Init+0x10>
  }
}
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
 80010da:	371c      	adds	r7, #28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40010000 	.word	0x40010000
 80010e8:	48000400 	.word	0x48000400
 80010ec:	48000800 	.word	0x48000800
 80010f0:	58000800 	.word	0x58000800

080010f4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010f8:	4b04      	ldr	r3, [pc, #16]	@ (800110c <HAL_PWR_EnableBkUpAccess+0x18>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a03      	ldr	r2, [pc, #12]	@ (800110c <HAL_PWR_EnableBkUpAccess+0x18>)
 80010fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001102:	6013      	str	r3, [r2, #0]
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	58000400 	.word	0x58000400

08001110 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001114:	4b03      	ldr	r3, [pc, #12]	@ (8001124 <HAL_PWREx_GetVoltageRange+0x14>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800111c:	4618      	mov	r0, r3
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr
 8001124:	58000400 	.word	0x58000400

08001128 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001134:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001138:	d101      	bne.n	800113e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	58000400 	.word	0x58000400

0800114c <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001150:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800115a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr

08001168 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800116c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001176:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr

08001184 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001196:	d101      	bne.n	800119c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001198:	2301      	movs	r3, #1
 800119a:	e000      	b.n	800119e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80011aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011b8:	6013      	str	r3, [r2, #0]
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr

080011c2 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80011c2:	b480      	push	{r7}
 80011c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80011c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011d4:	6013      	str	r3, [r2, #0]
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr

080011de <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80011de:	b480      	push	{r7}
 80011e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80011e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80011f0:	d101      	bne.n	80011f6 <LL_RCC_HSE_IsReady+0x18>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <LL_RCC_HSE_IsReady+0x1a>
 80011f6:	2300      	movs	r3, #0
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800120e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001212:	6013      	str	r3, [r2, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800122a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr

08001238 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800123c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800124a:	d101      	bne.n	8001250 <LL_RCC_HSI_IsReady+0x18>
 800124c:	2301      	movs	r3, #1
 800124e:	e000      	b.n	8001252 <LL_RCC_HSI_IsReady+0x1a>
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr

0800125a <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800125a:	b480      	push	{r7}
 800125c:	b083      	sub	sp, #12
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	061b      	lsls	r3, r3, #24
 8001270:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001274:	4313      	orrs	r3, r2
 8001276:	604b      	str	r3, [r1, #4]
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr

08001282 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001286:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800128a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b02      	cmp	r3, #2
 8001294:	d101      	bne.n	800129a <LL_RCC_LSE_IsReady+0x18>
 8001296:	2301      	movs	r3, #1
 8001298:	e000      	b.n	800129c <LL_RCC_LSE_IsReady+0x1a>
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80012a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr

080012c4 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80012c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012d4:	f023 0301 	bic.w	r3, r3, #1
 80012d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80012e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d101      	bne.n	80012fc <LL_RCC_LSI_IsReady+0x18>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <LL_RCC_LSI_IsReady+0x1a>
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800130a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6013      	str	r3, [r2, #0]
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	bc80      	pop	{r7}
 8001320:	4770      	bx	lr

08001322 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001330:	f023 0301 	bic.w	r3, r3, #1
 8001334:	6013      	str	r3, [r2, #0]
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b02      	cmp	r3, #2
 800134e:	d101      	bne.n	8001354 <LL_RCC_MSI_IsReady+0x16>
 8001350:	2301      	movs	r3, #1
 8001352:	e000      	b.n	8001356 <LL_RCC_MSI_IsReady+0x18>
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr

0800135e <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001362:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0308 	and.w	r3, r3, #8
 800136c:	2b08      	cmp	r3, #8
 800136e:	d101      	bne.n	8001374 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr

0800137e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001382:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800139c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80013b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013c6:	4313      	orrs	r3, r2
 80013c8:	604b      	str	r3, [r1, #4]
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr

080013d4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80013dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f023 0203 	bic.w	r2, r3, #3
 80013e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	608b      	str	r3, [r1, #8]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr

080013fa <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f003 030c 	and.w	r3, r3, #12
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001422:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4313      	orrs	r3, r2
 800142a:	608b      	str	r3, [r1, #8]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr

08001436 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800143e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001442:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001446:	f023 020f 	bic.w	r2, r3, #15
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	091b      	lsrs	r3, r3, #4
 800144e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001452:	4313      	orrs	r3, r2
 8001454:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001458:	bf00      	nop
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr

08001462 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800146a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001474:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4313      	orrs	r3, r2
 800147c:	608b      	str	r3, [r1, #8]
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr

08001488 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800149a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	608b      	str	r3, [r1, #8]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr

080014ae <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80014ae:	b480      	push	{r7}
 80014b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80014b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80014c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014cc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80014d0:	011b      	lsls	r3, r3, #4
 80014d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr

080014de <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80014e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80014f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001502:	4618      	mov	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr

0800150a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800150e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001518:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800151c:	6013      	str	r3, [r2, #0]
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr

08001526 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800152a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001534:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001538:	6013      	str	r3, [r2, #0]
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr

08001542 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001546:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001550:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001554:	d101      	bne.n	800155a <LL_RCC_PLL_IsReady+0x18>
 8001556:	2301      	movs	r3, #1
 8001558:	e000      	b.n	800155c <LL_RCC_PLL_IsReady+0x1a>
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	0a1b      	lsrs	r3, r3, #8
 8001570:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001580:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr

08001592 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr

080015a8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80015ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f003 0303 	and.w	r3, r3, #3
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr

080015be <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80015c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015d0:	d101      	bne.n	80015d6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80015d2:	2301      	movs	r3, #1
 80015d4:	e000      	b.n	80015d8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr

080015e0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80015e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015e8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80015ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015f4:	d101      	bne.n	80015fa <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80015f6:	2301      	movs	r3, #1
 80015f8:	e000      	b.n	80015fc <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001608:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001612:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001616:	d101      	bne.n	800161c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8001618:	2301      	movs	r3, #1
 800161a:	e000      	b.n	800161e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr

08001626 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800162a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001634:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001638:	d101      	bne.n	800163e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800163a:	2301      	movs	r3, #1
 800163c:	e000      	b.n	8001640 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d101      	bne.n	800165a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e36f      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800165a:	f7ff fece 	bl	80013fa <LL_RCC_GetSysClkSource>
 800165e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001660:	f7ff ffa2 	bl	80015a8 <LL_RCC_PLL_GetMainSource>
 8001664:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0320 	and.w	r3, r3, #32
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 80c4 	beq.w	80017fc <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d005      	beq.n	8001686 <HAL_RCC_OscConfig+0x3e>
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	2b0c      	cmp	r3, #12
 800167e:	d176      	bne.n	800176e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d173      	bne.n	800176e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e353      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001696:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0308 	and.w	r3, r3, #8
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <HAL_RCC_OscConfig+0x68>
 80016a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016ae:	e006      	b.n	80016be <HAL_RCC_OscConfig+0x76>
 80016b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016b8:	091b      	lsrs	r3, r3, #4
 80016ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80016be:	4293      	cmp	r3, r2
 80016c0:	d222      	bcs.n	8001708 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fd3c 	bl	8002144 <RCC_SetFlashLatencyFromMSIRange>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e331      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016e0:	f043 0308 	orr.w	r3, r3, #8
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016f8:	4313      	orrs	r3, r2
 80016fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fe53 	bl	80013ac <LL_RCC_MSI_SetCalibTrimming>
 8001706:	e021      	b.n	800174c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001726:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800172a:	4313      	orrs	r3, r2
 800172c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fe3a 	bl	80013ac <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173c:	4618      	mov	r0, r3
 800173e:	f000 fd01 	bl	8002144 <RCC_SetFlashLatencyFromMSIRange>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e2f6      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800174c:	f000 fcc2 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 8001750:	4603      	mov	r3, r0
 8001752:	4aa7      	ldr	r2, [pc, #668]	@ (80019f0 <HAL_RCC_OscConfig+0x3a8>)
 8001754:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8001756:	4ba7      	ldr	r3, [pc, #668]	@ (80019f4 <HAL_RCC_OscConfig+0x3ac>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff fa0e 	bl	8000b7c <HAL_InitTick>
 8001760:	4603      	mov	r3, r0
 8001762:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001764:	7cfb      	ldrb	r3, [r7, #19]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d047      	beq.n	80017fa <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800176a:	7cfb      	ldrb	r3, [r7, #19]
 800176c:	e2e5      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d02c      	beq.n	80017d0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001776:	f7ff fdc6 	bl	8001306 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800177a:	f7ff fa4b 	bl	8000c14 <HAL_GetTick>
 800177e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001782:	f7ff fa47 	bl	8000c14 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e2d2      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001794:	f7ff fdd3 	bl	800133e <LL_RCC_MSI_IsReady>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f1      	beq.n	8001782 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800179e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017a8:	f043 0308 	orr.w	r3, r3, #8
 80017ac:	6013      	str	r3, [r2, #0]
 80017ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80017c0:	4313      	orrs	r3, r2
 80017c2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fdef 	bl	80013ac <LL_RCC_MSI_SetCalibTrimming>
 80017ce:	e015      	b.n	80017fc <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017d0:	f7ff fda7 	bl	8001322 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017d4:	f7ff fa1e 	bl	8000c14 <HAL_GetTick>
 80017d8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017dc:	f7ff fa1a 	bl	8000c14 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e2a5      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80017ee:	f7ff fda6 	bl	800133e <LL_RCC_MSI_IsReady>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1f1      	bne.n	80017dc <HAL_RCC_OscConfig+0x194>
 80017f8:	e000      	b.n	80017fc <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80017fa:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	2b00      	cmp	r3, #0
 8001806:	d058      	beq.n	80018ba <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	2b08      	cmp	r3, #8
 800180c:	d005      	beq.n	800181a <HAL_RCC_OscConfig+0x1d2>
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	2b0c      	cmp	r3, #12
 8001812:	d108      	bne.n	8001826 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	2b03      	cmp	r3, #3
 8001818:	d105      	bne.n	8001826 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d14b      	bne.n	80018ba <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e289      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001826:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001838:	4313      	orrs	r3, r2
 800183a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001844:	d102      	bne.n	800184c <HAL_RCC_OscConfig+0x204>
 8001846:	f7ff fcae 	bl	80011a6 <LL_RCC_HSE_Enable>
 800184a:	e00d      	b.n	8001868 <HAL_RCC_OscConfig+0x220>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001854:	d104      	bne.n	8001860 <HAL_RCC_OscConfig+0x218>
 8001856:	f7ff fc79 	bl	800114c <LL_RCC_HSE_EnableTcxo>
 800185a:	f7ff fca4 	bl	80011a6 <LL_RCC_HSE_Enable>
 800185e:	e003      	b.n	8001868 <HAL_RCC_OscConfig+0x220>
 8001860:	f7ff fcaf 	bl	80011c2 <LL_RCC_HSE_Disable>
 8001864:	f7ff fc80 	bl	8001168 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d012      	beq.n	8001896 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7ff f9d0 	bl	8000c14 <HAL_GetTick>
 8001874:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001878:	f7ff f9cc 	bl	8000c14 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b64      	cmp	r3, #100	@ 0x64
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e257      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800188a:	f7ff fca8 	bl	80011de <LL_RCC_HSE_IsReady>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0f1      	beq.n	8001878 <HAL_RCC_OscConfig+0x230>
 8001894:	e011      	b.n	80018ba <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001896:	f7ff f9bd 	bl	8000c14 <HAL_GetTick>
 800189a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800189e:	f7ff f9b9 	bl	8000c14 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b64      	cmp	r3, #100	@ 0x64
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e244      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80018b0:	f7ff fc95 	bl	80011de <LL_RCC_HSE_IsReady>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1f1      	bne.n	800189e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d046      	beq.n	8001954 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d005      	beq.n	80018d8 <HAL_RCC_OscConfig+0x290>
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	2b0c      	cmp	r3, #12
 80018d0:	d10e      	bne.n	80018f0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d10b      	bne.n	80018f0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e22a      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	695b      	ldr	r3, [r3, #20]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fcb6 	bl	800125a <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80018ee:	e031      	b.n	8001954 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d019      	beq.n	800192c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018f8:	f7ff fc82 	bl	8001200 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018fc:	f7ff f98a 	bl	8000c14 <HAL_GetTick>
 8001900:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001904:	f7ff f986 	bl	8000c14 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e211      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001916:	f7ff fc8f 	bl	8001238 <LL_RCC_HSI_IsReady>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d0f1      	beq.n	8001904 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fc98 	bl	800125a <LL_RCC_HSI_SetCalibTrimming>
 800192a:	e013      	b.n	8001954 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800192c:	f7ff fc76 	bl	800121c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001930:	f7ff f970 	bl	8000c14 <HAL_GetTick>
 8001934:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001938:	f7ff f96c 	bl	8000c14 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e1f7      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800194a:	f7ff fc75 	bl	8001238 <LL_RCC_HSI_IsReady>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1f1      	bne.n	8001938 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0308 	and.w	r3, r3, #8
 800195c:	2b00      	cmp	r3, #0
 800195e:	d06e      	beq.n	8001a3e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	699b      	ldr	r3, [r3, #24]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d056      	beq.n	8001a16 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800196c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001970:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69da      	ldr	r2, [r3, #28]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	f003 0310 	and.w	r3, r3, #16
 800197c:	429a      	cmp	r2, r3
 800197e:	d031      	beq.n	80019e4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d006      	beq.n	8001998 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e1d0      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d013      	beq.n	80019ca <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80019a2:	f7ff fc8f 	bl	80012c4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019a6:	f7ff f935 	bl	8000c14 <HAL_GetTick>
 80019aa:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80019ac:	e008      	b.n	80019c0 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019ae:	f7ff f931 	bl	8000c14 <HAL_GetTick>
 80019b2:	4602      	mov	r2, r0
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b11      	cmp	r3, #17
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e1bc      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80019c0:	f7ff fc90 	bl	80012e4 <LL_RCC_LSI_IsReady>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f1      	bne.n	80019ae <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80019ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019d2:	f023 0210 	bic.w	r2, r3, #16
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019de:	4313      	orrs	r3, r2
 80019e0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019e4:	f7ff fc5e 	bl	80012a4 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e8:	f7ff f914 	bl	8000c14 <HAL_GetTick>
 80019ec:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80019ee:	e00c      	b.n	8001a0a <HAL_RCC_OscConfig+0x3c2>
 80019f0:	20000000 	.word	0x20000000
 80019f4:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f8:	f7ff f90c 	bl	8000c14 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b11      	cmp	r3, #17
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e197      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001a0a:	f7ff fc6b 	bl	80012e4 <LL_RCC_LSI_IsReady>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d0f1      	beq.n	80019f8 <HAL_RCC_OscConfig+0x3b0>
 8001a14:	e013      	b.n	8001a3e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a16:	f7ff fc55 	bl	80012c4 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff f8fb 	bl	8000c14 <HAL_GetTick>
 8001a1e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a20:	e008      	b.n	8001a34 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a22:	f7ff f8f7 	bl	8000c14 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b11      	cmp	r3, #17
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e182      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a34:	f7ff fc56 	bl	80012e4 <LL_RCC_LSI_IsReady>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f1      	bne.n	8001a22 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 80d8 	beq.w	8001bfc <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a4c:	f7ff fb6c 	bl	8001128 <LL_PWR_IsEnabledBkUpAccess>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d113      	bne.n	8001a7e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001a56:	f7ff fb4d 	bl	80010f4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a5a:	f7ff f8db 	bl	8000c14 <HAL_GetTick>
 8001a5e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a62:	f7ff f8d7 	bl	8000c14 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e162      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a74:	f7ff fb58 	bl	8001128 <LL_PWR_IsEnabledBkUpAccess>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d0f1      	beq.n	8001a62 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d07b      	beq.n	8001b7e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	2b85      	cmp	r3, #133	@ 0x85
 8001a8c:	d003      	beq.n	8001a96 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b05      	cmp	r3, #5
 8001a94:	d109      	bne.n	8001aaa <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001aa2:	f043 0304 	orr.w	r3, r3, #4
 8001aa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aaa:	f7ff f8b3 	bl	8000c14 <HAL_GetTick>
 8001aae:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001ac4:	e00a      	b.n	8001adc <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac6:	f7ff f8a5 	bl	8000c14 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e12e      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001adc:	f7ff fbd1 	bl	8001282 <LL_RCC_LSE_IsReady>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0ef      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	2b81      	cmp	r3, #129	@ 0x81
 8001aec:	d003      	beq.n	8001af6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2b85      	cmp	r3, #133	@ 0x85
 8001af4:	d121      	bne.n	8001b3a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af6:	f7ff f88d 	bl	8000c14 <HAL_GetTick>
 8001afa:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001afc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b10:	e00a      	b.n	8001b28 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b12:	f7ff f87f 	bl	8000c14 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d901      	bls.n	8001b28 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001b24:	2303      	movs	r3, #3
 8001b26:	e108      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d0ec      	beq.n	8001b12 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b38:	e060      	b.n	8001bfc <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b3a:	f7ff f86b 	bl	8000c14 <HAL_GetTick>
 8001b3e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b54:	e00a      	b.n	8001b6c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b56:	f7ff f85d 	bl	8000c14 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e0e6      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1ec      	bne.n	8001b56 <HAL_RCC_OscConfig+0x50e>
 8001b7c:	e03e      	b.n	8001bfc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7e:	f7ff f849 	bl	8000c14 <HAL_GetTick>
 8001b82:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b98:	e00a      	b.n	8001bb0 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b9a:	f7ff f83b 	bl	8000c14 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e0c4      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1ec      	bne.n	8001b9a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc0:	f7ff f828 	bl	8000c14 <HAL_GetTick>
 8001bc4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bd2:	f023 0301 	bic.w	r3, r3, #1
 8001bd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bdc:	f7ff f81a 	bl	8000c14 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0a3      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001bf2:	f7ff fb46 	bl	8001282 <LL_RCC_LSE_IsReady>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1ef      	bne.n	8001bdc <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 8099 	beq.w	8001d38 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	2b0c      	cmp	r3, #12
 8001c0a:	d06c      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d14b      	bne.n	8001cac <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c14:	f7ff fc87 	bl	8001526 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c18:	f7fe fffc 	bl	8000c14 <HAL_GetTick>
 8001c1c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c20:	f7fe fff8 	bl	8000c14 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b0a      	cmp	r3, #10
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e083      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c32:	f7ff fc86 	bl	8001542 <LL_RCC_PLL_IsReady>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1f1      	bne.n	8001c20 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c40:	68da      	ldr	r2, [r3, #12]
 8001c42:	4b40      	ldr	r3, [pc, #256]	@ (8001d44 <HAL_RCC_OscConfig+0x6fc>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c4e:	4311      	orrs	r1, r2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c54:	0212      	lsls	r2, r2, #8
 8001c56:	4311      	orrs	r1, r2
 8001c58:	687a      	ldr	r2, [r7, #4]
 8001c5a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c5c:	4311      	orrs	r1, r2
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c62:	4311      	orrs	r1, r2
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c72:	f7ff fc4a 	bl	800150a <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c84:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c86:	f7fe ffc5 	bl	8000c14 <HAL_GetTick>
 8001c8a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8e:	f7fe ffc1 	bl	8000c14 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b0a      	cmp	r3, #10
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e04c      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001ca0:	f7ff fc4f 	bl	8001542 <LL_RCC_PLL_IsReady>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f1      	beq.n	8001c8e <HAL_RCC_OscConfig+0x646>
 8001caa:	e045      	b.n	8001d38 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cac:	f7ff fc3b 	bl	8001526 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb0:	f7fe ffb0 	bl	8000c14 <HAL_GetTick>
 8001cb4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb8:	f7fe ffac 	bl	8000c14 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b0a      	cmp	r3, #10
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e037      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001cca:	f7ff fc3a 	bl	8001542 <LL_RCC_PLL_IsReady>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1f1      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001cd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cd8:	68da      	ldr	r2, [r3, #12]
 8001cda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cde:	4b1a      	ldr	r3, [pc, #104]	@ (8001d48 <HAL_RCC_OscConfig+0x700>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60cb      	str	r3, [r1, #12]
 8001ce4:	e028      	b.n	8001d38 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e023      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	f003 0203 	and.w	r2, r3, #3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d115      	bne.n	8001d34 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d10e      	bne.n	8001d34 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d20:	021b      	lsls	r3, r3, #8
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d106      	bne.n	8001d34 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d001      	beq.n	8001d38 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3720      	adds	r7, #32
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	11c1808c 	.word	0x11c1808c
 8001d48:	eefefffc 	.word	0xeefefffc

08001d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e10f      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d60:	4b89      	ldr	r3, [pc, #548]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d91b      	bls.n	8001da6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6e:	4b86      	ldr	r3, [pc, #536]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f023 0207 	bic.w	r2, r3, #7
 8001d76:	4984      	ldr	r1, [pc, #528]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d7e:	f7fe ff49 	bl	8000c14 <HAL_GetTick>
 8001d82:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001d86:	f7fe ff45 	bl	8000c14 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e0f3      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d98:	4b7b      	ldr	r3, [pc, #492]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d1ef      	bne.n	8001d86 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d016      	beq.n	8001de0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff fb2a 	bl	8001410 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001dbc:	f7fe ff2a 	bl	8000c14 <HAL_GetTick>
 8001dc0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001dc4:	f7fe ff26 	bl	8000c14 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e0d4      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001dd6:	f7ff fbf2 	bl	80015be <LL_RCC_IsActiveFlag_HPRE>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f1      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d016      	beq.n	8001e1a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	695b      	ldr	r3, [r3, #20]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff fb20 	bl	8001436 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001df6:	f7fe ff0d 	bl	8000c14 <HAL_GetTick>
 8001dfa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001dfc:	e008      	b.n	8001e10 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001dfe:	f7fe ff09 	bl	8000c14 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d901      	bls.n	8001e10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e0b7      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e10:	f7ff fbe6 	bl	80015e0 <LL_RCC_IsActiveFlag_SHDHPRE>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0f1      	beq.n	8001dfe <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d016      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fb19 	bl	8001462 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e30:	f7fe fef0 	bl	8000c14 <HAL_GetTick>
 8001e34:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e38:	f7fe feec 	bl	8000c14 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e09a      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001e4a:	f7ff fbdb 	bl	8001604 <LL_RCC_IsActiveFlag_PPRE1>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f1      	beq.n	8001e38 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d017      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fb0e 	bl	8001488 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e6c:	f7fe fed2 	bl	8000c14 <HAL_GetTick>
 8001e70:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e74:	f7fe fece 	bl	8000c14 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e07c      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001e86:	f7ff fbce 	bl	8001626 <LL_RCC_IsActiveFlag_PPRE2>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0f1      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d043      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d106      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001ea4:	f7ff f99b 	bl	80011de <LL_RCC_HSE_IsReady>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d11e      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e066      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d106      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001eba:	f7ff fb42 	bl	8001542 <LL_RCC_PLL_IsReady>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d113      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e05b      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8001ed0:	f7ff fa35 	bl	800133e <LL_RCC_MSI_IsReady>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d108      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e050      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001ede:	f7ff f9ab 	bl	8001238 <LL_RCC_HSI_IsReady>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e049      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fa6f 	bl	80013d4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ef6:	f7fe fe8d 	bl	8000c14 <HAL_GetTick>
 8001efa:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efc:	e00a      	b.n	8001f14 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efe:	f7fe fe89 	bl	8000c14 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e035      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f14:	f7ff fa71 	bl	80013fa <LL_RCC_GetSysClkSource>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d1ec      	bne.n	8001efe <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f24:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d21b      	bcs.n	8001f6a <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 0207 	bic.w	r2, r3, #7
 8001f3a:	4913      	ldr	r1, [pc, #76]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f42:	f7fe fe67 	bl	8000c14 <HAL_GetTick>
 8001f46:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001f4a:	f7fe fe63 	bl	8000c14 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e011      	b.n	8001f80 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <HAL_RCC_ClockConfig+0x23c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0307 	and.w	r3, r3, #7
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d1ef      	bne.n	8001f4a <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f6a:	f000 f8b3 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	4a06      	ldr	r2, [pc, #24]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001f72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7fe fdff 	bl	8000b7c <HAL_InitTick>
 8001f7e:	4603      	mov	r3, r0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	58004000 	.word	0x58004000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	20000004 	.word	0x20000004

08001f94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fa2:	f7ff fa2a 	bl	80013fa <LL_RCC_GetSysClkSource>
 8001fa6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fa8:	f7ff fafe 	bl	80015a8 <LL_RCC_PLL_GetMainSource>
 8001fac:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d005      	beq.n	8001fc0 <HAL_RCC_GetSysClockFreq+0x2c>
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2b0c      	cmp	r3, #12
 8001fb8:	d139      	bne.n	800202e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b01      	cmp	r3, #1
 8001fbe:	d136      	bne.n	800202e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001fc0:	f7ff f9cd 	bl	800135e <LL_RCC_MSI_IsEnabledRangeSelect>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d115      	bne.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x62>
 8001fca:	f7ff f9c8 	bl	800135e <LL_RCC_MSI_IsEnabledRangeSelect>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d106      	bne.n	8001fe2 <HAL_RCC_GetSysClockFreq+0x4e>
 8001fd4:	f7ff f9d3 	bl	800137e <LL_RCC_MSI_GetRange>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	0a1b      	lsrs	r3, r3, #8
 8001fdc:	f003 030f 	and.w	r3, r3, #15
 8001fe0:	e005      	b.n	8001fee <HAL_RCC_GetSysClockFreq+0x5a>
 8001fe2:	f7ff f9d7 	bl	8001394 <LL_RCC_MSI_GetRangeAfterStandby>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	0a1b      	lsrs	r3, r3, #8
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	4a36      	ldr	r2, [pc, #216]	@ (80020c8 <HAL_RCC_GetSysClockFreq+0x134>)
 8001ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff4:	e014      	b.n	8002020 <HAL_RCC_GetSysClockFreq+0x8c>
 8001ff6:	f7ff f9b2 	bl	800135e <LL_RCC_MSI_IsEnabledRangeSelect>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d106      	bne.n	800200e <HAL_RCC_GetSysClockFreq+0x7a>
 8002000:	f7ff f9bd 	bl	800137e <LL_RCC_MSI_GetRange>
 8002004:	4603      	mov	r3, r0
 8002006:	091b      	lsrs	r3, r3, #4
 8002008:	f003 030f 	and.w	r3, r3, #15
 800200c:	e005      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x86>
 800200e:	f7ff f9c1 	bl	8001394 <LL_RCC_MSI_GetRangeAfterStandby>
 8002012:	4603      	mov	r3, r0
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	4a2b      	ldr	r2, [pc, #172]	@ (80020c8 <HAL_RCC_GetSysClockFreq+0x134>)
 800201c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002020:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d115      	bne.n	8002054 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800202c:	e012      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d102      	bne.n	800203a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002034:	4b25      	ldr	r3, [pc, #148]	@ (80020cc <HAL_RCC_GetSysClockFreq+0x138>)
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	e00c      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2b08      	cmp	r3, #8
 800203e:	d109      	bne.n	8002054 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002040:	f7ff f8a0 	bl	8001184 <LL_RCC_HSE_IsEnabledDiv2>
 8002044:	4603      	mov	r3, r0
 8002046:	2b01      	cmp	r3, #1
 8002048:	d102      	bne.n	8002050 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800204a:	4b20      	ldr	r3, [pc, #128]	@ (80020cc <HAL_RCC_GetSysClockFreq+0x138>)
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	e001      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002050:	4b1f      	ldr	r3, [pc, #124]	@ (80020d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002052:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002054:	f7ff f9d1 	bl	80013fa <LL_RCC_GetSysClkSource>
 8002058:	4603      	mov	r3, r0
 800205a:	2b0c      	cmp	r3, #12
 800205c:	d12f      	bne.n	80020be <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800205e:	f7ff faa3 	bl	80015a8 <LL_RCC_PLL_GetMainSource>
 8002062:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b02      	cmp	r3, #2
 8002068:	d003      	beq.n	8002072 <HAL_RCC_GetSysClockFreq+0xde>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b03      	cmp	r3, #3
 800206e:	d003      	beq.n	8002078 <HAL_RCC_GetSysClockFreq+0xe4>
 8002070:	e00d      	b.n	800208e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002072:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <HAL_RCC_GetSysClockFreq+0x138>)
 8002074:	60fb      	str	r3, [r7, #12]
        break;
 8002076:	e00d      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002078:	f7ff f884 	bl	8001184 <LL_RCC_HSE_IsEnabledDiv2>
 800207c:	4603      	mov	r3, r0
 800207e:	2b01      	cmp	r3, #1
 8002080:	d102      	bne.n	8002088 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002082:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <HAL_RCC_GetSysClockFreq+0x138>)
 8002084:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002086:	e005      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002088:	4b11      	ldr	r3, [pc, #68]	@ (80020d0 <HAL_RCC_GetSysClockFreq+0x13c>)
 800208a:	60fb      	str	r3, [r7, #12]
        break;
 800208c:	e002      	b.n	8002094 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	60fb      	str	r3, [r7, #12]
        break;
 8002092:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002094:	f7ff fa66 	bl	8001564 <LL_RCC_PLL_GetN>
 8002098:	4602      	mov	r2, r0
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	fb03 f402 	mul.w	r4, r3, r2
 80020a0:	f7ff fa77 	bl	8001592 <LL_RCC_PLL_GetDivider>
 80020a4:	4603      	mov	r3, r0
 80020a6:	091b      	lsrs	r3, r3, #4
 80020a8:	3301      	adds	r3, #1
 80020aa:	fbb4 f4f3 	udiv	r4, r4, r3
 80020ae:	f7ff fa65 	bl	800157c <LL_RCC_PLL_GetR>
 80020b2:	4603      	mov	r3, r0
 80020b4:	0f5b      	lsrs	r3, r3, #29
 80020b6:	3301      	adds	r3, #1
 80020b8:	fbb4 f3f3 	udiv	r3, r4, r3
 80020bc:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80020be:	697b      	ldr	r3, [r7, #20]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	371c      	adds	r7, #28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd90      	pop	{r4, r7, pc}
 80020c8:	0800437c 	.word	0x0800437c
 80020cc:	00f42400 	.word	0x00f42400
 80020d0:	01e84800 	.word	0x01e84800

080020d4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020d4:	b598      	push	{r3, r4, r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80020d8:	f7ff ff5c 	bl	8001f94 <HAL_RCC_GetSysClockFreq>
 80020dc:	4604      	mov	r4, r0
 80020de:	f7ff f9e6 	bl	80014ae <LL_RCC_GetAHBPrescaler>
 80020e2:	4603      	mov	r3, r0
 80020e4:	091b      	lsrs	r3, r3, #4
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	4a03      	ldr	r2, [pc, #12]	@ (80020f8 <HAL_RCC_GetHCLKFreq+0x24>)
 80020ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	bd98      	pop	{r3, r4, r7, pc}
 80020f8:	0800431c 	.word	0x0800431c

080020fc <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020fc:	b598      	push	{r3, r4, r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002100:	f7ff ffe8 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 8002104:	4604      	mov	r4, r0
 8002106:	f7ff f9ea 	bl	80014de <LL_RCC_GetAPB1Prescaler>
 800210a:	4603      	mov	r3, r0
 800210c:	0a1b      	lsrs	r3, r3, #8
 800210e:	4a03      	ldr	r2, [pc, #12]	@ (800211c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002114:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd98      	pop	{r3, r4, r7, pc}
 800211c:	0800435c 	.word	0x0800435c

08002120 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002120:	b598      	push	{r3, r4, r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002124:	f7ff ffd6 	bl	80020d4 <HAL_RCC_GetHCLKFreq>
 8002128:	4604      	mov	r4, r0
 800212a:	f7ff f9e3 	bl	80014f4 <LL_RCC_GetAPB2Prescaler>
 800212e:	4603      	mov	r3, r0
 8002130:	0adb      	lsrs	r3, r3, #11
 8002132:	4a03      	ldr	r2, [pc, #12]	@ (8002140 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002138:	fa24 f303 	lsr.w	r3, r4, r3
}
 800213c:	4618      	mov	r0, r3
 800213e:	bd98      	pop	{r3, r4, r7, pc}
 8002140:	0800435c 	.word	0x0800435c

08002144 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	091b      	lsrs	r3, r3, #4
 8002150:	f003 030f 	and.w	r3, r3, #15
 8002154:	4a10      	ldr	r2, [pc, #64]	@ (8002198 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800215a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800215c:	f7ff f9b2 	bl	80014c4 <LL_RCC_GetAHB3Prescaler>
 8002160:	4603      	mov	r3, r0
 8002162:	091b      	lsrs	r3, r3, #4
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	4a0c      	ldr	r2, [pc, #48]	@ (800219c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800216a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	fbb2 f3f3 	udiv	r3, r2, r3
 8002174:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	4a09      	ldr	r2, [pc, #36]	@ (80021a0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800217a:	fba2 2303 	umull	r2, r3, r2, r3
 800217e:	0c9c      	lsrs	r4, r3, #18
 8002180:	f7fe ffc6 	bl	8001110 <HAL_PWREx_GetVoltageRange>
 8002184:	4603      	mov	r3, r0
 8002186:	4619      	mov	r1, r3
 8002188:	4620      	mov	r0, r4
 800218a:	f000 f80b 	bl	80021a4 <RCC_SetFlashLatency>
 800218e:	4603      	mov	r3, r0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bd90      	pop	{r4, r7, pc}
 8002198:	0800437c 	.word	0x0800437c
 800219c:	0800431c 	.word	0x0800431c
 80021a0:	431bde83 	.word	0x431bde83

080021a4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08e      	sub	sp, #56	@ 0x38
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80021ae:	4a3a      	ldr	r2, [pc, #232]	@ (8002298 <RCC_SetFlashLatency+0xf4>)
 80021b0:	f107 0320 	add.w	r3, r7, #32
 80021b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021b8:	6018      	str	r0, [r3, #0]
 80021ba:	3304      	adds	r3, #4
 80021bc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80021be:	4a37      	ldr	r2, [pc, #220]	@ (800229c <RCC_SetFlashLatency+0xf8>)
 80021c0:	f107 0318 	add.w	r3, r7, #24
 80021c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021c8:	6018      	str	r0, [r3, #0]
 80021ca:	3304      	adds	r3, #4
 80021cc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80021ce:	4a34      	ldr	r2, [pc, #208]	@ (80022a0 <RCC_SetFlashLatency+0xfc>)
 80021d0:	f107 030c 	add.w	r3, r7, #12
 80021d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80021d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80021da:	2300      	movs	r3, #0
 80021dc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021e4:	d11b      	bne.n	800221e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80021e6:	2300      	movs	r3, #0
 80021e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80021ea:	e014      	b.n	8002216 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80021ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	3338      	adds	r3, #56	@ 0x38
 80021f2:	443b      	add	r3, r7
 80021f4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80021f8:	461a      	mov	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d807      	bhi.n	8002210 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	3338      	adds	r3, #56	@ 0x38
 8002206:	443b      	add	r3, r7
 8002208:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800220c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800220e:	e021      	b.n	8002254 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002212:	3301      	adds	r3, #1
 8002214:	633b      	str	r3, [r7, #48]	@ 0x30
 8002216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002218:	2b02      	cmp	r3, #2
 800221a:	d9e7      	bls.n	80021ec <RCC_SetFlashLatency+0x48>
 800221c:	e01a      	b.n	8002254 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800221e:	2300      	movs	r3, #0
 8002220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002222:	e014      	b.n	800224e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	3338      	adds	r3, #56	@ 0x38
 800222a:	443b      	add	r3, r7
 800222c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002230:	461a      	mov	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4293      	cmp	r3, r2
 8002236:	d807      	bhi.n	8002248 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	3338      	adds	r3, #56	@ 0x38
 800223e:	443b      	add	r3, r7
 8002240:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002244:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002246:	e005      	b.n	8002254 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224a:	3301      	adds	r3, #1
 800224c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800224e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002250:	2b02      	cmp	r3, #2
 8002252:	d9e7      	bls.n	8002224 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002254:	4b13      	ldr	r3, [pc, #76]	@ (80022a4 <RCC_SetFlashLatency+0x100>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f023 0207 	bic.w	r2, r3, #7
 800225c:	4911      	ldr	r1, [pc, #68]	@ (80022a4 <RCC_SetFlashLatency+0x100>)
 800225e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002260:	4313      	orrs	r3, r2
 8002262:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002264:	f7fe fcd6 	bl	8000c14 <HAL_GetTick>
 8002268:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800226a:	e008      	b.n	800227e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800226c:	f7fe fcd2 	bl	8000c14 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e007      	b.n	800228e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <RCC_SetFlashLatency+0x100>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002288:	429a      	cmp	r2, r3
 800228a:	d1ef      	bne.n	800226c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3738      	adds	r7, #56	@ 0x38
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	08004300 	.word	0x08004300
 800229c:	08004308 	.word	0x08004308
 80022a0:	08004310 	.word	0x08004310
 80022a4:	58004000 	.word	0x58004000

080022a8 <LL_RCC_LSE_IsReady>:
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80022ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d101      	bne.n	80022c0 <LL_RCC_LSE_IsReady+0x18>
 80022bc:	2301      	movs	r3, #1
 80022be:	e000      	b.n	80022c2 <LL_RCC_LSE_IsReady+0x1a>
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bc80      	pop	{r7}
 80022c8:	4770      	bx	lr

080022ca <LL_RCC_SetUSARTClockSource>:
{
 80022ca:	b480      	push	{r7}
 80022cc:	b083      	sub	sp, #12
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80022d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022d6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	0c1b      	lsrs	r3, r3, #16
 80022de:	43db      	mvns	r3, r3
 80022e0:	401a      	ands	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr

080022fa <LL_RCC_SetI2SClockSource>:
{
 80022fa:	b480      	push	{r7}
 80022fc:	b083      	sub	sp, #12
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8002302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800230e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4313      	orrs	r3, r2
 8002316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <LL_RCC_SetLPUARTClockSource>:
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800232c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002334:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002338:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4313      	orrs	r3, r2
 8002340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr

0800234e <LL_RCC_SetI2CClockSource>:
{
 800234e:	b480      	push	{r7}
 8002350:	b083      	sub	sp, #12
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002356:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800235a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	091b      	lsrs	r3, r3, #4
 8002362:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002366:	43db      	mvns	r3, r3
 8002368:	401a      	ands	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002372:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002376:	4313      	orrs	r3, r2
 8002378:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr

08002386 <LL_RCC_SetLPTIMClockSource>:
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800238e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002392:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	0c1b      	lsrs	r3, r3, #16
 800239a:	041b      	lsls	r3, r3, #16
 800239c:	43db      	mvns	r3, r3
 800239e:	401a      	ands	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	041b      	lsls	r3, r3, #16
 80023a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr

080023b8 <LL_RCC_SetRNGClockSource>:
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80023c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023c8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80023cc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <LL_RCC_SetADCClockSource>:
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80023ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80023f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <LL_RCC_SetRTCClockSource>:
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800241c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002420:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4313      	orrs	r3, r2
 8002428:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr

08002436 <LL_RCC_GetRTCClockSource>:
{
 8002436:	b480      	push	{r7}
 8002438:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800243a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800243e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002442:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr

0800244e <LL_RCC_ForceBackupDomainReset>:
{
 800244e:	b480      	push	{r7}
 8002450:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002452:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800245a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800245e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002462:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002466:	bf00      	nop
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr

0800246e <LL_RCC_ReleaseBackupDomainReset>:
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002472:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800247e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002482:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002486:	bf00      	nop
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr
	...

08002490 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800249c:	2300      	movs	r3, #0
 800249e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80024a0:	2300      	movs	r3, #0
 80024a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d058      	beq.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80024b0:	f7fe fe20 	bl	80010f4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024b4:	f7fe fbae 	bl	8000c14 <HAL_GetTick>
 80024b8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80024ba:	e009      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024bc:	f7fe fbaa 	bl	8000c14 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d902      	bls.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	74fb      	strb	r3, [r7, #19]
        break;
 80024ce:	e006      	b.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80024d0:	4b7b      	ldr	r3, [pc, #492]	@ (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024dc:	d1ee      	bne.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80024de:	7cfb      	ldrb	r3, [r7, #19]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d13c      	bne.n	800255e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80024e4:	f7ff ffa7 	bl	8002436 <LL_RCC_GetRTCClockSource>
 80024e8:	4602      	mov	r2, r0
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d00f      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024fe:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002500:	f7ff ffa5 	bl	800244e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002504:	f7ff ffb3 	bl	800246e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002508:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d014      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7fe fb7a 	bl	8000c14 <HAL_GetTick>
 8002520:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8002522:	e00b      	b.n	800253c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002524:	f7fe fb76 	bl	8000c14 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002532:	4293      	cmp	r3, r2
 8002534:	d902      	bls.n	800253c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	74fb      	strb	r3, [r7, #19]
            break;
 800253a:	e004      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800253c:	f7ff feb4 	bl	80022a8 <LL_RCC_LSE_IsReady>
 8002540:	4603      	mov	r3, r0
 8002542:	2b01      	cmp	r3, #1
 8002544:	d1ee      	bne.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8002546:	7cfb      	ldrb	r3, [r7, #19]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d105      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff ff5b 	bl	800240c <LL_RCC_SetRTCClockSource>
 8002556:	e004      	b.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002558:	7cfb      	ldrb	r3, [r7, #19]
 800255a:	74bb      	strb	r3, [r7, #18]
 800255c:	e001      	b.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800255e:	7cfb      	ldrb	r3, [r7, #19]
 8002560:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d004      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fea9 	bl	80022ca <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d004      	beq.n	800258e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff fe9e 	bl	80022ca <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	2b00      	cmp	r3, #0
 8002598:	d004      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fec0 	bl	8002324 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d004      	beq.n	80025ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fee6 	bl	8002386 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d004      	beq.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fedb 	bl	8002386 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d004      	beq.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff fed0 	bl	8002386 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d004      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff fea9 	bl	800234e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002604:	2b00      	cmp	r3, #0
 8002606:	d004      	beq.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fe9e 	bl	800234e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800261a:	2b00      	cmp	r3, #0
 800261c:	d004      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fe93 	bl	800234e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0310 	and.w	r3, r3, #16
 8002630:	2b00      	cmp	r3, #0
 8002632:	d011      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fe5e 	bl	80022fa <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002646:	d107      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002652:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002656:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d010      	beq.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff fea5 	bl	80023b8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	2b00      	cmp	r3, #0
 8002674:	d107      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002680:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002684:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d011      	beq.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fea3 	bl	80023e2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026a4:	d107      	bne.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80026a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026b4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80026b6:	7cbb      	ldrb	r3, [r7, #18]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3718      	adds	r7, #24
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	58000400 	.word	0x58000400

080026c4 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80026cc:	4b06      	ldr	r3, [pc, #24]	@ (80026e8 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80026d4:	4904      	ldr	r1, [pc, #16]	@ (80026e8 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4313      	orrs	r3, r2
 80026da:	608b      	str	r3, [r1, #8]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	58000400 	.word	0x58000400

080026ec <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80026f0:	4b05      	ldr	r3, [pc, #20]	@ (8002708 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80026f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f6:	4a04      	ldr	r2, [pc, #16]	@ (8002708 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80026f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr
 8002708:	58000400 	.word	0x58000400

0800270c <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002710:	4b05      	ldr	r3, [pc, #20]	@ (8002728 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002716:	4a04      	ldr	r2, [pc, #16]	@ (8002728 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002718:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800271c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr
 8002728:	58000400 	.word	0x58000400

0800272c <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8002730:	4b03      	ldr	r3, [pc, #12]	@ (8002740 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8002732:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002736:	619a      	str	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr
 8002740:	58000400 	.word	0x58000400

08002744 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8002748:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b02      	cmp	r3, #2
 8002752:	d101      	bne.n	8002758 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8002754:	2301      	movs	r3, #1
 8002756:	e000      	b.n	800275a <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	58000400 	.word	0x58000400

08002768 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	2b04      	cmp	r3, #4
 8002776:	d101      	bne.n	800277c <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	58000400 	.word	0x58000400

0800278c <LL_RCC_RF_DisableReset>:
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8002790:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002794:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002798:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800279c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80027a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr

080027ac <LL_RCC_IsRFUnderReset>:
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80027b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027c0:	d101      	bne.n	80027c6 <LL_RCC_IsRFUnderReset+0x1a>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e000      	b.n	80027c8 <LL_RCC_IsRFUnderReset+0x1c>
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80027d8:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <LL_EXTI_EnableIT_32_63+0x24>)
 80027da:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80027de:	4905      	ldr	r1, [pc, #20]	@ (80027f4 <LL_EXTI_EnableIT_32_63+0x24>)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	58000800 	.word	0x58000800

080027f8 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d103      	bne.n	800280e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	73fb      	strb	r3, [r7, #15]
    return status;
 800280a:	7bfb      	ldrb	r3, [r7, #15]
 800280c:	e052      	b.n	80028b4 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800280e:	2300      	movs	r3, #0
 8002810:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	799b      	ldrb	r3, [r3, #6]
 8002816:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8002818:	7bbb      	ldrb	r3, [r7, #14]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d002      	beq.n	8002824 <HAL_SUBGHZ_Init+0x2c>
 800281e:	7bbb      	ldrb	r3, [r7, #14]
 8002820:	2b03      	cmp	r3, #3
 8002822:	d109      	bne.n	8002838 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7fe f8a2 	bl	8000974 <HAL_SUBGHZ_MspInit>
#if defined(CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8002830:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002834:	f7ff ffcc 	bl	80027d0 <LL_EXTI_EnableIT_32_63>
#endif /* CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8002838:	7bbb      	ldrb	r3, [r7, #14]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d126      	bne.n	800288c <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2202      	movs	r2, #2
 8002842:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8002844:	f7ff ffa2 	bl	800278c <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002848:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <HAL_SUBGHZ_Init+0xc4>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	0cdb      	lsrs	r3, r3, #19
 8002856:	2264      	movs	r2, #100	@ 0x64
 8002858:	fb02 f303 	mul.w	r3, r2, r3
 800285c:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d105      	bne.n	8002870 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	609a      	str	r2, [r3, #8]
        break;
 800286e:	e007      	b.n	8002880 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	3b01      	subs	r3, #1
 8002874:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8002876:	f7ff ff99 	bl	80027ac <LL_RCC_IsRFUnderReset>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1ee      	bne.n	800285e <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002880:	f7ff ff34 	bl	80026ec <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8002884:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002888:	f7ff ff1c 	bl	80026c4 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800288c:	f7ff ff4e 	bl	800272c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8002890:	7bfb      	ldrb	r3, [r7, #15]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10a      	bne.n	80028ac <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f000 f926 	bl	8002aec <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	719a      	strb	r2, [r3, #6]

  return status;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	20000000 	.word	0x20000000

080028c0 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	607a      	str	r2, [r7, #4]
 80028ca:	461a      	mov	r2, r3
 80028cc:	460b      	mov	r3, r1
 80028ce:	817b      	strh	r3, [r7, #10]
 80028d0:	4613      	mov	r3, r2
 80028d2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	799b      	ldrb	r3, [r3, #6]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d14a      	bne.n	8002974 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	795b      	ldrb	r3, [r3, #5]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_SUBGHZ_WriteRegisters+0x2a>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e045      	b.n	8002976 <HAL_SUBGHZ_WriteRegisters+0xb6>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2201      	movs	r2, #1
 80028ee:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2202      	movs	r2, #2
 80028f4:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f000 f9c6 	bl	8002c88 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80028fc:	f7ff ff06 	bl	800270c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002900:	210d      	movs	r1, #13
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f912 	bl	8002b2c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002908:	897b      	ldrh	r3, [r7, #10]
 800290a:	0a1b      	lsrs	r3, r3, #8
 800290c:	b29b      	uxth	r3, r3
 800290e:	b2db      	uxtb	r3, r3
 8002910:	4619      	mov	r1, r3
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f000 f90a 	bl	8002b2c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002918:	897b      	ldrh	r3, [r7, #10]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	4619      	mov	r1, r3
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 f904 	bl	8002b2c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002924:	2300      	movs	r3, #0
 8002926:	82bb      	strh	r3, [r7, #20]
 8002928:	e00a      	b.n	8002940 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800292a:	8abb      	ldrh	r3, [r7, #20]
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	4413      	add	r3, r2
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	4619      	mov	r1, r3
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	f000 f8f9 	bl	8002b2c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800293a:	8abb      	ldrh	r3, [r7, #20]
 800293c:	3301      	adds	r3, #1
 800293e:	82bb      	strh	r3, [r7, #20]
 8002940:	8aba      	ldrh	r2, [r7, #20]
 8002942:	893b      	ldrh	r3, [r7, #8]
 8002944:	429a      	cmp	r2, r3
 8002946:	d3f0      	bcc.n	800292a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002948:	f7ff fed0 	bl	80026ec <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f9bf 	bl	8002cd0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d002      	beq.n	8002960 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	75fb      	strb	r3, [r7, #23]
 800295e:	e001      	b.n	8002964 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002960:	2300      	movs	r3, #0
 8002962:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2201      	movs	r2, #1
 8002968:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	715a      	strb	r2, [r3, #5]

    return status;
 8002970:	7dfb      	ldrb	r3, [r7, #23]
 8002972:	e000      	b.n	8002976 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002974:	2302      	movs	r3, #2
  }
}
 8002976:	4618      	mov	r0, r3
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b086      	sub	sp, #24
 8002982:	af00      	add	r7, sp, #0
 8002984:	60f8      	str	r0, [r7, #12]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	461a      	mov	r2, r3
 800298a:	460b      	mov	r3, r1
 800298c:	72fb      	strb	r3, [r7, #11]
 800298e:	4613      	mov	r3, r2
 8002990:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	799b      	ldrb	r3, [r3, #6]
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d14a      	bne.n	8002a32 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	795b      	ldrb	r3, [r3, #5]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e045      	b.n	8002a34 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2201      	movs	r2, #1
 80029ac:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	f000 f96a 	bl	8002c88 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80029b4:	7afb      	ldrb	r3, [r7, #11]
 80029b6:	2b84      	cmp	r3, #132	@ 0x84
 80029b8:	d002      	beq.n	80029c0 <HAL_SUBGHZ_ExecSetCmd+0x42>
 80029ba:	7afb      	ldrb	r3, [r7, #11]
 80029bc:	2b94      	cmp	r3, #148	@ 0x94
 80029be:	d103      	bne.n	80029c8 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2201      	movs	r2, #1
 80029c4:	711a      	strb	r2, [r3, #4]
 80029c6:	e002      	b.n	80029ce <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80029ce:	f7ff fe9d 	bl	800270c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80029d2:	7afb      	ldrb	r3, [r7, #11]
 80029d4:	4619      	mov	r1, r3
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 f8a8 	bl	8002b2c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80029dc:	2300      	movs	r3, #0
 80029de:	82bb      	strh	r3, [r7, #20]
 80029e0:	e00a      	b.n	80029f8 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80029e2:	8abb      	ldrh	r3, [r7, #20]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	4413      	add	r3, r2
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	4619      	mov	r1, r3
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 f89d 	bl	8002b2c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80029f2:	8abb      	ldrh	r3, [r7, #20]
 80029f4:	3301      	adds	r3, #1
 80029f6:	82bb      	strh	r3, [r7, #20]
 80029f8:	8aba      	ldrh	r2, [r7, #20]
 80029fa:	893b      	ldrh	r3, [r7, #8]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d3f0      	bcc.n	80029e2 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002a00:	f7ff fe74 	bl	80026ec <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002a04:	7afb      	ldrb	r3, [r7, #11]
 8002a06:	2b84      	cmp	r3, #132	@ 0x84
 8002a08:	d002      	beq.n	8002a10 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 f960 	bl	8002cd0 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d002      	beq.n	8002a1e <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	75fb      	strb	r3, [r7, #23]
 8002a1c:	e001      	b.n	8002a22 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2201      	movs	r2, #1
 8002a26:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	715a      	strb	r2, [r3, #5]

    return status;
 8002a2e:	7dfb      	ldrb	r3, [r7, #23]
 8002a30:	e000      	b.n	8002a34 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002a32:	2302      	movs	r3, #2
  }
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	461a      	mov	r2, r3
 8002a48:	460b      	mov	r3, r1
 8002a4a:	72fb      	strb	r3, [r7, #11]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	799b      	ldrb	r3, [r3, #6]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d141      	bne.n	8002ae2 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	795b      	ldrb	r3, [r3, #5]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d101      	bne.n	8002a6a <HAL_SUBGHZ_ReadBuffer+0x2e>
 8002a66:	2302      	movs	r3, #2
 8002a68:	e03c      	b.n	8002ae4 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f909 	bl	8002c88 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a76:	f7ff fe49 	bl	800270c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002a7a:	211e      	movs	r1, #30
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f000 f855 	bl	8002b2c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002a82:	7afb      	ldrb	r3, [r7, #11]
 8002a84:	4619      	mov	r1, r3
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f000 f850 	bl	8002b2c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f84c 	bl	8002b2c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002a94:	2300      	movs	r3, #0
 8002a96:	82fb      	strh	r3, [r7, #22]
 8002a98:	e009      	b.n	8002aae <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002a9a:	69b9      	ldr	r1, [r7, #24]
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f89b 	bl	8002bd8 <SUBGHZSPI_Receive>
      pData++;
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002aa8:	8afb      	ldrh	r3, [r7, #22]
 8002aaa:	3301      	adds	r3, #1
 8002aac:	82fb      	strh	r3, [r7, #22]
 8002aae:	8afa      	ldrh	r2, [r7, #22]
 8002ab0:	893b      	ldrh	r3, [r7, #8]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d3f1      	bcc.n	8002a9a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002ab6:	f7ff fe19 	bl	80026ec <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 f908 	bl	8002cd0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d002      	beq.n	8002ace <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	77fb      	strb	r3, [r7, #31]
 8002acc:	e001      	b.n	8002ad2 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	715a      	strb	r2, [r3, #5]

    return status;
 8002ade:	7ffb      	ldrb	r3, [r7, #31]
 8002ae0:	e000      	b.n	8002ae4 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002ae2:	2302      	movs	r3, #2
  }
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3720      	adds	r7, #32
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002af4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <SUBGHZSPI_Init+0x3c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a0b      	ldr	r2, [pc, #44]	@ (8002b28 <SUBGHZSPI_Init+0x3c>)
 8002afa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002afe:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8002b00:	4a09      	ldr	r2, [pc, #36]	@ (8002b28 <SUBGHZSPI_Init+0x3c>)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8002b08:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8002b0a:	4b07      	ldr	r3, [pc, #28]	@ (8002b28 <SUBGHZSPI_Init+0x3c>)
 8002b0c:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8002b10:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002b12:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <SUBGHZSPI_Init+0x3c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a04      	ldr	r2, [pc, #16]	@ (8002b28 <SUBGHZSPI_Init+0x3c>)
 8002b18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b1c:	6013      	str	r3, [r2, #0]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr
 8002b28:	58010000 	.word	0x58010000

08002b2c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	460b      	mov	r3, r1
 8002b36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002b3c:	4b23      	ldr	r3, [pc, #140]	@ (8002bcc <SUBGHZSPI_Transmit+0xa0>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	4613      	mov	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	1a9b      	subs	r3, r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	0cdb      	lsrs	r3, r3, #19
 8002b4a:	2264      	movs	r2, #100	@ 0x64
 8002b4c:	fb02 f303 	mul.w	r3, r2, r3
 8002b50:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	609a      	str	r2, [r3, #8]
      break;
 8002b62:	e008      	b.n	8002b76 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002b6a:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <SUBGHZSPI_Transmit+0xa4>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d1ed      	bne.n	8002b52 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002b76:	4b17      	ldr	r3, [pc, #92]	@ (8002bd4 <SUBGHZSPI_Transmit+0xa8>)
 8002b78:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002b80:	4b12      	ldr	r3, [pc, #72]	@ (8002bcc <SUBGHZSPI_Transmit+0xa0>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	4613      	mov	r3, r2
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	0cdb      	lsrs	r3, r3, #19
 8002b8e:	2264      	movs	r2, #100	@ 0x64
 8002b90:	fb02 f303 	mul.w	r3, r2, r3
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d105      	bne.n	8002ba8 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	609a      	str	r2, [r3, #8]
      break;
 8002ba6:	e008      	b.n	8002bba <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002bae:	4b08      	ldr	r3, [pc, #32]	@ (8002bd0 <SUBGHZSPI_Transmit+0xa4>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d1ed      	bne.n	8002b96 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8002bba:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <SUBGHZSPI_Transmit+0xa4>)
 8002bbc:	68db      	ldr	r3, [r3, #12]

  return status;
 8002bbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	371c      	adds	r7, #28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20000000 	.word	0x20000000
 8002bd0:	58010000 	.word	0x58010000
 8002bd4:	5801000c 	.word	0x5801000c

08002bd8 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b087      	sub	sp, #28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002be6:	4b25      	ldr	r3, [pc, #148]	@ (8002c7c <SUBGHZSPI_Receive+0xa4>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	4613      	mov	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	1a9b      	subs	r3, r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	0cdb      	lsrs	r3, r3, #19
 8002bf4:	2264      	movs	r2, #100	@ 0x64
 8002bf6:	fb02 f303 	mul.w	r3, r2, r3
 8002bfa:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d105      	bne.n	8002c0e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	609a      	str	r2, [r3, #8]
      break;
 8002c0c:	e008      	b.n	8002c20 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	3b01      	subs	r3, #1
 8002c12:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002c14:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <SUBGHZSPI_Receive+0xa8>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d1ed      	bne.n	8002bfc <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002c20:	4b18      	ldr	r3, [pc, #96]	@ (8002c84 <SUBGHZSPI_Receive+0xac>)
 8002c22:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	22ff      	movs	r2, #255	@ 0xff
 8002c28:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002c2a:	4b14      	ldr	r3, [pc, #80]	@ (8002c7c <SUBGHZSPI_Receive+0xa4>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	1a9b      	subs	r3, r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	0cdb      	lsrs	r3, r3, #19
 8002c38:	2264      	movs	r2, #100	@ 0x64
 8002c3a:	fb02 f303 	mul.w	r3, r2, r3
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d105      	bne.n	8002c52 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	609a      	str	r2, [r3, #8]
      break;
 8002c50:	e008      	b.n	8002c64 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	3b01      	subs	r3, #1
 8002c56:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002c58:	4b09      	ldr	r3, [pc, #36]	@ (8002c80 <SUBGHZSPI_Receive+0xa8>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d1ed      	bne.n	8002c40 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8002c64:	4b06      	ldr	r3, [pc, #24]	@ (8002c80 <SUBGHZSPI_Receive+0xa8>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	701a      	strb	r2, [r3, #0]

  return status;
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	371c      	adds	r7, #28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	20000000 	.word	0x20000000
 8002c80:	58010000 	.word	0x58010000
 8002c84:	5801000c 	.word	0x5801000c

08002c88 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	791b      	ldrb	r3, [r3, #4]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d111      	bne.n	8002cbc <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8002c98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ccc <SUBGHZ_CheckDeviceReady+0x44>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	00db      	lsls	r3, r3, #3
 8002ca4:	0c1b      	lsrs	r3, r3, #16
 8002ca6:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002ca8:	f7ff fd30 	bl	800270c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f9      	bne.n	8002cac <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002cb8:	f7ff fd18 	bl	80026ec <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f807 	bl	8002cd0 <SUBGHZ_WaitOnBusy>
 8002cc2:	4603      	mov	r3, r0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	20000000 	.word	0x20000000

08002cd0 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002cdc:	4b12      	ldr	r3, [pc, #72]	@ (8002d28 <SUBGHZ_WaitOnBusy+0x58>)
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	4413      	add	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	0d1b      	lsrs	r3, r3, #20
 8002cea:	2264      	movs	r2, #100	@ 0x64
 8002cec:	fb02 f303 	mul.w	r3, r2, r3
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8002cf2:	f7ff fd39 	bl	8002768 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8002cf6:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d105      	bne.n	8002d0a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2202      	movs	r2, #2
 8002d06:	609a      	str	r2, [r3, #8]
      break;
 8002d08:	e009      	b.n	8002d1e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8002d10:	f7ff fd18 	bl	8002744 <LL_PWR_IsActiveFlag_RFBUSYS>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d0e9      	beq.n	8002cf2 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8002d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	20000000 	.word	0x20000000

08002d2c <LL_RCC_GetUSARTClockSource>:
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8002d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d38:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	401a      	ands	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	041b      	lsls	r3, r3, #16
 8002d44:	4313      	orrs	r3, r2
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bc80      	pop	{r7}
 8002d4e:	4770      	bx	lr

08002d50 <LL_RCC_GetLPUARTClockSource>:
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8002d58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d5c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4013      	ands	r3, r2
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc80      	pop	{r7}
 8002d6c:	4770      	bx	lr

08002d6e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b082      	sub	sp, #8
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e042      	b.n	8002e06 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d106      	bne.n	8002d98 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fd fdfa 	bl	800098c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2224      	movs	r2, #36	@ 0x24
 8002d9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f022 0201 	bic.w	r2, r2, #1
 8002dae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 f8b3 	bl	8002f1c <UART_SetConfig>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e022      	b.n	8002e06 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 fb1b 	bl	8003404 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ddc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0201 	orr.w	r2, r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 fba1 	bl	8003546 <UART_CheckIdleState>
 8002e04:	4603      	mov	r3, r0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b08a      	sub	sp, #40	@ 0x28
 8002e12:	af02      	add	r7, sp, #8
 8002e14:	60f8      	str	r0, [r7, #12]
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	603b      	str	r3, [r7, #0]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e24:	2b20      	cmp	r3, #32
 8002e26:	d173      	bne.n	8002f10 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_UART_Transmit+0x26>
 8002e2e:	88fb      	ldrh	r3, [r7, #6]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e06c      	b.n	8002f12 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2221      	movs	r2, #33	@ 0x21
 8002e44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e48:	f7fd fee4 	bl	8000c14 <HAL_GetTick>
 8002e4c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	88fa      	ldrh	r2, [r7, #6]
 8002e52:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	88fa      	ldrh	r2, [r7, #6]
 8002e5a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e66:	d108      	bne.n	8002e7a <HAL_UART_Transmit+0x6c>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d104      	bne.n	8002e7a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	61bb      	str	r3, [r7, #24]
 8002e78:	e003      	b.n	8002e82 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e82:	e02c      	b.n	8002ede <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	2180      	movs	r1, #128	@ 0x80
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 fba7 	bl	80035e2 <UART_WaitOnFlagUntilTimeout>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e039      	b.n	8002f12 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d10b      	bne.n	8002ebc <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	881b      	ldrh	r3, [r3, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002eb2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	3302      	adds	r3, #2
 8002eb8:	61bb      	str	r3, [r7, #24]
 8002eba:	e007      	b.n	8002ecc <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	781a      	ldrb	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1cc      	bne.n	8002e84 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2140      	movs	r1, #64	@ 0x40
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 fb74 	bl	80035e2 <UART_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e006      	b.n	8002f12 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e000      	b.n	8002f12 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8002f10:	2302      	movs	r3, #2
  }
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3720      	adds	r7, #32
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f20:	b08c      	sub	sp, #48	@ 0x30
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	431a      	orrs	r2, r3
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4b94      	ldr	r3, [pc, #592]	@ (800319c <UART_SetConfig+0x280>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	6812      	ldr	r2, [r2, #0]
 8002f52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f54:	430b      	orrs	r3, r1
 8002f56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	68da      	ldr	r2, [r3, #12]
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a89      	ldr	r2, [pc, #548]	@ (80031a0 <UART_SetConfig+0x284>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d004      	beq.n	8002f88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f84:	4313      	orrs	r3, r2
 8002f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002f92:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	6812      	ldr	r2, [r2, #0]
 8002f9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa6:	f023 010f 	bic.w	r1, r3, #15
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a7a      	ldr	r2, [pc, #488]	@ (80031a4 <UART_SetConfig+0x288>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d127      	bne.n	8003010 <UART_SetConfig+0xf4>
 8002fc0:	2003      	movs	r0, #3
 8002fc2:	f7ff feb3 	bl	8002d2c <LL_RCC_GetUSARTClockSource>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8002fcc:	2b03      	cmp	r3, #3
 8002fce:	d81b      	bhi.n	8003008 <UART_SetConfig+0xec>
 8002fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002fd8 <UART_SetConfig+0xbc>)
 8002fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd6:	bf00      	nop
 8002fd8:	08002fe9 	.word	0x08002fe9
 8002fdc:	08002ff9 	.word	0x08002ff9
 8002fe0:	08002ff1 	.word	0x08002ff1
 8002fe4:	08003001 	.word	0x08003001
 8002fe8:	2301      	movs	r3, #1
 8002fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fee:	e080      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ff6:	e07c      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8002ff8:	2304      	movs	r3, #4
 8002ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ffe:	e078      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8003000:	2308      	movs	r3, #8
 8003002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003006:	e074      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8003008:	2310      	movs	r3, #16
 800300a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800300e:	e070      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a64      	ldr	r2, [pc, #400]	@ (80031a8 <UART_SetConfig+0x28c>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d138      	bne.n	800308c <UART_SetConfig+0x170>
 800301a:	200c      	movs	r0, #12
 800301c:	f7ff fe86 	bl	8002d2c <LL_RCC_GetUSARTClockSource>
 8003020:	4603      	mov	r3, r0
 8003022:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8003026:	2b0c      	cmp	r3, #12
 8003028:	d82c      	bhi.n	8003084 <UART_SetConfig+0x168>
 800302a:	a201      	add	r2, pc, #4	@ (adr r2, 8003030 <UART_SetConfig+0x114>)
 800302c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003030:	08003065 	.word	0x08003065
 8003034:	08003085 	.word	0x08003085
 8003038:	08003085 	.word	0x08003085
 800303c:	08003085 	.word	0x08003085
 8003040:	08003075 	.word	0x08003075
 8003044:	08003085 	.word	0x08003085
 8003048:	08003085 	.word	0x08003085
 800304c:	08003085 	.word	0x08003085
 8003050:	0800306d 	.word	0x0800306d
 8003054:	08003085 	.word	0x08003085
 8003058:	08003085 	.word	0x08003085
 800305c:	08003085 	.word	0x08003085
 8003060:	0800307d 	.word	0x0800307d
 8003064:	2300      	movs	r3, #0
 8003066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800306a:	e042      	b.n	80030f2 <UART_SetConfig+0x1d6>
 800306c:	2302      	movs	r3, #2
 800306e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003072:	e03e      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8003074:	2304      	movs	r3, #4
 8003076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800307a:	e03a      	b.n	80030f2 <UART_SetConfig+0x1d6>
 800307c:	2308      	movs	r3, #8
 800307e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003082:	e036      	b.n	80030f2 <UART_SetConfig+0x1d6>
 8003084:	2310      	movs	r3, #16
 8003086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800308a:	e032      	b.n	80030f2 <UART_SetConfig+0x1d6>
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a43      	ldr	r2, [pc, #268]	@ (80031a0 <UART_SetConfig+0x284>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d12a      	bne.n	80030ec <UART_SetConfig+0x1d0>
 8003096:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800309a:	f7ff fe59 	bl	8002d50 <LL_RCC_GetLPUARTClockSource>
 800309e:	4603      	mov	r3, r0
 80030a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030a4:	d01a      	beq.n	80030dc <UART_SetConfig+0x1c0>
 80030a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80030aa:	d81b      	bhi.n	80030e4 <UART_SetConfig+0x1c8>
 80030ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030b0:	d00c      	beq.n	80030cc <UART_SetConfig+0x1b0>
 80030b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030b6:	d815      	bhi.n	80030e4 <UART_SetConfig+0x1c8>
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <UART_SetConfig+0x1a8>
 80030bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030c0:	d008      	beq.n	80030d4 <UART_SetConfig+0x1b8>
 80030c2:	e00f      	b.n	80030e4 <UART_SetConfig+0x1c8>
 80030c4:	2300      	movs	r3, #0
 80030c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030ca:	e012      	b.n	80030f2 <UART_SetConfig+0x1d6>
 80030cc:	2302      	movs	r3, #2
 80030ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030d2:	e00e      	b.n	80030f2 <UART_SetConfig+0x1d6>
 80030d4:	2304      	movs	r3, #4
 80030d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030da:	e00a      	b.n	80030f2 <UART_SetConfig+0x1d6>
 80030dc:	2308      	movs	r3, #8
 80030de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030e2:	e006      	b.n	80030f2 <UART_SetConfig+0x1d6>
 80030e4:	2310      	movs	r3, #16
 80030e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030ea:	e002      	b.n	80030f2 <UART_SetConfig+0x1d6>
 80030ec:	2310      	movs	r3, #16
 80030ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a2a      	ldr	r2, [pc, #168]	@ (80031a0 <UART_SetConfig+0x284>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	f040 80a4 	bne.w	8003246 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003102:	2b08      	cmp	r3, #8
 8003104:	d823      	bhi.n	800314e <UART_SetConfig+0x232>
 8003106:	a201      	add	r2, pc, #4	@ (adr r2, 800310c <UART_SetConfig+0x1f0>)
 8003108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800310c:	08003131 	.word	0x08003131
 8003110:	0800314f 	.word	0x0800314f
 8003114:	08003139 	.word	0x08003139
 8003118:	0800314f 	.word	0x0800314f
 800311c:	0800313f 	.word	0x0800313f
 8003120:	0800314f 	.word	0x0800314f
 8003124:	0800314f 	.word	0x0800314f
 8003128:	0800314f 	.word	0x0800314f
 800312c:	08003147 	.word	0x08003147
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003130:	f7fe ffe4 	bl	80020fc <HAL_RCC_GetPCLK1Freq>
 8003134:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003136:	e010      	b.n	800315a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003138:	4b1c      	ldr	r3, [pc, #112]	@ (80031ac <UART_SetConfig+0x290>)
 800313a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800313c:	e00d      	b.n	800315a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800313e:	f7fe ff29 	bl	8001f94 <HAL_RCC_GetSysClockFreq>
 8003142:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003144:	e009      	b.n	800315a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800314a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800314c:	e005      	b.n	800315a <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800314e:	2300      	movs	r3, #0
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003158:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800315a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315c:	2b00      	cmp	r3, #0
 800315e:	f000 8137 	beq.w	80033d0 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003166:	4a12      	ldr	r2, [pc, #72]	@ (80031b0 <UART_SetConfig+0x294>)
 8003168:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800316c:	461a      	mov	r2, r3
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	fbb3 f3f2 	udiv	r3, r3, r2
 8003174:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	429a      	cmp	r2, r3
 8003184:	d305      	bcc.n	8003192 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	429a      	cmp	r2, r3
 8003190:	d910      	bls.n	80031b4 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003198:	e11a      	b.n	80033d0 <UART_SetConfig+0x4b4>
 800319a:	bf00      	nop
 800319c:	cfff69f3 	.word	0xcfff69f3
 80031a0:	40008000 	.word	0x40008000
 80031a4:	40013800 	.word	0x40013800
 80031a8:	40004400 	.word	0x40004400
 80031ac:	00f42400 	.word	0x00f42400
 80031b0:	080043bc 	.word	0x080043bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b6:	2200      	movs	r2, #0
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	60fa      	str	r2, [r7, #12]
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c0:	4a8e      	ldr	r2, [pc, #568]	@ (80033fc <UART_SetConfig+0x4e0>)
 80031c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	2200      	movs	r2, #0
 80031ca:	603b      	str	r3, [r7, #0]
 80031cc:	607a      	str	r2, [r7, #4]
 80031ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031d6:	f7fd f823 	bl	8000220 <__aeabi_uldivmod>
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	4610      	mov	r0, r2
 80031e0:	4619      	mov	r1, r3
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	020b      	lsls	r3, r1, #8
 80031ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031f0:	0202      	lsls	r2, r0, #8
 80031f2:	6979      	ldr	r1, [r7, #20]
 80031f4:	6849      	ldr	r1, [r1, #4]
 80031f6:	0849      	lsrs	r1, r1, #1
 80031f8:	2000      	movs	r0, #0
 80031fa:	460c      	mov	r4, r1
 80031fc:	4605      	mov	r5, r0
 80031fe:	eb12 0804 	adds.w	r8, r2, r4
 8003202:	eb43 0905 	adc.w	r9, r3, r5
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	469a      	mov	sl, r3
 800320e:	4693      	mov	fp, r2
 8003210:	4652      	mov	r2, sl
 8003212:	465b      	mov	r3, fp
 8003214:	4640      	mov	r0, r8
 8003216:	4649      	mov	r1, r9
 8003218:	f7fd f802 	bl	8000220 <__aeabi_uldivmod>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4613      	mov	r3, r2
 8003222:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800322a:	d308      	bcc.n	800323e <UART_SetConfig+0x322>
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003232:	d204      	bcs.n	800323e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6a3a      	ldr	r2, [r7, #32]
 800323a:	60da      	str	r2, [r3, #12]
 800323c:	e0c8      	b.n	80033d0 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003244:	e0c4      	b.n	80033d0 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800324e:	d167      	bne.n	8003320 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8003250:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003254:	2b08      	cmp	r3, #8
 8003256:	d828      	bhi.n	80032aa <UART_SetConfig+0x38e>
 8003258:	a201      	add	r2, pc, #4	@ (adr r2, 8003260 <UART_SetConfig+0x344>)
 800325a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325e:	bf00      	nop
 8003260:	08003285 	.word	0x08003285
 8003264:	0800328d 	.word	0x0800328d
 8003268:	08003295 	.word	0x08003295
 800326c:	080032ab 	.word	0x080032ab
 8003270:	0800329b 	.word	0x0800329b
 8003274:	080032ab 	.word	0x080032ab
 8003278:	080032ab 	.word	0x080032ab
 800327c:	080032ab 	.word	0x080032ab
 8003280:	080032a3 	.word	0x080032a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003284:	f7fe ff3a 	bl	80020fc <HAL_RCC_GetPCLK1Freq>
 8003288:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800328a:	e014      	b.n	80032b6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800328c:	f7fe ff48 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 8003290:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003292:	e010      	b.n	80032b6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003294:	4b5a      	ldr	r3, [pc, #360]	@ (8003400 <UART_SetConfig+0x4e4>)
 8003296:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003298:	e00d      	b.n	80032b6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800329a:	f7fe fe7b 	bl	8001f94 <HAL_RCC_GetSysClockFreq>
 800329e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80032a0:	e009      	b.n	80032b6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80032a8:	e005      	b.n	80032b6 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80032aa:	2300      	movs	r3, #0
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80032b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 8089 	beq.w	80033d0 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	4a4e      	ldr	r2, [pc, #312]	@ (80033fc <UART_SetConfig+0x4e0>)
 80032c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80032c8:	461a      	mov	r2, r3
 80032ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80032d0:	005a      	lsls	r2, r3, #1
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	085b      	lsrs	r3, r3, #1
 80032d8:	441a      	add	r2, r3
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032e4:	6a3b      	ldr	r3, [r7, #32]
 80032e6:	2b0f      	cmp	r3, #15
 80032e8:	d916      	bls.n	8003318 <UART_SetConfig+0x3fc>
 80032ea:	6a3b      	ldr	r3, [r7, #32]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032f0:	d212      	bcs.n	8003318 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	f023 030f 	bic.w	r3, r3, #15
 80032fa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	085b      	lsrs	r3, r3, #1
 8003300:	b29b      	uxth	r3, r3
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	b29a      	uxth	r2, r3
 8003308:	8bfb      	ldrh	r3, [r7, #30]
 800330a:	4313      	orrs	r3, r2
 800330c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	8bfa      	ldrh	r2, [r7, #30]
 8003314:	60da      	str	r2, [r3, #12]
 8003316:	e05b      	b.n	80033d0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800331e:	e057      	b.n	80033d0 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003320:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003324:	2b08      	cmp	r3, #8
 8003326:	d828      	bhi.n	800337a <UART_SetConfig+0x45e>
 8003328:	a201      	add	r2, pc, #4	@ (adr r2, 8003330 <UART_SetConfig+0x414>)
 800332a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800332e:	bf00      	nop
 8003330:	08003355 	.word	0x08003355
 8003334:	0800335d 	.word	0x0800335d
 8003338:	08003365 	.word	0x08003365
 800333c:	0800337b 	.word	0x0800337b
 8003340:	0800336b 	.word	0x0800336b
 8003344:	0800337b 	.word	0x0800337b
 8003348:	0800337b 	.word	0x0800337b
 800334c:	0800337b 	.word	0x0800337b
 8003350:	08003373 	.word	0x08003373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003354:	f7fe fed2 	bl	80020fc <HAL_RCC_GetPCLK1Freq>
 8003358:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800335a:	e014      	b.n	8003386 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800335c:	f7fe fee0 	bl	8002120 <HAL_RCC_GetPCLK2Freq>
 8003360:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003362:	e010      	b.n	8003386 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003364:	4b26      	ldr	r3, [pc, #152]	@ (8003400 <UART_SetConfig+0x4e4>)
 8003366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003368:	e00d      	b.n	8003386 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800336a:	f7fe fe13 	bl	8001f94 <HAL_RCC_GetSysClockFreq>
 800336e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003370:	e009      	b.n	8003386 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003376:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003378:	e005      	b.n	8003386 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003384:	bf00      	nop
    }

    if (pclk != 0U)
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	2b00      	cmp	r3, #0
 800338a:	d021      	beq.n	80033d0 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	4a1a      	ldr	r2, [pc, #104]	@ (80033fc <UART_SetConfig+0x4e0>)
 8003392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003396:	461a      	mov	r2, r3
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	fbb3 f2f2 	udiv	r2, r3, r2
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	085b      	lsrs	r3, r3, #1
 80033a4:	441a      	add	r2, r3
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033b0:	6a3b      	ldr	r3, [r7, #32]
 80033b2:	2b0f      	cmp	r3, #15
 80033b4:	d909      	bls.n	80033ca <UART_SetConfig+0x4ae>
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033bc:	d205      	bcs.n	80033ca <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	60da      	str	r2, [r3, #12]
 80033c8:	e002      	b.n	80033d0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2201      	movs	r2, #1
 80033dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	2200      	movs	r2, #0
 80033e4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2200      	movs	r2, #0
 80033ea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80033ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3730      	adds	r7, #48	@ 0x30
 80033f4:	46bd      	mov	sp, r7
 80033f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033fa:	bf00      	nop
 80033fc:	080043bc 	.word	0x080043bc
 8003400:	00f42400 	.word	0x00f42400

08003404 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	430a      	orrs	r2, r1
 800344e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00a      	beq.n	8003494 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003498:	f003 0310 	and.w	r3, r3, #16
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ba:	f003 0320 	and.w	r3, r3, #32
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d01a      	beq.n	800351a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003502:	d10a      	bne.n	800351a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00a      	beq.n	800353c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	605a      	str	r2, [r3, #4]
  }
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	bc80      	pop	{r7}
 8003544:	4770      	bx	lr

08003546 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b086      	sub	sp, #24
 800354a:	af02      	add	r7, sp, #8
 800354c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003556:	f7fd fb5d 	bl	8000c14 <HAL_GetTick>
 800355a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b08      	cmp	r3, #8
 8003568:	d10e      	bne.n	8003588 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800356a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f832 	bl	80035e2 <UART_WaitOnFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e028      	b.n	80035da <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0304 	and.w	r3, r3, #4
 8003592:	2b04      	cmp	r3, #4
 8003594:	d10e      	bne.n	80035b4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003596:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f81c 	bl	80035e2 <UART_WaitOnFlagUntilTimeout>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e012      	b.n	80035da <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2220      	movs	r2, #32
 80035b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b09c      	sub	sp, #112	@ 0x70
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	60f8      	str	r0, [r7, #12]
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	603b      	str	r3, [r7, #0]
 80035ee:	4613      	mov	r3, r2
 80035f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035f2:	e0a9      	b.n	8003748 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035fa:	f000 80a5 	beq.w	8003748 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035fe:	f7fd fb09 	bl	8000c14 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800360a:	429a      	cmp	r2, r3
 800360c:	d302      	bcc.n	8003614 <UART_WaitOnFlagUntilTimeout+0x32>
 800360e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003610:	2b00      	cmp	r3, #0
 8003612:	d140      	bne.n	8003696 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800361c:	e853 3f00 	ldrex	r3, [r3]
 8003620:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003624:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003628:	667b      	str	r3, [r7, #100]	@ 0x64
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003632:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003634:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003636:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003638:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800363a:	e841 2300 	strex	r3, r2, [r1]
 800363e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8003640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1e6      	bne.n	8003614 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	3308      	adds	r3, #8
 800364c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003650:	e853 3f00 	ldrex	r3, [r3]
 8003654:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003658:	f023 0301 	bic.w	r3, r3, #1
 800365c:	663b      	str	r3, [r7, #96]	@ 0x60
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	3308      	adds	r3, #8
 8003664:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003666:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003668:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800366c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800366e:	e841 2300 	strex	r3, r2, [r1]
 8003672:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1e5      	bne.n	8003646 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2220      	movs	r2, #32
 800367e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2220      	movs	r2, #32
 8003686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e069      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d051      	beq.n	8003748 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036b2:	d149      	bne.n	8003748 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c6:	e853 3f00 	ldrex	r3, [r3]
 80036ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80036d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	461a      	mov	r2, r3
 80036da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80036de:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036e4:	e841 2300 	strex	r3, r2, [r1]
 80036e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80036ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d1e6      	bne.n	80036be <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3308      	adds	r3, #8
 80036f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	e853 3f00 	ldrex	r3, [r3]
 80036fe:	613b      	str	r3, [r7, #16]
   return(result);
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	f023 0301 	bic.w	r3, r3, #1
 8003706:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	3308      	adds	r3, #8
 800370e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003710:	623a      	str	r2, [r7, #32]
 8003712:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003714:	69f9      	ldr	r1, [r7, #28]
 8003716:	6a3a      	ldr	r2, [r7, #32]
 8003718:	e841 2300 	strex	r3, r2, [r1]
 800371c:	61bb      	str	r3, [r7, #24]
   return(result);
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1e5      	bne.n	80036f0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2220      	movs	r2, #32
 8003728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2220      	movs	r2, #32
 8003730:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2220      	movs	r2, #32
 8003738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e010      	b.n	800376a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	69da      	ldr	r2, [r3, #28]
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	4013      	ands	r3, r2
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	429a      	cmp	r2, r3
 8003756:	bf0c      	ite	eq
 8003758:	2301      	moveq	r3, #1
 800375a:	2300      	movne	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	461a      	mov	r2, r3
 8003760:	79fb      	ldrb	r3, [r7, #7]
 8003762:	429a      	cmp	r2, r3
 8003764:	f43f af46 	beq.w	80035f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3770      	adds	r7, #112	@ 0x70
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003772:	b480      	push	{r7}
 8003774:	b085      	sub	sp, #20
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003780:	2b01      	cmp	r3, #1
 8003782:	d101      	bne.n	8003788 <HAL_UARTEx_DisableFifoMode+0x16>
 8003784:	2302      	movs	r3, #2
 8003786:	e027      	b.n	80037d8 <HAL_UARTEx_DisableFifoMode+0x66>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2224      	movs	r2, #36	@ 0x24
 8003794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0201 	bic.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80037b6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	bc80      	pop	{r7}
 80037e0:	4770      	bx	lr

080037e2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b084      	sub	sp, #16
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
 80037ea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d101      	bne.n	80037fa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80037f6:	2302      	movs	r3, #2
 80037f8:	e02d      	b.n	8003856 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2201      	movs	r2, #1
 80037fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2224      	movs	r2, #36	@ 0x24
 8003806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0201 	bic.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	430a      	orrs	r2, r1
 8003834:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f850 	bl	80038dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b084      	sub	sp, #16
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003872:	2302      	movs	r3, #2
 8003874:	e02d      	b.n	80038d2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2224      	movs	r2, #36	@ 0x24
 8003882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0201 	bic.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	683a      	ldr	r2, [r7, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f812 	bl	80038dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d108      	bne.n	80038fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80038fc:	e031      	b.n	8003962 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80038fe:	2308      	movs	r3, #8
 8003900:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003902:	2308      	movs	r3, #8
 8003904:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	0e5b      	lsrs	r3, r3, #25
 800390e:	b2db      	uxtb	r3, r3
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	0f5b      	lsrs	r3, r3, #29
 800391e:	b2db      	uxtb	r3, r3
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003926:	7bbb      	ldrb	r3, [r7, #14]
 8003928:	7b3a      	ldrb	r2, [r7, #12]
 800392a:	4910      	ldr	r1, [pc, #64]	@ (800396c <UARTEx_SetNbDataToProcess+0x90>)
 800392c:	5c8a      	ldrb	r2, [r1, r2]
 800392e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003932:	7b3a      	ldrb	r2, [r7, #12]
 8003934:	490e      	ldr	r1, [pc, #56]	@ (8003970 <UARTEx_SetNbDataToProcess+0x94>)
 8003936:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003938:	fb93 f3f2 	sdiv	r3, r3, r2
 800393c:	b29a      	uxth	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003944:	7bfb      	ldrb	r3, [r7, #15]
 8003946:	7b7a      	ldrb	r2, [r7, #13]
 8003948:	4908      	ldr	r1, [pc, #32]	@ (800396c <UARTEx_SetNbDataToProcess+0x90>)
 800394a:	5c8a      	ldrb	r2, [r1, r2]
 800394c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003950:	7b7a      	ldrb	r2, [r7, #13]
 8003952:	4907      	ldr	r1, [pc, #28]	@ (8003970 <UARTEx_SetNbDataToProcess+0x94>)
 8003954:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003956:	fb93 f3f2 	sdiv	r3, r3, r2
 800395a:	b29a      	uxth	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr
 800396c:	080043d4 	.word	0x080043d4
 8003970:	080043dc 	.word	0x080043dc

08003974 <siprintf>:
 8003974:	b40e      	push	{r1, r2, r3}
 8003976:	b500      	push	{lr}
 8003978:	b09c      	sub	sp, #112	@ 0x70
 800397a:	ab1d      	add	r3, sp, #116	@ 0x74
 800397c:	9002      	str	r0, [sp, #8]
 800397e:	9006      	str	r0, [sp, #24]
 8003980:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003984:	4809      	ldr	r0, [pc, #36]	@ (80039ac <siprintf+0x38>)
 8003986:	9107      	str	r1, [sp, #28]
 8003988:	9104      	str	r1, [sp, #16]
 800398a:	4909      	ldr	r1, [pc, #36]	@ (80039b0 <siprintf+0x3c>)
 800398c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003990:	9105      	str	r1, [sp, #20]
 8003992:	6800      	ldr	r0, [r0, #0]
 8003994:	9301      	str	r3, [sp, #4]
 8003996:	a902      	add	r1, sp, #8
 8003998:	f000 f994 	bl	8003cc4 <_svfiprintf_r>
 800399c:	9b02      	ldr	r3, [sp, #8]
 800399e:	2200      	movs	r2, #0
 80039a0:	701a      	strb	r2, [r3, #0]
 80039a2:	b01c      	add	sp, #112	@ 0x70
 80039a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80039a8:	b003      	add	sp, #12
 80039aa:	4770      	bx	lr
 80039ac:	2000000c 	.word	0x2000000c
 80039b0:	ffff0208 	.word	0xffff0208

080039b4 <memset>:
 80039b4:	4402      	add	r2, r0
 80039b6:	4603      	mov	r3, r0
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d100      	bne.n	80039be <memset+0xa>
 80039bc:	4770      	bx	lr
 80039be:	f803 1b01 	strb.w	r1, [r3], #1
 80039c2:	e7f9      	b.n	80039b8 <memset+0x4>

080039c4 <__errno>:
 80039c4:	4b01      	ldr	r3, [pc, #4]	@ (80039cc <__errno+0x8>)
 80039c6:	6818      	ldr	r0, [r3, #0]
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	2000000c 	.word	0x2000000c

080039d0 <__libc_init_array>:
 80039d0:	b570      	push	{r4, r5, r6, lr}
 80039d2:	4d0d      	ldr	r5, [pc, #52]	@ (8003a08 <__libc_init_array+0x38>)
 80039d4:	4c0d      	ldr	r4, [pc, #52]	@ (8003a0c <__libc_init_array+0x3c>)
 80039d6:	1b64      	subs	r4, r4, r5
 80039d8:	10a4      	asrs	r4, r4, #2
 80039da:	2600      	movs	r6, #0
 80039dc:	42a6      	cmp	r6, r4
 80039de:	d109      	bne.n	80039f4 <__libc_init_array+0x24>
 80039e0:	4d0b      	ldr	r5, [pc, #44]	@ (8003a10 <__libc_init_array+0x40>)
 80039e2:	4c0c      	ldr	r4, [pc, #48]	@ (8003a14 <__libc_init_array+0x44>)
 80039e4:	f000 fc66 	bl	80042b4 <_init>
 80039e8:	1b64      	subs	r4, r4, r5
 80039ea:	10a4      	asrs	r4, r4, #2
 80039ec:	2600      	movs	r6, #0
 80039ee:	42a6      	cmp	r6, r4
 80039f0:	d105      	bne.n	80039fe <__libc_init_array+0x2e>
 80039f2:	bd70      	pop	{r4, r5, r6, pc}
 80039f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f8:	4798      	blx	r3
 80039fa:	3601      	adds	r6, #1
 80039fc:	e7ee      	b.n	80039dc <__libc_init_array+0xc>
 80039fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a02:	4798      	blx	r3
 8003a04:	3601      	adds	r6, #1
 8003a06:	e7f2      	b.n	80039ee <__libc_init_array+0x1e>
 8003a08:	08004420 	.word	0x08004420
 8003a0c:	08004420 	.word	0x08004420
 8003a10:	08004420 	.word	0x08004420
 8003a14:	08004424 	.word	0x08004424

08003a18 <__retarget_lock_acquire_recursive>:
 8003a18:	4770      	bx	lr

08003a1a <__retarget_lock_release_recursive>:
 8003a1a:	4770      	bx	lr

08003a1c <_free_r>:
 8003a1c:	b538      	push	{r3, r4, r5, lr}
 8003a1e:	4605      	mov	r5, r0
 8003a20:	2900      	cmp	r1, #0
 8003a22:	d041      	beq.n	8003aa8 <_free_r+0x8c>
 8003a24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a28:	1f0c      	subs	r4, r1, #4
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	bfb8      	it	lt
 8003a2e:	18e4      	addlt	r4, r4, r3
 8003a30:	f000 f8e0 	bl	8003bf4 <__malloc_lock>
 8003a34:	4a1d      	ldr	r2, [pc, #116]	@ (8003aac <_free_r+0x90>)
 8003a36:	6813      	ldr	r3, [r2, #0]
 8003a38:	b933      	cbnz	r3, 8003a48 <_free_r+0x2c>
 8003a3a:	6063      	str	r3, [r4, #4]
 8003a3c:	6014      	str	r4, [r2, #0]
 8003a3e:	4628      	mov	r0, r5
 8003a40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a44:	f000 b8dc 	b.w	8003c00 <__malloc_unlock>
 8003a48:	42a3      	cmp	r3, r4
 8003a4a:	d908      	bls.n	8003a5e <_free_r+0x42>
 8003a4c:	6820      	ldr	r0, [r4, #0]
 8003a4e:	1821      	adds	r1, r4, r0
 8003a50:	428b      	cmp	r3, r1
 8003a52:	bf01      	itttt	eq
 8003a54:	6819      	ldreq	r1, [r3, #0]
 8003a56:	685b      	ldreq	r3, [r3, #4]
 8003a58:	1809      	addeq	r1, r1, r0
 8003a5a:	6021      	streq	r1, [r4, #0]
 8003a5c:	e7ed      	b.n	8003a3a <_free_r+0x1e>
 8003a5e:	461a      	mov	r2, r3
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	b10b      	cbz	r3, 8003a68 <_free_r+0x4c>
 8003a64:	42a3      	cmp	r3, r4
 8003a66:	d9fa      	bls.n	8003a5e <_free_r+0x42>
 8003a68:	6811      	ldr	r1, [r2, #0]
 8003a6a:	1850      	adds	r0, r2, r1
 8003a6c:	42a0      	cmp	r0, r4
 8003a6e:	d10b      	bne.n	8003a88 <_free_r+0x6c>
 8003a70:	6820      	ldr	r0, [r4, #0]
 8003a72:	4401      	add	r1, r0
 8003a74:	1850      	adds	r0, r2, r1
 8003a76:	4283      	cmp	r3, r0
 8003a78:	6011      	str	r1, [r2, #0]
 8003a7a:	d1e0      	bne.n	8003a3e <_free_r+0x22>
 8003a7c:	6818      	ldr	r0, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	6053      	str	r3, [r2, #4]
 8003a82:	4408      	add	r0, r1
 8003a84:	6010      	str	r0, [r2, #0]
 8003a86:	e7da      	b.n	8003a3e <_free_r+0x22>
 8003a88:	d902      	bls.n	8003a90 <_free_r+0x74>
 8003a8a:	230c      	movs	r3, #12
 8003a8c:	602b      	str	r3, [r5, #0]
 8003a8e:	e7d6      	b.n	8003a3e <_free_r+0x22>
 8003a90:	6820      	ldr	r0, [r4, #0]
 8003a92:	1821      	adds	r1, r4, r0
 8003a94:	428b      	cmp	r3, r1
 8003a96:	bf04      	itt	eq
 8003a98:	6819      	ldreq	r1, [r3, #0]
 8003a9a:	685b      	ldreq	r3, [r3, #4]
 8003a9c:	6063      	str	r3, [r4, #4]
 8003a9e:	bf04      	itt	eq
 8003aa0:	1809      	addeq	r1, r1, r0
 8003aa2:	6021      	streq	r1, [r4, #0]
 8003aa4:	6054      	str	r4, [r2, #4]
 8003aa6:	e7ca      	b.n	8003a3e <_free_r+0x22>
 8003aa8:	bd38      	pop	{r3, r4, r5, pc}
 8003aaa:	bf00      	nop
 8003aac:	2000026c 	.word	0x2000026c

08003ab0 <sbrk_aligned>:
 8003ab0:	b570      	push	{r4, r5, r6, lr}
 8003ab2:	4e0f      	ldr	r6, [pc, #60]	@ (8003af0 <sbrk_aligned+0x40>)
 8003ab4:	460c      	mov	r4, r1
 8003ab6:	6831      	ldr	r1, [r6, #0]
 8003ab8:	4605      	mov	r5, r0
 8003aba:	b911      	cbnz	r1, 8003ac2 <sbrk_aligned+0x12>
 8003abc:	f000 fba6 	bl	800420c <_sbrk_r>
 8003ac0:	6030      	str	r0, [r6, #0]
 8003ac2:	4621      	mov	r1, r4
 8003ac4:	4628      	mov	r0, r5
 8003ac6:	f000 fba1 	bl	800420c <_sbrk_r>
 8003aca:	1c43      	adds	r3, r0, #1
 8003acc:	d103      	bne.n	8003ad6 <sbrk_aligned+0x26>
 8003ace:	f04f 34ff 	mov.w	r4, #4294967295
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	bd70      	pop	{r4, r5, r6, pc}
 8003ad6:	1cc4      	adds	r4, r0, #3
 8003ad8:	f024 0403 	bic.w	r4, r4, #3
 8003adc:	42a0      	cmp	r0, r4
 8003ade:	d0f8      	beq.n	8003ad2 <sbrk_aligned+0x22>
 8003ae0:	1a21      	subs	r1, r4, r0
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	f000 fb92 	bl	800420c <_sbrk_r>
 8003ae8:	3001      	adds	r0, #1
 8003aea:	d1f2      	bne.n	8003ad2 <sbrk_aligned+0x22>
 8003aec:	e7ef      	b.n	8003ace <sbrk_aligned+0x1e>
 8003aee:	bf00      	nop
 8003af0:	20000268 	.word	0x20000268

08003af4 <_malloc_r>:
 8003af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003af8:	1ccd      	adds	r5, r1, #3
 8003afa:	f025 0503 	bic.w	r5, r5, #3
 8003afe:	3508      	adds	r5, #8
 8003b00:	2d0c      	cmp	r5, #12
 8003b02:	bf38      	it	cc
 8003b04:	250c      	movcc	r5, #12
 8003b06:	2d00      	cmp	r5, #0
 8003b08:	4606      	mov	r6, r0
 8003b0a:	db01      	blt.n	8003b10 <_malloc_r+0x1c>
 8003b0c:	42a9      	cmp	r1, r5
 8003b0e:	d904      	bls.n	8003b1a <_malloc_r+0x26>
 8003b10:	230c      	movs	r3, #12
 8003b12:	6033      	str	r3, [r6, #0]
 8003b14:	2000      	movs	r0, #0
 8003b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003bf0 <_malloc_r+0xfc>
 8003b1e:	f000 f869 	bl	8003bf4 <__malloc_lock>
 8003b22:	f8d8 3000 	ldr.w	r3, [r8]
 8003b26:	461c      	mov	r4, r3
 8003b28:	bb44      	cbnz	r4, 8003b7c <_malloc_r+0x88>
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	4630      	mov	r0, r6
 8003b2e:	f7ff ffbf 	bl	8003ab0 <sbrk_aligned>
 8003b32:	1c43      	adds	r3, r0, #1
 8003b34:	4604      	mov	r4, r0
 8003b36:	d158      	bne.n	8003bea <_malloc_r+0xf6>
 8003b38:	f8d8 4000 	ldr.w	r4, [r8]
 8003b3c:	4627      	mov	r7, r4
 8003b3e:	2f00      	cmp	r7, #0
 8003b40:	d143      	bne.n	8003bca <_malloc_r+0xd6>
 8003b42:	2c00      	cmp	r4, #0
 8003b44:	d04b      	beq.n	8003bde <_malloc_r+0xea>
 8003b46:	6823      	ldr	r3, [r4, #0]
 8003b48:	4639      	mov	r1, r7
 8003b4a:	4630      	mov	r0, r6
 8003b4c:	eb04 0903 	add.w	r9, r4, r3
 8003b50:	f000 fb5c 	bl	800420c <_sbrk_r>
 8003b54:	4581      	cmp	r9, r0
 8003b56:	d142      	bne.n	8003bde <_malloc_r+0xea>
 8003b58:	6821      	ldr	r1, [r4, #0]
 8003b5a:	1a6d      	subs	r5, r5, r1
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	4630      	mov	r0, r6
 8003b60:	f7ff ffa6 	bl	8003ab0 <sbrk_aligned>
 8003b64:	3001      	adds	r0, #1
 8003b66:	d03a      	beq.n	8003bde <_malloc_r+0xea>
 8003b68:	6823      	ldr	r3, [r4, #0]
 8003b6a:	442b      	add	r3, r5
 8003b6c:	6023      	str	r3, [r4, #0]
 8003b6e:	f8d8 3000 	ldr.w	r3, [r8]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	bb62      	cbnz	r2, 8003bd0 <_malloc_r+0xdc>
 8003b76:	f8c8 7000 	str.w	r7, [r8]
 8003b7a:	e00f      	b.n	8003b9c <_malloc_r+0xa8>
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	1b52      	subs	r2, r2, r5
 8003b80:	d420      	bmi.n	8003bc4 <_malloc_r+0xd0>
 8003b82:	2a0b      	cmp	r2, #11
 8003b84:	d917      	bls.n	8003bb6 <_malloc_r+0xc2>
 8003b86:	1961      	adds	r1, r4, r5
 8003b88:	42a3      	cmp	r3, r4
 8003b8a:	6025      	str	r5, [r4, #0]
 8003b8c:	bf18      	it	ne
 8003b8e:	6059      	strne	r1, [r3, #4]
 8003b90:	6863      	ldr	r3, [r4, #4]
 8003b92:	bf08      	it	eq
 8003b94:	f8c8 1000 	streq.w	r1, [r8]
 8003b98:	5162      	str	r2, [r4, r5]
 8003b9a:	604b      	str	r3, [r1, #4]
 8003b9c:	4630      	mov	r0, r6
 8003b9e:	f000 f82f 	bl	8003c00 <__malloc_unlock>
 8003ba2:	f104 000b 	add.w	r0, r4, #11
 8003ba6:	1d23      	adds	r3, r4, #4
 8003ba8:	f020 0007 	bic.w	r0, r0, #7
 8003bac:	1ac2      	subs	r2, r0, r3
 8003bae:	bf1c      	itt	ne
 8003bb0:	1a1b      	subne	r3, r3, r0
 8003bb2:	50a3      	strne	r3, [r4, r2]
 8003bb4:	e7af      	b.n	8003b16 <_malloc_r+0x22>
 8003bb6:	6862      	ldr	r2, [r4, #4]
 8003bb8:	42a3      	cmp	r3, r4
 8003bba:	bf0c      	ite	eq
 8003bbc:	f8c8 2000 	streq.w	r2, [r8]
 8003bc0:	605a      	strne	r2, [r3, #4]
 8003bc2:	e7eb      	b.n	8003b9c <_malloc_r+0xa8>
 8003bc4:	4623      	mov	r3, r4
 8003bc6:	6864      	ldr	r4, [r4, #4]
 8003bc8:	e7ae      	b.n	8003b28 <_malloc_r+0x34>
 8003bca:	463c      	mov	r4, r7
 8003bcc:	687f      	ldr	r7, [r7, #4]
 8003bce:	e7b6      	b.n	8003b3e <_malloc_r+0x4a>
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	42a3      	cmp	r3, r4
 8003bd6:	d1fb      	bne.n	8003bd0 <_malloc_r+0xdc>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	6053      	str	r3, [r2, #4]
 8003bdc:	e7de      	b.n	8003b9c <_malloc_r+0xa8>
 8003bde:	230c      	movs	r3, #12
 8003be0:	6033      	str	r3, [r6, #0]
 8003be2:	4630      	mov	r0, r6
 8003be4:	f000 f80c 	bl	8003c00 <__malloc_unlock>
 8003be8:	e794      	b.n	8003b14 <_malloc_r+0x20>
 8003bea:	6005      	str	r5, [r0, #0]
 8003bec:	e7d6      	b.n	8003b9c <_malloc_r+0xa8>
 8003bee:	bf00      	nop
 8003bf0:	2000026c 	.word	0x2000026c

08003bf4 <__malloc_lock>:
 8003bf4:	4801      	ldr	r0, [pc, #4]	@ (8003bfc <__malloc_lock+0x8>)
 8003bf6:	f7ff bf0f 	b.w	8003a18 <__retarget_lock_acquire_recursive>
 8003bfa:	bf00      	nop
 8003bfc:	20000264 	.word	0x20000264

08003c00 <__malloc_unlock>:
 8003c00:	4801      	ldr	r0, [pc, #4]	@ (8003c08 <__malloc_unlock+0x8>)
 8003c02:	f7ff bf0a 	b.w	8003a1a <__retarget_lock_release_recursive>
 8003c06:	bf00      	nop
 8003c08:	20000264 	.word	0x20000264

08003c0c <__ssputs_r>:
 8003c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c10:	688e      	ldr	r6, [r1, #8]
 8003c12:	461f      	mov	r7, r3
 8003c14:	42be      	cmp	r6, r7
 8003c16:	680b      	ldr	r3, [r1, #0]
 8003c18:	4682      	mov	sl, r0
 8003c1a:	460c      	mov	r4, r1
 8003c1c:	4690      	mov	r8, r2
 8003c1e:	d82d      	bhi.n	8003c7c <__ssputs_r+0x70>
 8003c20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003c28:	d026      	beq.n	8003c78 <__ssputs_r+0x6c>
 8003c2a:	6965      	ldr	r5, [r4, #20]
 8003c2c:	6909      	ldr	r1, [r1, #16]
 8003c2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c32:	eba3 0901 	sub.w	r9, r3, r1
 8003c36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c3a:	1c7b      	adds	r3, r7, #1
 8003c3c:	444b      	add	r3, r9
 8003c3e:	106d      	asrs	r5, r5, #1
 8003c40:	429d      	cmp	r5, r3
 8003c42:	bf38      	it	cc
 8003c44:	461d      	movcc	r5, r3
 8003c46:	0553      	lsls	r3, r2, #21
 8003c48:	d527      	bpl.n	8003c9a <__ssputs_r+0x8e>
 8003c4a:	4629      	mov	r1, r5
 8003c4c:	f7ff ff52 	bl	8003af4 <_malloc_r>
 8003c50:	4606      	mov	r6, r0
 8003c52:	b360      	cbz	r0, 8003cae <__ssputs_r+0xa2>
 8003c54:	6921      	ldr	r1, [r4, #16]
 8003c56:	464a      	mov	r2, r9
 8003c58:	f000 fae8 	bl	800422c <memcpy>
 8003c5c:	89a3      	ldrh	r3, [r4, #12]
 8003c5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c66:	81a3      	strh	r3, [r4, #12]
 8003c68:	6126      	str	r6, [r4, #16]
 8003c6a:	6165      	str	r5, [r4, #20]
 8003c6c:	444e      	add	r6, r9
 8003c6e:	eba5 0509 	sub.w	r5, r5, r9
 8003c72:	6026      	str	r6, [r4, #0]
 8003c74:	60a5      	str	r5, [r4, #8]
 8003c76:	463e      	mov	r6, r7
 8003c78:	42be      	cmp	r6, r7
 8003c7a:	d900      	bls.n	8003c7e <__ssputs_r+0x72>
 8003c7c:	463e      	mov	r6, r7
 8003c7e:	6820      	ldr	r0, [r4, #0]
 8003c80:	4632      	mov	r2, r6
 8003c82:	4641      	mov	r1, r8
 8003c84:	f000 faa8 	bl	80041d8 <memmove>
 8003c88:	68a3      	ldr	r3, [r4, #8]
 8003c8a:	1b9b      	subs	r3, r3, r6
 8003c8c:	60a3      	str	r3, [r4, #8]
 8003c8e:	6823      	ldr	r3, [r4, #0]
 8003c90:	4433      	add	r3, r6
 8003c92:	6023      	str	r3, [r4, #0]
 8003c94:	2000      	movs	r0, #0
 8003c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c9a:	462a      	mov	r2, r5
 8003c9c:	f000 fad4 	bl	8004248 <_realloc_r>
 8003ca0:	4606      	mov	r6, r0
 8003ca2:	2800      	cmp	r0, #0
 8003ca4:	d1e0      	bne.n	8003c68 <__ssputs_r+0x5c>
 8003ca6:	6921      	ldr	r1, [r4, #16]
 8003ca8:	4650      	mov	r0, sl
 8003caa:	f7ff feb7 	bl	8003a1c <_free_r>
 8003cae:	230c      	movs	r3, #12
 8003cb0:	f8ca 3000 	str.w	r3, [sl]
 8003cb4:	89a3      	ldrh	r3, [r4, #12]
 8003cb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cba:	81a3      	strh	r3, [r4, #12]
 8003cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc0:	e7e9      	b.n	8003c96 <__ssputs_r+0x8a>
	...

08003cc4 <_svfiprintf_r>:
 8003cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc8:	4698      	mov	r8, r3
 8003cca:	898b      	ldrh	r3, [r1, #12]
 8003ccc:	061b      	lsls	r3, r3, #24
 8003cce:	b09d      	sub	sp, #116	@ 0x74
 8003cd0:	4607      	mov	r7, r0
 8003cd2:	460d      	mov	r5, r1
 8003cd4:	4614      	mov	r4, r2
 8003cd6:	d510      	bpl.n	8003cfa <_svfiprintf_r+0x36>
 8003cd8:	690b      	ldr	r3, [r1, #16]
 8003cda:	b973      	cbnz	r3, 8003cfa <_svfiprintf_r+0x36>
 8003cdc:	2140      	movs	r1, #64	@ 0x40
 8003cde:	f7ff ff09 	bl	8003af4 <_malloc_r>
 8003ce2:	6028      	str	r0, [r5, #0]
 8003ce4:	6128      	str	r0, [r5, #16]
 8003ce6:	b930      	cbnz	r0, 8003cf6 <_svfiprintf_r+0x32>
 8003ce8:	230c      	movs	r3, #12
 8003cea:	603b      	str	r3, [r7, #0]
 8003cec:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf0:	b01d      	add	sp, #116	@ 0x74
 8003cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cf6:	2340      	movs	r3, #64	@ 0x40
 8003cf8:	616b      	str	r3, [r5, #20]
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cfe:	2320      	movs	r3, #32
 8003d00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003d04:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d08:	2330      	movs	r3, #48	@ 0x30
 8003d0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003ea8 <_svfiprintf_r+0x1e4>
 8003d0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003d12:	f04f 0901 	mov.w	r9, #1
 8003d16:	4623      	mov	r3, r4
 8003d18:	469a      	mov	sl, r3
 8003d1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d1e:	b10a      	cbz	r2, 8003d24 <_svfiprintf_r+0x60>
 8003d20:	2a25      	cmp	r2, #37	@ 0x25
 8003d22:	d1f9      	bne.n	8003d18 <_svfiprintf_r+0x54>
 8003d24:	ebba 0b04 	subs.w	fp, sl, r4
 8003d28:	d00b      	beq.n	8003d42 <_svfiprintf_r+0x7e>
 8003d2a:	465b      	mov	r3, fp
 8003d2c:	4622      	mov	r2, r4
 8003d2e:	4629      	mov	r1, r5
 8003d30:	4638      	mov	r0, r7
 8003d32:	f7ff ff6b 	bl	8003c0c <__ssputs_r>
 8003d36:	3001      	adds	r0, #1
 8003d38:	f000 80a7 	beq.w	8003e8a <_svfiprintf_r+0x1c6>
 8003d3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d3e:	445a      	add	r2, fp
 8003d40:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d42:	f89a 3000 	ldrb.w	r3, [sl]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 809f 	beq.w	8003e8a <_svfiprintf_r+0x1c6>
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d56:	f10a 0a01 	add.w	sl, sl, #1
 8003d5a:	9304      	str	r3, [sp, #16]
 8003d5c:	9307      	str	r3, [sp, #28]
 8003d5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d62:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d64:	4654      	mov	r4, sl
 8003d66:	2205      	movs	r2, #5
 8003d68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d6c:	484e      	ldr	r0, [pc, #312]	@ (8003ea8 <_svfiprintf_r+0x1e4>)
 8003d6e:	f7fc fa07 	bl	8000180 <memchr>
 8003d72:	9a04      	ldr	r2, [sp, #16]
 8003d74:	b9d8      	cbnz	r0, 8003dae <_svfiprintf_r+0xea>
 8003d76:	06d0      	lsls	r0, r2, #27
 8003d78:	bf44      	itt	mi
 8003d7a:	2320      	movmi	r3, #32
 8003d7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d80:	0711      	lsls	r1, r2, #28
 8003d82:	bf44      	itt	mi
 8003d84:	232b      	movmi	r3, #43	@ 0x2b
 8003d86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d8a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d90:	d015      	beq.n	8003dbe <_svfiprintf_r+0xfa>
 8003d92:	9a07      	ldr	r2, [sp, #28]
 8003d94:	4654      	mov	r4, sl
 8003d96:	2000      	movs	r0, #0
 8003d98:	f04f 0c0a 	mov.w	ip, #10
 8003d9c:	4621      	mov	r1, r4
 8003d9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003da2:	3b30      	subs	r3, #48	@ 0x30
 8003da4:	2b09      	cmp	r3, #9
 8003da6:	d94b      	bls.n	8003e40 <_svfiprintf_r+0x17c>
 8003da8:	b1b0      	cbz	r0, 8003dd8 <_svfiprintf_r+0x114>
 8003daa:	9207      	str	r2, [sp, #28]
 8003dac:	e014      	b.n	8003dd8 <_svfiprintf_r+0x114>
 8003dae:	eba0 0308 	sub.w	r3, r0, r8
 8003db2:	fa09 f303 	lsl.w	r3, r9, r3
 8003db6:	4313      	orrs	r3, r2
 8003db8:	9304      	str	r3, [sp, #16]
 8003dba:	46a2      	mov	sl, r4
 8003dbc:	e7d2      	b.n	8003d64 <_svfiprintf_r+0xa0>
 8003dbe:	9b03      	ldr	r3, [sp, #12]
 8003dc0:	1d19      	adds	r1, r3, #4
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	9103      	str	r1, [sp, #12]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	bfbb      	ittet	lt
 8003dca:	425b      	neglt	r3, r3
 8003dcc:	f042 0202 	orrlt.w	r2, r2, #2
 8003dd0:	9307      	strge	r3, [sp, #28]
 8003dd2:	9307      	strlt	r3, [sp, #28]
 8003dd4:	bfb8      	it	lt
 8003dd6:	9204      	strlt	r2, [sp, #16]
 8003dd8:	7823      	ldrb	r3, [r4, #0]
 8003dda:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ddc:	d10a      	bne.n	8003df4 <_svfiprintf_r+0x130>
 8003dde:	7863      	ldrb	r3, [r4, #1]
 8003de0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003de2:	d132      	bne.n	8003e4a <_svfiprintf_r+0x186>
 8003de4:	9b03      	ldr	r3, [sp, #12]
 8003de6:	1d1a      	adds	r2, r3, #4
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	9203      	str	r2, [sp, #12]
 8003dec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003df0:	3402      	adds	r4, #2
 8003df2:	9305      	str	r3, [sp, #20]
 8003df4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003eac <_svfiprintf_r+0x1e8>
 8003df8:	7821      	ldrb	r1, [r4, #0]
 8003dfa:	2203      	movs	r2, #3
 8003dfc:	4650      	mov	r0, sl
 8003dfe:	f7fc f9bf 	bl	8000180 <memchr>
 8003e02:	b138      	cbz	r0, 8003e14 <_svfiprintf_r+0x150>
 8003e04:	9b04      	ldr	r3, [sp, #16]
 8003e06:	eba0 000a 	sub.w	r0, r0, sl
 8003e0a:	2240      	movs	r2, #64	@ 0x40
 8003e0c:	4082      	lsls	r2, r0
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	3401      	adds	r4, #1
 8003e12:	9304      	str	r3, [sp, #16]
 8003e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e18:	4825      	ldr	r0, [pc, #148]	@ (8003eb0 <_svfiprintf_r+0x1ec>)
 8003e1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e1e:	2206      	movs	r2, #6
 8003e20:	f7fc f9ae 	bl	8000180 <memchr>
 8003e24:	2800      	cmp	r0, #0
 8003e26:	d036      	beq.n	8003e96 <_svfiprintf_r+0x1d2>
 8003e28:	4b22      	ldr	r3, [pc, #136]	@ (8003eb4 <_svfiprintf_r+0x1f0>)
 8003e2a:	bb1b      	cbnz	r3, 8003e74 <_svfiprintf_r+0x1b0>
 8003e2c:	9b03      	ldr	r3, [sp, #12]
 8003e2e:	3307      	adds	r3, #7
 8003e30:	f023 0307 	bic.w	r3, r3, #7
 8003e34:	3308      	adds	r3, #8
 8003e36:	9303      	str	r3, [sp, #12]
 8003e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e3a:	4433      	add	r3, r6
 8003e3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e3e:	e76a      	b.n	8003d16 <_svfiprintf_r+0x52>
 8003e40:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e44:	460c      	mov	r4, r1
 8003e46:	2001      	movs	r0, #1
 8003e48:	e7a8      	b.n	8003d9c <_svfiprintf_r+0xd8>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	3401      	adds	r4, #1
 8003e4e:	9305      	str	r3, [sp, #20]
 8003e50:	4619      	mov	r1, r3
 8003e52:	f04f 0c0a 	mov.w	ip, #10
 8003e56:	4620      	mov	r0, r4
 8003e58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e5c:	3a30      	subs	r2, #48	@ 0x30
 8003e5e:	2a09      	cmp	r2, #9
 8003e60:	d903      	bls.n	8003e6a <_svfiprintf_r+0x1a6>
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0c6      	beq.n	8003df4 <_svfiprintf_r+0x130>
 8003e66:	9105      	str	r1, [sp, #20]
 8003e68:	e7c4      	b.n	8003df4 <_svfiprintf_r+0x130>
 8003e6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e6e:	4604      	mov	r4, r0
 8003e70:	2301      	movs	r3, #1
 8003e72:	e7f0      	b.n	8003e56 <_svfiprintf_r+0x192>
 8003e74:	ab03      	add	r3, sp, #12
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	462a      	mov	r2, r5
 8003e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb8 <_svfiprintf_r+0x1f4>)
 8003e7c:	a904      	add	r1, sp, #16
 8003e7e:	4638      	mov	r0, r7
 8003e80:	f3af 8000 	nop.w
 8003e84:	1c42      	adds	r2, r0, #1
 8003e86:	4606      	mov	r6, r0
 8003e88:	d1d6      	bne.n	8003e38 <_svfiprintf_r+0x174>
 8003e8a:	89ab      	ldrh	r3, [r5, #12]
 8003e8c:	065b      	lsls	r3, r3, #25
 8003e8e:	f53f af2d 	bmi.w	8003cec <_svfiprintf_r+0x28>
 8003e92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e94:	e72c      	b.n	8003cf0 <_svfiprintf_r+0x2c>
 8003e96:	ab03      	add	r3, sp, #12
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	462a      	mov	r2, r5
 8003e9c:	4b06      	ldr	r3, [pc, #24]	@ (8003eb8 <_svfiprintf_r+0x1f4>)
 8003e9e:	a904      	add	r1, sp, #16
 8003ea0:	4638      	mov	r0, r7
 8003ea2:	f000 f879 	bl	8003f98 <_printf_i>
 8003ea6:	e7ed      	b.n	8003e84 <_svfiprintf_r+0x1c0>
 8003ea8:	080043e4 	.word	0x080043e4
 8003eac:	080043ea 	.word	0x080043ea
 8003eb0:	080043ee 	.word	0x080043ee
 8003eb4:	00000000 	.word	0x00000000
 8003eb8:	08003c0d 	.word	0x08003c0d

08003ebc <_printf_common>:
 8003ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ec0:	4616      	mov	r6, r2
 8003ec2:	4698      	mov	r8, r3
 8003ec4:	688a      	ldr	r2, [r1, #8]
 8003ec6:	690b      	ldr	r3, [r1, #16]
 8003ec8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	bfb8      	it	lt
 8003ed0:	4613      	movlt	r3, r2
 8003ed2:	6033      	str	r3, [r6, #0]
 8003ed4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ed8:	4607      	mov	r7, r0
 8003eda:	460c      	mov	r4, r1
 8003edc:	b10a      	cbz	r2, 8003ee2 <_printf_common+0x26>
 8003ede:	3301      	adds	r3, #1
 8003ee0:	6033      	str	r3, [r6, #0]
 8003ee2:	6823      	ldr	r3, [r4, #0]
 8003ee4:	0699      	lsls	r1, r3, #26
 8003ee6:	bf42      	ittt	mi
 8003ee8:	6833      	ldrmi	r3, [r6, #0]
 8003eea:	3302      	addmi	r3, #2
 8003eec:	6033      	strmi	r3, [r6, #0]
 8003eee:	6825      	ldr	r5, [r4, #0]
 8003ef0:	f015 0506 	ands.w	r5, r5, #6
 8003ef4:	d106      	bne.n	8003f04 <_printf_common+0x48>
 8003ef6:	f104 0a19 	add.w	sl, r4, #25
 8003efa:	68e3      	ldr	r3, [r4, #12]
 8003efc:	6832      	ldr	r2, [r6, #0]
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	42ab      	cmp	r3, r5
 8003f02:	dc26      	bgt.n	8003f52 <_printf_common+0x96>
 8003f04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f08:	6822      	ldr	r2, [r4, #0]
 8003f0a:	3b00      	subs	r3, #0
 8003f0c:	bf18      	it	ne
 8003f0e:	2301      	movne	r3, #1
 8003f10:	0692      	lsls	r2, r2, #26
 8003f12:	d42b      	bmi.n	8003f6c <_printf_common+0xb0>
 8003f14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f18:	4641      	mov	r1, r8
 8003f1a:	4638      	mov	r0, r7
 8003f1c:	47c8      	blx	r9
 8003f1e:	3001      	adds	r0, #1
 8003f20:	d01e      	beq.n	8003f60 <_printf_common+0xa4>
 8003f22:	6823      	ldr	r3, [r4, #0]
 8003f24:	6922      	ldr	r2, [r4, #16]
 8003f26:	f003 0306 	and.w	r3, r3, #6
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	bf02      	ittt	eq
 8003f2e:	68e5      	ldreq	r5, [r4, #12]
 8003f30:	6833      	ldreq	r3, [r6, #0]
 8003f32:	1aed      	subeq	r5, r5, r3
 8003f34:	68a3      	ldr	r3, [r4, #8]
 8003f36:	bf0c      	ite	eq
 8003f38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f3c:	2500      	movne	r5, #0
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	bfc4      	itt	gt
 8003f42:	1a9b      	subgt	r3, r3, r2
 8003f44:	18ed      	addgt	r5, r5, r3
 8003f46:	2600      	movs	r6, #0
 8003f48:	341a      	adds	r4, #26
 8003f4a:	42b5      	cmp	r5, r6
 8003f4c:	d11a      	bne.n	8003f84 <_printf_common+0xc8>
 8003f4e:	2000      	movs	r0, #0
 8003f50:	e008      	b.n	8003f64 <_printf_common+0xa8>
 8003f52:	2301      	movs	r3, #1
 8003f54:	4652      	mov	r2, sl
 8003f56:	4641      	mov	r1, r8
 8003f58:	4638      	mov	r0, r7
 8003f5a:	47c8      	blx	r9
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	d103      	bne.n	8003f68 <_printf_common+0xac>
 8003f60:	f04f 30ff 	mov.w	r0, #4294967295
 8003f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f68:	3501      	adds	r5, #1
 8003f6a:	e7c6      	b.n	8003efa <_printf_common+0x3e>
 8003f6c:	18e1      	adds	r1, r4, r3
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	2030      	movs	r0, #48	@ 0x30
 8003f72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f76:	4422      	add	r2, r4
 8003f78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f80:	3302      	adds	r3, #2
 8003f82:	e7c7      	b.n	8003f14 <_printf_common+0x58>
 8003f84:	2301      	movs	r3, #1
 8003f86:	4622      	mov	r2, r4
 8003f88:	4641      	mov	r1, r8
 8003f8a:	4638      	mov	r0, r7
 8003f8c:	47c8      	blx	r9
 8003f8e:	3001      	adds	r0, #1
 8003f90:	d0e6      	beq.n	8003f60 <_printf_common+0xa4>
 8003f92:	3601      	adds	r6, #1
 8003f94:	e7d9      	b.n	8003f4a <_printf_common+0x8e>
	...

08003f98 <_printf_i>:
 8003f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f9c:	7e0f      	ldrb	r7, [r1, #24]
 8003f9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fa0:	2f78      	cmp	r7, #120	@ 0x78
 8003fa2:	4691      	mov	r9, r2
 8003fa4:	4680      	mov	r8, r0
 8003fa6:	460c      	mov	r4, r1
 8003fa8:	469a      	mov	sl, r3
 8003faa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003fae:	d807      	bhi.n	8003fc0 <_printf_i+0x28>
 8003fb0:	2f62      	cmp	r7, #98	@ 0x62
 8003fb2:	d80a      	bhi.n	8003fca <_printf_i+0x32>
 8003fb4:	2f00      	cmp	r7, #0
 8003fb6:	f000 80d2 	beq.w	800415e <_printf_i+0x1c6>
 8003fba:	2f58      	cmp	r7, #88	@ 0x58
 8003fbc:	f000 80b9 	beq.w	8004132 <_printf_i+0x19a>
 8003fc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fc8:	e03a      	b.n	8004040 <_printf_i+0xa8>
 8003fca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003fce:	2b15      	cmp	r3, #21
 8003fd0:	d8f6      	bhi.n	8003fc0 <_printf_i+0x28>
 8003fd2:	a101      	add	r1, pc, #4	@ (adr r1, 8003fd8 <_printf_i+0x40>)
 8003fd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fd8:	08004031 	.word	0x08004031
 8003fdc:	08004045 	.word	0x08004045
 8003fe0:	08003fc1 	.word	0x08003fc1
 8003fe4:	08003fc1 	.word	0x08003fc1
 8003fe8:	08003fc1 	.word	0x08003fc1
 8003fec:	08003fc1 	.word	0x08003fc1
 8003ff0:	08004045 	.word	0x08004045
 8003ff4:	08003fc1 	.word	0x08003fc1
 8003ff8:	08003fc1 	.word	0x08003fc1
 8003ffc:	08003fc1 	.word	0x08003fc1
 8004000:	08003fc1 	.word	0x08003fc1
 8004004:	08004145 	.word	0x08004145
 8004008:	0800406f 	.word	0x0800406f
 800400c:	080040ff 	.word	0x080040ff
 8004010:	08003fc1 	.word	0x08003fc1
 8004014:	08003fc1 	.word	0x08003fc1
 8004018:	08004167 	.word	0x08004167
 800401c:	08003fc1 	.word	0x08003fc1
 8004020:	0800406f 	.word	0x0800406f
 8004024:	08003fc1 	.word	0x08003fc1
 8004028:	08003fc1 	.word	0x08003fc1
 800402c:	08004107 	.word	0x08004107
 8004030:	6833      	ldr	r3, [r6, #0]
 8004032:	1d1a      	adds	r2, r3, #4
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6032      	str	r2, [r6, #0]
 8004038:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800403c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004040:	2301      	movs	r3, #1
 8004042:	e09d      	b.n	8004180 <_printf_i+0x1e8>
 8004044:	6833      	ldr	r3, [r6, #0]
 8004046:	6820      	ldr	r0, [r4, #0]
 8004048:	1d19      	adds	r1, r3, #4
 800404a:	6031      	str	r1, [r6, #0]
 800404c:	0606      	lsls	r6, r0, #24
 800404e:	d501      	bpl.n	8004054 <_printf_i+0xbc>
 8004050:	681d      	ldr	r5, [r3, #0]
 8004052:	e003      	b.n	800405c <_printf_i+0xc4>
 8004054:	0645      	lsls	r5, r0, #25
 8004056:	d5fb      	bpl.n	8004050 <_printf_i+0xb8>
 8004058:	f9b3 5000 	ldrsh.w	r5, [r3]
 800405c:	2d00      	cmp	r5, #0
 800405e:	da03      	bge.n	8004068 <_printf_i+0xd0>
 8004060:	232d      	movs	r3, #45	@ 0x2d
 8004062:	426d      	negs	r5, r5
 8004064:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004068:	4859      	ldr	r0, [pc, #356]	@ (80041d0 <_printf_i+0x238>)
 800406a:	230a      	movs	r3, #10
 800406c:	e011      	b.n	8004092 <_printf_i+0xfa>
 800406e:	6821      	ldr	r1, [r4, #0]
 8004070:	6833      	ldr	r3, [r6, #0]
 8004072:	0608      	lsls	r0, r1, #24
 8004074:	f853 5b04 	ldr.w	r5, [r3], #4
 8004078:	d402      	bmi.n	8004080 <_printf_i+0xe8>
 800407a:	0649      	lsls	r1, r1, #25
 800407c:	bf48      	it	mi
 800407e:	b2ad      	uxthmi	r5, r5
 8004080:	2f6f      	cmp	r7, #111	@ 0x6f
 8004082:	4853      	ldr	r0, [pc, #332]	@ (80041d0 <_printf_i+0x238>)
 8004084:	6033      	str	r3, [r6, #0]
 8004086:	bf14      	ite	ne
 8004088:	230a      	movne	r3, #10
 800408a:	2308      	moveq	r3, #8
 800408c:	2100      	movs	r1, #0
 800408e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004092:	6866      	ldr	r6, [r4, #4]
 8004094:	60a6      	str	r6, [r4, #8]
 8004096:	2e00      	cmp	r6, #0
 8004098:	bfa2      	ittt	ge
 800409a:	6821      	ldrge	r1, [r4, #0]
 800409c:	f021 0104 	bicge.w	r1, r1, #4
 80040a0:	6021      	strge	r1, [r4, #0]
 80040a2:	b90d      	cbnz	r5, 80040a8 <_printf_i+0x110>
 80040a4:	2e00      	cmp	r6, #0
 80040a6:	d04b      	beq.n	8004140 <_printf_i+0x1a8>
 80040a8:	4616      	mov	r6, r2
 80040aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80040ae:	fb03 5711 	mls	r7, r3, r1, r5
 80040b2:	5dc7      	ldrb	r7, [r0, r7]
 80040b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040b8:	462f      	mov	r7, r5
 80040ba:	42bb      	cmp	r3, r7
 80040bc:	460d      	mov	r5, r1
 80040be:	d9f4      	bls.n	80040aa <_printf_i+0x112>
 80040c0:	2b08      	cmp	r3, #8
 80040c2:	d10b      	bne.n	80040dc <_printf_i+0x144>
 80040c4:	6823      	ldr	r3, [r4, #0]
 80040c6:	07df      	lsls	r7, r3, #31
 80040c8:	d508      	bpl.n	80040dc <_printf_i+0x144>
 80040ca:	6923      	ldr	r3, [r4, #16]
 80040cc:	6861      	ldr	r1, [r4, #4]
 80040ce:	4299      	cmp	r1, r3
 80040d0:	bfde      	ittt	le
 80040d2:	2330      	movle	r3, #48	@ 0x30
 80040d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040dc:	1b92      	subs	r2, r2, r6
 80040de:	6122      	str	r2, [r4, #16]
 80040e0:	f8cd a000 	str.w	sl, [sp]
 80040e4:	464b      	mov	r3, r9
 80040e6:	aa03      	add	r2, sp, #12
 80040e8:	4621      	mov	r1, r4
 80040ea:	4640      	mov	r0, r8
 80040ec:	f7ff fee6 	bl	8003ebc <_printf_common>
 80040f0:	3001      	adds	r0, #1
 80040f2:	d14a      	bne.n	800418a <_printf_i+0x1f2>
 80040f4:	f04f 30ff 	mov.w	r0, #4294967295
 80040f8:	b004      	add	sp, #16
 80040fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	f043 0320 	orr.w	r3, r3, #32
 8004104:	6023      	str	r3, [r4, #0]
 8004106:	4833      	ldr	r0, [pc, #204]	@ (80041d4 <_printf_i+0x23c>)
 8004108:	2778      	movs	r7, #120	@ 0x78
 800410a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	6831      	ldr	r1, [r6, #0]
 8004112:	061f      	lsls	r7, r3, #24
 8004114:	f851 5b04 	ldr.w	r5, [r1], #4
 8004118:	d402      	bmi.n	8004120 <_printf_i+0x188>
 800411a:	065f      	lsls	r7, r3, #25
 800411c:	bf48      	it	mi
 800411e:	b2ad      	uxthmi	r5, r5
 8004120:	6031      	str	r1, [r6, #0]
 8004122:	07d9      	lsls	r1, r3, #31
 8004124:	bf44      	itt	mi
 8004126:	f043 0320 	orrmi.w	r3, r3, #32
 800412a:	6023      	strmi	r3, [r4, #0]
 800412c:	b11d      	cbz	r5, 8004136 <_printf_i+0x19e>
 800412e:	2310      	movs	r3, #16
 8004130:	e7ac      	b.n	800408c <_printf_i+0xf4>
 8004132:	4827      	ldr	r0, [pc, #156]	@ (80041d0 <_printf_i+0x238>)
 8004134:	e7e9      	b.n	800410a <_printf_i+0x172>
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	f023 0320 	bic.w	r3, r3, #32
 800413c:	6023      	str	r3, [r4, #0]
 800413e:	e7f6      	b.n	800412e <_printf_i+0x196>
 8004140:	4616      	mov	r6, r2
 8004142:	e7bd      	b.n	80040c0 <_printf_i+0x128>
 8004144:	6833      	ldr	r3, [r6, #0]
 8004146:	6825      	ldr	r5, [r4, #0]
 8004148:	6961      	ldr	r1, [r4, #20]
 800414a:	1d18      	adds	r0, r3, #4
 800414c:	6030      	str	r0, [r6, #0]
 800414e:	062e      	lsls	r6, r5, #24
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	d501      	bpl.n	8004158 <_printf_i+0x1c0>
 8004154:	6019      	str	r1, [r3, #0]
 8004156:	e002      	b.n	800415e <_printf_i+0x1c6>
 8004158:	0668      	lsls	r0, r5, #25
 800415a:	d5fb      	bpl.n	8004154 <_printf_i+0x1bc>
 800415c:	8019      	strh	r1, [r3, #0]
 800415e:	2300      	movs	r3, #0
 8004160:	6123      	str	r3, [r4, #16]
 8004162:	4616      	mov	r6, r2
 8004164:	e7bc      	b.n	80040e0 <_printf_i+0x148>
 8004166:	6833      	ldr	r3, [r6, #0]
 8004168:	1d1a      	adds	r2, r3, #4
 800416a:	6032      	str	r2, [r6, #0]
 800416c:	681e      	ldr	r6, [r3, #0]
 800416e:	6862      	ldr	r2, [r4, #4]
 8004170:	2100      	movs	r1, #0
 8004172:	4630      	mov	r0, r6
 8004174:	f7fc f804 	bl	8000180 <memchr>
 8004178:	b108      	cbz	r0, 800417e <_printf_i+0x1e6>
 800417a:	1b80      	subs	r0, r0, r6
 800417c:	6060      	str	r0, [r4, #4]
 800417e:	6863      	ldr	r3, [r4, #4]
 8004180:	6123      	str	r3, [r4, #16]
 8004182:	2300      	movs	r3, #0
 8004184:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004188:	e7aa      	b.n	80040e0 <_printf_i+0x148>
 800418a:	6923      	ldr	r3, [r4, #16]
 800418c:	4632      	mov	r2, r6
 800418e:	4649      	mov	r1, r9
 8004190:	4640      	mov	r0, r8
 8004192:	47d0      	blx	sl
 8004194:	3001      	adds	r0, #1
 8004196:	d0ad      	beq.n	80040f4 <_printf_i+0x15c>
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	079b      	lsls	r3, r3, #30
 800419c:	d413      	bmi.n	80041c6 <_printf_i+0x22e>
 800419e:	68e0      	ldr	r0, [r4, #12]
 80041a0:	9b03      	ldr	r3, [sp, #12]
 80041a2:	4298      	cmp	r0, r3
 80041a4:	bfb8      	it	lt
 80041a6:	4618      	movlt	r0, r3
 80041a8:	e7a6      	b.n	80040f8 <_printf_i+0x160>
 80041aa:	2301      	movs	r3, #1
 80041ac:	4632      	mov	r2, r6
 80041ae:	4649      	mov	r1, r9
 80041b0:	4640      	mov	r0, r8
 80041b2:	47d0      	blx	sl
 80041b4:	3001      	adds	r0, #1
 80041b6:	d09d      	beq.n	80040f4 <_printf_i+0x15c>
 80041b8:	3501      	adds	r5, #1
 80041ba:	68e3      	ldr	r3, [r4, #12]
 80041bc:	9903      	ldr	r1, [sp, #12]
 80041be:	1a5b      	subs	r3, r3, r1
 80041c0:	42ab      	cmp	r3, r5
 80041c2:	dcf2      	bgt.n	80041aa <_printf_i+0x212>
 80041c4:	e7eb      	b.n	800419e <_printf_i+0x206>
 80041c6:	2500      	movs	r5, #0
 80041c8:	f104 0619 	add.w	r6, r4, #25
 80041cc:	e7f5      	b.n	80041ba <_printf_i+0x222>
 80041ce:	bf00      	nop
 80041d0:	080043f5 	.word	0x080043f5
 80041d4:	08004406 	.word	0x08004406

080041d8 <memmove>:
 80041d8:	4288      	cmp	r0, r1
 80041da:	b510      	push	{r4, lr}
 80041dc:	eb01 0402 	add.w	r4, r1, r2
 80041e0:	d902      	bls.n	80041e8 <memmove+0x10>
 80041e2:	4284      	cmp	r4, r0
 80041e4:	4623      	mov	r3, r4
 80041e6:	d807      	bhi.n	80041f8 <memmove+0x20>
 80041e8:	1e43      	subs	r3, r0, #1
 80041ea:	42a1      	cmp	r1, r4
 80041ec:	d008      	beq.n	8004200 <memmove+0x28>
 80041ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80041f6:	e7f8      	b.n	80041ea <memmove+0x12>
 80041f8:	4402      	add	r2, r0
 80041fa:	4601      	mov	r1, r0
 80041fc:	428a      	cmp	r2, r1
 80041fe:	d100      	bne.n	8004202 <memmove+0x2a>
 8004200:	bd10      	pop	{r4, pc}
 8004202:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004206:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800420a:	e7f7      	b.n	80041fc <memmove+0x24>

0800420c <_sbrk_r>:
 800420c:	b538      	push	{r3, r4, r5, lr}
 800420e:	4d06      	ldr	r5, [pc, #24]	@ (8004228 <_sbrk_r+0x1c>)
 8004210:	2300      	movs	r3, #0
 8004212:	4604      	mov	r4, r0
 8004214:	4608      	mov	r0, r1
 8004216:	602b      	str	r3, [r5, #0]
 8004218:	f7fc fc2a 	bl	8000a70 <_sbrk>
 800421c:	1c43      	adds	r3, r0, #1
 800421e:	d102      	bne.n	8004226 <_sbrk_r+0x1a>
 8004220:	682b      	ldr	r3, [r5, #0]
 8004222:	b103      	cbz	r3, 8004226 <_sbrk_r+0x1a>
 8004224:	6023      	str	r3, [r4, #0]
 8004226:	bd38      	pop	{r3, r4, r5, pc}
 8004228:	20000260 	.word	0x20000260

0800422c <memcpy>:
 800422c:	440a      	add	r2, r1
 800422e:	4291      	cmp	r1, r2
 8004230:	f100 33ff 	add.w	r3, r0, #4294967295
 8004234:	d100      	bne.n	8004238 <memcpy+0xc>
 8004236:	4770      	bx	lr
 8004238:	b510      	push	{r4, lr}
 800423a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800423e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004242:	4291      	cmp	r1, r2
 8004244:	d1f9      	bne.n	800423a <memcpy+0xe>
 8004246:	bd10      	pop	{r4, pc}

08004248 <_realloc_r>:
 8004248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800424c:	4680      	mov	r8, r0
 800424e:	4615      	mov	r5, r2
 8004250:	460c      	mov	r4, r1
 8004252:	b921      	cbnz	r1, 800425e <_realloc_r+0x16>
 8004254:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004258:	4611      	mov	r1, r2
 800425a:	f7ff bc4b 	b.w	8003af4 <_malloc_r>
 800425e:	b92a      	cbnz	r2, 800426c <_realloc_r+0x24>
 8004260:	f7ff fbdc 	bl	8003a1c <_free_r>
 8004264:	2400      	movs	r4, #0
 8004266:	4620      	mov	r0, r4
 8004268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800426c:	f000 f81a 	bl	80042a4 <_malloc_usable_size_r>
 8004270:	4285      	cmp	r5, r0
 8004272:	4606      	mov	r6, r0
 8004274:	d802      	bhi.n	800427c <_realloc_r+0x34>
 8004276:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800427a:	d8f4      	bhi.n	8004266 <_realloc_r+0x1e>
 800427c:	4629      	mov	r1, r5
 800427e:	4640      	mov	r0, r8
 8004280:	f7ff fc38 	bl	8003af4 <_malloc_r>
 8004284:	4607      	mov	r7, r0
 8004286:	2800      	cmp	r0, #0
 8004288:	d0ec      	beq.n	8004264 <_realloc_r+0x1c>
 800428a:	42b5      	cmp	r5, r6
 800428c:	462a      	mov	r2, r5
 800428e:	4621      	mov	r1, r4
 8004290:	bf28      	it	cs
 8004292:	4632      	movcs	r2, r6
 8004294:	f7ff ffca 	bl	800422c <memcpy>
 8004298:	4621      	mov	r1, r4
 800429a:	4640      	mov	r0, r8
 800429c:	f7ff fbbe 	bl	8003a1c <_free_r>
 80042a0:	463c      	mov	r4, r7
 80042a2:	e7e0      	b.n	8004266 <_realloc_r+0x1e>

080042a4 <_malloc_usable_size_r>:
 80042a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042a8:	1f18      	subs	r0, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	bfbc      	itt	lt
 80042ae:	580b      	ldrlt	r3, [r1, r0]
 80042b0:	18c0      	addlt	r0, r0, r3
 80042b2:	4770      	bx	lr

080042b4 <_init>:
 80042b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b6:	bf00      	nop
 80042b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ba:	bc08      	pop	{r3}
 80042bc:	469e      	mov	lr, r3
 80042be:	4770      	bx	lr

080042c0 <_fini>:
 80042c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c2:	bf00      	nop
 80042c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042c6:	bc08      	pop	{r3}
 80042c8:	469e      	mov	lr, r3
 80042ca:	4770      	bx	lr
