# Reading D:/intelFPGA/16.1/modelsim_ae/tcl/vsim/pref.tcl
# do cinnabon_fpga_run_msim_rtl_systemverilog.do
# if ![file isdirectory cinnabon_fpga_iputf_libs] {
# 	file mkdir cinnabon_fpga_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib cinnabon_fpga_iputf_libs/error_adapter_0
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/error_adapter_0".
# vmap error_adapter_0 ./cinnabon_fpga_iputf_libs/error_adapter_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap error_adapter_0 ./cinnabon_fpga_iputf_libs/error_adapter_0 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/rsp_mux
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/rsp_mux".
# vmap rsp_mux ./cinnabon_fpga_iputf_libs/rsp_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_mux ./cinnabon_fpga_iputf_libs/rsp_mux 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/rsp_demux
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/rsp_demux".
# vmap rsp_demux ./cinnabon_fpga_iputf_libs/rsp_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_demux ./cinnabon_fpga_iputf_libs/rsp_demux 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/cmd_mux
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/cmd_mux".
# vmap cmd_mux ./cinnabon_fpga_iputf_libs/cmd_mux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_mux ./cinnabon_fpga_iputf_libs/cmd_mux 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/cmd_demux
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/cmd_demux".
# vmap cmd_demux ./cinnabon_fpga_iputf_libs/cmd_demux
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux ./cinnabon_fpga_iputf_libs/cmd_demux 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router_001
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router_001".
# vmap router_001 ./cinnabon_fpga_iputf_libs/router_001
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_001 ./cinnabon_fpga_iputf_libs/router_001 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router".
# vmap router ./cinnabon_fpga_iputf_libs/router
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router ./cinnabon_fpga_iputf_libs/router 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/avalon_st_adapter_001
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/avalon_st_adapter_001".
# vmap avalon_st_adapter_001 ./cinnabon_fpga_iputf_libs/avalon_st_adapter_001
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap avalon_st_adapter_001 ./cinnabon_fpga_iputf_libs/avalon_st_adapter_001 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/avalon_st_adapter
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/avalon_st_adapter".
# vmap avalon_st_adapter ./cinnabon_fpga_iputf_libs/avalon_st_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap avalon_st_adapter ./cinnabon_fpga_iputf_libs/avalon_st_adapter 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter".
# vmap pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/rsp_mux_003
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/rsp_mux_003".
# vmap rsp_mux_003 ./cinnabon_fpga_iputf_libs/rsp_mux_003
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rsp_mux_003 ./cinnabon_fpga_iputf_libs/rsp_mux_003 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/cmd_mux_001
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/cmd_mux_001".
# vmap cmd_mux_001 ./cinnabon_fpga_iputf_libs/cmd_mux_001
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_mux_001 ./cinnabon_fpga_iputf_libs/cmd_mux_001 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/cmd_demux_003
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/cmd_demux_003".
# vmap cmd_demux_003 ./cinnabon_fpga_iputf_libs/cmd_demux_003
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux_003 ./cinnabon_fpga_iputf_libs/cmd_demux_003 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/cmd_demux_002
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/cmd_demux_002".
# vmap cmd_demux_002 ./cinnabon_fpga_iputf_libs/cmd_demux_002
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cmd_demux_002 ./cinnabon_fpga_iputf_libs/cmd_demux_002 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/onchip_memory_s1_burst_adapter
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/onchip_memory_s1_burst_adapter".
# vmap onchip_memory_s1_burst_adapter ./cinnabon_fpga_iputf_libs/onchip_memory_s1_burst_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap onchip_memory_s1_burst_adapter ./cinnabon_fpga_iputf_libs/onchip_memory_s1_burst_adapter 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_limiter
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_limiter".
# vmap pcie_ip_bar1_0_limiter ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_limiter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pcie_ip_bar1_0_limiter ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_limiter 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router_008
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router_008".
# vmap router_008 ./cinnabon_fpga_iputf_libs/router_008
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_008 ./cinnabon_fpga_iputf_libs/router_008 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router_007
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router_007".
# vmap router_007 ./cinnabon_fpga_iputf_libs/router_007
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_007 ./cinnabon_fpga_iputf_libs/router_007 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router_006
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router_006".
# vmap router_006 ./cinnabon_fpga_iputf_libs/router_006
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_006 ./cinnabon_fpga_iputf_libs/router_006 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router_004
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router_004".
# vmap router_004 ./cinnabon_fpga_iputf_libs/router_004
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_004 ./cinnabon_fpga_iputf_libs/router_004 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/router_003
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/router_003".
# vmap router_003 ./cinnabon_fpga_iputf_libs/router_003
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap router_003 ./cinnabon_fpga_iputf_libs/router_003 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/onchip_memory_s1_agent
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/onchip_memory_s1_agent".
# vmap onchip_memory_s1_agent ./cinnabon_fpga_iputf_libs/onchip_memory_s1_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap onchip_memory_s1_agent ./cinnabon_fpga_iputf_libs/onchip_memory_s1_agent 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_agent
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_agent".
# vmap pcie_ip_bar1_0_agent ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_agent
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pcie_ip_bar1_0_agent ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_agent 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/onchip_memory_s1_translator
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/onchip_memory_s1_translator".
# vmap onchip_memory_s1_translator ./cinnabon_fpga_iputf_libs/onchip_memory_s1_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap onchip_memory_s1_translator ./cinnabon_fpga_iputf_libs/onchip_memory_s1_translator 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_translator
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_translator".
# vmap pcie_ip_bar1_0_translator ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_translator
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pcie_ip_bar1_0_translator ./cinnabon_fpga_iputf_libs/pcie_ip_bar1_0_translator 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pipe_interface_internal
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pipe_interface_internal".
# vmap pipe_interface_internal ./cinnabon_fpga_iputf_libs/pipe_interface_internal
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pipe_interface_internal ./cinnabon_fpga_iputf_libs/pipe_interface_internal 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/reset_controller_internal
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/reset_controller_internal".
# vmap reset_controller_internal ./cinnabon_fpga_iputf_libs/reset_controller_internal
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap reset_controller_internal ./cinnabon_fpga_iputf_libs/reset_controller_internal 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/altgx_internal
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/altgx_internal".
# vmap altgx_internal ./cinnabon_fpga_iputf_libs/altgx_internal
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altgx_internal ./cinnabon_fpga_iputf_libs/altgx_internal 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pcie_internal_hip
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pcie_internal_hip".
# vmap pcie_internal_hip ./cinnabon_fpga_iputf_libs/pcie_internal_hip
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pcie_internal_hip ./cinnabon_fpga_iputf_libs/pcie_internal_hip 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/p2b_adapter
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/p2b_adapter".
# vmap p2b_adapter ./cinnabon_fpga_iputf_libs/p2b_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p2b_adapter ./cinnabon_fpga_iputf_libs/p2b_adapter 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/b2p_adapter
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/b2p_adapter".
# vmap b2p_adapter ./cinnabon_fpga_iputf_libs/b2p_adapter
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap b2p_adapter ./cinnabon_fpga_iputf_libs/b2p_adapter 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/transacto
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/transacto".
# vmap transacto ./cinnabon_fpga_iputf_libs/transacto
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap transacto ./cinnabon_fpga_iputf_libs/transacto 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/p2b
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/p2b".
# vmap p2b ./cinnabon_fpga_iputf_libs/p2b
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap p2b ./cinnabon_fpga_iputf_libs/p2b 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/b2p
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/b2p".
# vmap b2p ./cinnabon_fpga_iputf_libs/b2p
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap b2p ./cinnabon_fpga_iputf_libs/b2p 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/fifo
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/fifo".
# vmap fifo ./cinnabon_fpga_iputf_libs/fifo
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fifo ./cinnabon_fpga_iputf_libs/fifo 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/timing_adt
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/timing_adt".
# vmap timing_adt ./cinnabon_fpga_iputf_libs/timing_adt
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap timing_adt ./cinnabon_fpga_iputf_libs/timing_adt 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/jtag_phy_embedded_in_jtag_master
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/jtag_phy_embedded_in_jtag_master".
# vmap jtag_phy_embedded_in_jtag_master ./cinnabon_fpga_iputf_libs/jtag_phy_embedded_in_jtag_master
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap jtag_phy_embedded_in_jtag_master ./cinnabon_fpga_iputf_libs/jtag_phy_embedded_in_jtag_master 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/rst_controller
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/rst_controller".
# vmap rst_controller ./cinnabon_fpga_iputf_libs/rst_controller
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap rst_controller ./cinnabon_fpga_iputf_libs/rst_controller 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/irq_mapper
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/irq_mapper".
# vmap irq_mapper ./cinnabon_fpga_iputf_libs/irq_mapper
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap irq_mapper ./cinnabon_fpga_iputf_libs/irq_mapper 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/mm_interconnect_1
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/mm_interconnect_1".
# vmap mm_interconnect_1 ./cinnabon_fpga_iputf_libs/mm_interconnect_1
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_1 ./cinnabon_fpga_iputf_libs/mm_interconnect_1 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/mm_interconnect_0
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/mm_interconnect_0".
# vmap mm_interconnect_0 ./cinnabon_fpga_iputf_libs/mm_interconnect_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap mm_interconnect_0 ./cinnabon_fpga_iputf_libs/mm_interconnect_0 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/sgdma
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/sgdma".
# vmap sgdma ./cinnabon_fpga_iputf_libs/sgdma
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgdma ./cinnabon_fpga_iputf_libs/sgdma 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pio_0
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pio_0".
# vmap pio_0 ./cinnabon_fpga_iputf_libs/pio_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pio_0 ./cinnabon_fpga_iputf_libs/pio_0 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/pcie_ip
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/pcie_ip".
# vmap pcie_ip ./cinnabon_fpga_iputf_libs/pcie_ip
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap pcie_ip ./cinnabon_fpga_iputf_libs/pcie_ip 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/onchip_memory
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/onchip_memory".
# vmap onchip_memory ./cinnabon_fpga_iputf_libs/onchip_memory
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap onchip_memory ./cinnabon_fpga_iputf_libs/onchip_memory 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/J2A_master
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/J2A_master".
# vmap J2A_master ./cinnabon_fpga_iputf_libs/J2A_master
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap J2A_master ./cinnabon_fpga_iputf_libs/J2A_master 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlib cinnabon_fpga_iputf_libs/nco_ii_0
# ** Warning: (vlib-34) Library already exists at "cinnabon_fpga_iputf_libs/nco_ii_0".
# vmap nco_ii_0 ./cinnabon_fpga_iputf_libs/nco_ii_0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nco_ii_0 ./cinnabon_fpga_iputf_libs/nco_ii_0 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# file copy -force D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_onchip_memory.hex ./
# file copy -force D:/cinnabon_fpga/cores/nco/simulation/submodules/nco_nco_ii_0_sin_c.hex ./
# file copy -force D:/cinnabon_fpga/cores/nco/simulation/submodules/nco_nco_ii_0_cos_c.hex ./
# file copy -force D:/cinnabon_fpga/cores/nco/simulation/submodules/nco_nco_ii_0_sin_f.hex ./
# file copy -force D:/cinnabon_fpga/cores/nco/simulation/submodules/nco_nco_ii_0_cos_f.hex ./
# 
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" -work error_adapter_0                             
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:26 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:19:26 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"     -work error_adapter_0                             
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:26 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv"                               -work rsp_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv -work rsp_mux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv"                                                   -work rsp_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv"                             -work rsp_demux                                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv -work rsp_demux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv"                               -work cmd_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv -work cmd_mux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv"                                                   -work cmd_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv"                             -work cmd_demux                                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv -work cmd_demux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv"                            -work router_001                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:27 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv -work router_001 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_router_001
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1_router_001
# End time: 21:19:27 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv"                                -work router                                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv -work router 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1_router
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1_router
# End time: 21:19:28 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v"                  -work avalon_st_adapter_001                       
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v -work avalon_st_adapter_001 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:19:28 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v"                      -work avalon_st_adapter                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter
# End time: 21:19:28 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_width_adapter.sv"                                                -work pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_width_adapter.sv -work pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:19:28 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv"                                            -work pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv -work pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:19:28 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                           -work pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv -work pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:19:28 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv"                           -work rsp_mux_003                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:28 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv -work rsp_mux_003 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv"                                                   -work rsp_mux_003                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:29 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux_003 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv"                               -work rsp_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:29 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv -work rsp_mux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv"                                                   -work rsp_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:29 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv"                             -work rsp_demux                                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:29 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv -work rsp_demux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv"                           -work cmd_mux_001                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:29 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv -work cmd_mux_001 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv"                                                   -work cmd_mux_001                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:29 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:19:29 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv"                               -work cmd_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv -work cmd_mux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv"                                                   -work cmd_mux                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv"                         -work cmd_demux_003                               
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv -work cmd_demux_003 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv"                         -work cmd_demux_002                               
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv -work cmd_demux_002 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv"                             -work cmd_demux                                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv -work cmd_demux 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter.sv"                                                -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"                                         -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:19:30 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"                                           -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:30 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_13_1.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:19:31 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv"                                            -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:31 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_merlin_burst_adapter_new
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(500): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(501): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(502): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(503): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(504): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(505): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(506): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(507): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(508): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(509): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(511): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(512): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(513): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(514): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(515): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(516): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(517): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(518): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(519): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(520): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(521): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(522): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(523): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(526): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(527): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(615): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(616): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(619): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(620): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(621): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(622): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(623): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(624): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(625): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(746): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(762): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(860): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(861): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(862): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(863): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(864): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(865): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(866): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(867): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(900): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(901): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(902): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(903): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(940): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(942): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(945): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(947): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1040): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1041): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1042): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1043): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1044): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1045): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1046): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1047): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1048): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1049): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1084): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1085): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1086): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1087): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1088): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1089): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1104): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1106): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1206): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1207): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1208): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1209): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1210): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1211): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1212): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1213): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1214): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1215): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1216): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1256): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1257): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1258): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1259): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1260): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1261): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1291): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_adapter_new.sv(1294): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_burst_adapter_new
# End time: 21:19:31 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 92
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv"                                                -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:31 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_incr_burst_converter
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv(266): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv(268): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv(283): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_incr_burst_converter.sv(285): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_incr_burst_converter
# End time: 21:19:31 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_wrap_burst_converter.sv"                                                -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:31 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_wrap_burst_converter.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_wrap_burst_converter
# 
# Top level modules:
# 	altera_wrap_burst_converter
# End time: 21:19:32 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv"                                             -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:32 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_default_burst_converter
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_default_burst_converter.sv(102): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_default_burst_converter
# End time: 21:19:32 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv"                                            -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:32 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_address_alignment.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:19:32 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv"                                            -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:32 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 21:19:32 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v"                                              -work onchip_memory_s1_burst_adapter              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:32 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v -work onchip_memory_s1_burst_adapter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 21:19:32 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv"                                              -work pcie_ip_bar1_0_limiter                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:32 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv -work pcie_ip_bar1_0_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:19:32 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_reorder_memory.sv"                                               -work pcie_ip_bar1_0_limiter                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:32 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_reorder_memory.sv -work pcie_ip_bar1_0_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_sc_fifo.v"                                                       -work pcie_ip_bar1_0_limiter                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_sc_fifo.v -work pcie_ip_bar1_0_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v"                                              -work pcie_ip_bar1_0_limiter                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v -work pcie_ip_bar1_0_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv"                            -work router_008                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv -work router_008 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_008
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router_008
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv"                            -work router_007                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv -work router_007 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_007
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router_007
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv"                            -work router_006                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv -work router_006 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_006
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router_006
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv"                            -work router_004                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv -work router_004 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router_004
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv"                            -work router_003                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:33 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv -work router_003 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_003
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router_003
# End time: 21:19:33 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv"                            -work router_001                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:34 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv -work router_001 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router_001
# End time: 21:19:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv"                                -work router                                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:34 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv -work router 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0_router
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0_router
# End time: 21:19:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv"                                                  -work onchip_memory_s1_agent                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:34 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv -work onchip_memory_s1_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:19:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv"                                           -work onchip_memory_s1_agent                      
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:34 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv -work onchip_memory_s1_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:19:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_master_agent.sv"                                                 -work pcie_ip_bar1_0_agent                        
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:34 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_master_agent.sv -work pcie_ip_bar1_0_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:19:34 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_translator.sv"                                             -work onchip_memory_s1_translator                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_slave_translator.sv -work onchip_memory_s1_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:19:35 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_master_translator.sv"                                            -work pcie_ip_bar1_0_translator                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_merlin_master_translator.sv -work pcie_ip_bar1_0_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:19:35 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pipe_interface.v"                                                      -work pipe_interface_internal                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pipe_interface.v -work pipe_interface_internal 
# -- Compiling module altpcie_pipe_interface
# 
# Top level modules:
# 	altpcie_pipe_interface
# End time: 21:19:35 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pcie_reconfig_bridge.v"                                                -work pipe_interface_internal                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pcie_reconfig_bridge.v -work pipe_interface_internal 
# -- Compiling module altpcie_pcie_reconfig_bridge
# 
# Top level modules:
# 	altpcie_pcie_reconfig_bridge
# End time: 21:19:35 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v"                                        -work reset_controller_internal                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v -work reset_controller_internal 
# -- Compiling module altera_pcie_hard_ip_reset_controller
# 
# Top level modules:
# 	altera_pcie_hard_ip_reset_controller
# End time: 21:19:35 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_rs_serdes.v"                                                           -work reset_controller_internal                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_rs_serdes.v -work reset_controller_internal 
# -- Compiling module altpcie_rs_serdes
# 
# Top level modules:
# 	altpcie_rs_serdes
# End time: 21:19:35 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_100_250.v"                                                         -work reset_controller_internal                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:35 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_100_250.v -work reset_controller_internal 
# -- Compiling module altpcie_pll_100_250
# 
# Top level modules:
# 	altpcie_pll_100_250
# End time: 21:19:36 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_125_250.v"                                                         -work reset_controller_internal                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:36 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_pll_125_250.v -work reset_controller_internal 
# -- Compiling module altpcie_pll_125_250
# 
# Top level modules:
# 	altpcie_pll_125_250
# End time: 21:19:36 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.vo"                                  -work altgx_internal                              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:36 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.vo -work altgx_internal 
# -- Compiling module cinnabon_fpga_qsys_pcie_ip_altgx_internal
# 
# Top level modules:
# 	cinnabon_fpga_qsys_pcie_ip_altgx_internal
# End time: 21:19:36 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"                           -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:36 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:36 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"                            -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:36 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:37 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v"                            -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:37 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:37 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v"                        -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:37 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:37 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cfg_status.v"                              -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:37 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cfg_status.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:38 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v"                               -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:38 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:38 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v"                            -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:38 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:38 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v"                              -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:39 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"                           -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:39 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:40 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v"                                -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:40 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v"                                      -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:40 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:40 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v"                                -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:41 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v"                                 -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:41 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v"                                      -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:41 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:42 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v"                                -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:42 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v"                             -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:42 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v -work pcie_internal_hip 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 21:19:42 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 166
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v"                            -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:43 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:43 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v"                                      -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:43 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:43 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v"                                     -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:43 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v -work pcie_internal_hip 
# 
# Top level modules:
# End time: 21:19:44 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpciexpav_stif_app.v"                                                        -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:44 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpciexpav_stif_app.v -work pcie_internal_hip 
# -- Compiling module altpciexpav_stif_app
# 
# Top level modules:
# 	altpciexpav_stif_app
# End time: 21:19:44 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v"                                                    -work pcie_internal_hip                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:44 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v -work pcie_internal_hip 
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(14): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(16): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(18): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(19): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(20): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module altpcie_hip_pipen1b_qsys
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(251): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(253): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(264): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(275): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(286): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(297): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(308): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(319): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(748): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(877): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(939): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(1048): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(1052): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(1055): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(1060): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(2993): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3111): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3147): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3148): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3157): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3165): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3179): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3250): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3452): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3453): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3454): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3455): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3456): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3457): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3458): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3459): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3460): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3461): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3462): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3463): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3464): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3465): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3466): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3467): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3468): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3469): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3470): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3471): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3472): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3473): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3474): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3475): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3476): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3477): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3478): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3479): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3480): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3481): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3482): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3483): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3484): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3485): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3486): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3487): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3488): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3489): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3490): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3491): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3492): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module alt4gxb_reset_controller
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3516): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3517): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3541): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3572): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3704): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3705): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3706): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3707): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3708): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3709): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3710): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3711): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3712): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3713): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3714): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3715): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3718): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3719): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3720): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3721): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3723): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3724): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3725): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3726): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3727): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3728): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3729): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3730): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3731): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3732): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module altpcie_txcred_patch
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3737): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3738): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3743): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3744): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3745): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3746): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3748): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3750): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3752): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3754): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3757): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3758): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3760): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3761): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3762): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3763): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3765): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3766): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3768): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3771): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3772): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3774): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3776): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3777): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3779): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3780): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3781): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3782): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3783): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3784): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3785): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3786): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3787): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3788): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3793): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3794): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3804): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3805): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3806): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3807): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3814): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3815): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3820): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3821): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3822): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3823): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3832): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3833): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3840): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3841): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3842): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3843): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3844): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3845): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3858): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3859): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3928): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3930): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3931): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3932): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3942): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3943): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3944): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3945): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3946): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3957): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3958): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3959): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3967): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3968): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3973): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3974): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3975): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3980): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3981): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3982): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3983): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3984): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3992): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(3993): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4005): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4006): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4008): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4009): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4010): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4011): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4012): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4013): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4014): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4020): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4021): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4022): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4023): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4024): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4025): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4026): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4027): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4028): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4029): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4030): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4031): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4032): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4033): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4034): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4035): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4036): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4037): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4038): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4039): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4040): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4041): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4042): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4043): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4044): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4045): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4046): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4047): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4048): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4049): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4050): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4051): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4052): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4053): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4054): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4055): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4056): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4057): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4058): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4059): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4060): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4061): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4062): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4063): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4065): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4066): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4067): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4068): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4069): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4072): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4077): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4078): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4079): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4080): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4081): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4086): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4087): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4088): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4089): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4090): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4096): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4097): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4107): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4108): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4109): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4110): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4111): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4112): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4113): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4114): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4115): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4116): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4117): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4118): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4121): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4122): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4123): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4124): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4125): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4127): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4128): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4129): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4130): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4131): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4132): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4133): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4134): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4135): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4136): Carriage return (0x0D) is not followed by a newline (0x0A).
# -- Compiling module altpcie_tl_cfg_pipe
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4171): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v(4178): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# 	altpcie_hip_pipen1b_qsys
# End time: 21:19:45 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 279
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master_p2b_adapter.sv"                                  -work p2b_adapter                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:45 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master_p2b_adapter.sv -work p2b_adapter 
# -- Compiling module cinnabon_fpga_qsys_J2A_master_p2b_adapter
# 
# Top level modules:
# 	cinnabon_fpga_qsys_J2A_master_p2b_adapter
# End time: 21:19:45 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv"                                  -work b2p_adapter                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:45 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv -work b2p_adapter 
# -- Compiling module cinnabon_fpga_qsys_J2A_master_b2p_adapter
# 
# Top level modules:
# 	cinnabon_fpga_qsys_J2A_master_b2p_adapter
# End time: 21:19:45 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_packets_to_master.v"                                             -work transacto                                   
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:45 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_packets_to_master.v -work transacto 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 21:19:45 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_packets_to_bytes.v"                                           -work p2b                                         
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:45 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_packets_to_bytes.v -work p2b 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 21:19:45 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_bytes_to_packets.v"                                           -work b2p                                         
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:45 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_bytes_to_packets.v -work b2p 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 21:19:45 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_sc_fifo.v"                                                       -work fifo                                        
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:45 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_sc_fifo.v -work fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv"                                   -work timing_adt                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv -work timing_adt 
# -- Compiling module cinnabon_fpga_qsys_J2A_master_timing_adt
# 
# Top level modules:
# 	cinnabon_fpga_qsys_J2A_master_timing_adt
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_jtag_interface.v"                                             -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_jtag_interface.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_jtag_dc_streaming.v"                                                    -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_jtag_dc_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_jtag_sld_node.v"                                                        -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_jtag_sld_node.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_jtag_streaming.v"                                                       -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_jtag_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_clock_crosser.v"                                              -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_clock_crosser.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_std_synchronizer_nocut.v"                                               -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_std_synchronizer_nocut.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 21:19:46 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v"                                              -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:46 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_idle_remover.v"                                               -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_idle_remover.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_idle_inserter.v"                                              -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_idle_inserter.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv"                                            -work jtag_phy_embedded_in_jtag_master            
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_avalon_st_pipeline_stage.sv -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_reset_controller.v"                                                     -work rst_controller                              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_reset_synchronizer.v"                                                   -work rst_controller                              
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_irq_mapper.sv"                                              -work irq_mapper                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 -sv D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_irq_mapper.sv -work irq_mapper 
# -- Compiling module cinnabon_fpga_qsys_irq_mapper
# 
# Top level modules:
# 	cinnabon_fpga_qsys_irq_mapper
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v"                                        -work mm_interconnect_1                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_1
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_1
# End time: 21:19:47 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v"                                        -work mm_interconnect_0                           
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:47 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module cinnabon_fpga_qsys_mm_interconnect_0
# 
# Top level modules:
# 	cinnabon_fpga_qsys_mm_interconnect_0
# End time: 21:19:48 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_sgdma.v"                                                    -work sgdma                                       
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:48 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_sgdma.v -work sgdma 
# -- Compiling module control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo
# -- Compiling module descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module cinnabon_fpga_qsys_sgdma_chain
# -- Compiling module cinnabon_fpga_qsys_sgdma_command_grabber
# -- Compiling module cinnabon_fpga_qsys_sgdma_m_read
# -- Compiling module cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo
# -- Compiling module cinnabon_fpga_qsys_sgdma_m_readfifo
# -- Compiling module sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma
# -- Compiling module cinnabon_fpga_qsys_sgdma_m_write
# -- Compiling module cinnabon_fpga_qsys_sgdma_command_fifo
# -- Compiling module cinnabon_fpga_qsys_sgdma_desc_address_fifo
# -- Compiling module cinnabon_fpga_qsys_sgdma_status_token_fifo
# -- Compiling module cinnabon_fpga_qsys_sgdma_stream_fifo
# -- Compiling module cinnabon_fpga_qsys_sgdma
# 
# Top level modules:
# 	cinnabon_fpga_qsys_sgdma
# End time: 21:19:48 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_pio_0.v"                                                    -work pio_0                                       
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:48 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_pio_0.v -work pio_0 
# -- Compiling module cinnabon_fpga_qsys_pio_0
# 
# Top level modules:
# 	cinnabon_fpga_qsys_pio_0
# End time: 21:19:48 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_pcie_ip.v"                                                  -work pcie_ip                                     
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:48 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_pcie_ip.v -work pcie_ip 
# -- Compiling module cinnabon_fpga_qsys_pcie_ip
# 
# Top level modules:
# 	cinnabon_fpga_qsys_pcie_ip
# End time: 21:19:48 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_onchip_memory.v"                                            -work onchip_memory                               
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:48 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_onchip_memory.v -work onchip_memory 
# -- Compiling module cinnabon_fpga_qsys_onchip_memory
# 
# Top level modules:
# 	cinnabon_fpga_qsys_onchip_memory
# End time: 21:19:48 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master.v"                                               -work J2A_master                                  
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:48 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master.v -work J2A_master 
# -- Compiling module cinnabon_fpga_qsys_J2A_master
# 
# Top level modules:
# 	cinnabon_fpga_qsys_J2A_master
# End time: 21:19:48 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.v"                                                                                                                       
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:49 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/cinnabon_fpga_qsys.v 
# -- Compiling module cinnabon_fpga_qsys
# 
# Top level modules:
# 	cinnabon_fpga_qsys
# End time: 21:19:49 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/add/add.v"                                                                                                                                                          
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:49 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/add/add.v 
# -- Compiling module add
# 
# Top level modules:
# 	add
# End time: 21:19:49 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/pll/pll_sim/pll.vo"                                                                                                                                                 
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:49 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/pll/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 21:19:49 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_madx_cen.v"                                                              -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:49 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_madx_cen.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:49 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_mady_cen.v"                                                              -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:49 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_mady_cen.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:50 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_isdr.v"                                                                  -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:50 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_isdr.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:50 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_apr_dxx.v"                                                               -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:50 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_apr_dxx.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:50 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_mob_w.v"                                                                 -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:50 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_mob_w.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:51 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_dxx_g.v"                                                                     -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:51 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_dxx_g.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:51 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_dxx.v"                                                                       -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:51 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_dxx.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:51 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_as_m_dp_cen.v"                                                           -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:51 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_as_m_dp_cen.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:52 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_as_m_cen.v"                                                              -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:52 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_as_m_cen.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:52 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_altqmcpipe.v"                                                                -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:52 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_altqmcpipe.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:52 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_gam_dp.v"                                                                    -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_gam_dp.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:53 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_derot.v"                                                                 -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/mentor/asj_nco_derot.v -work nco_ii_0 
# 
# Top level modules:
# End time: 21:19:53 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/submodules/nco_nco_ii_0.v"                                                                         -work nco_ii_0                                    
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:53 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/submodules/nco_nco_ii_0.v -work nco_ii_0 
# -- Compiling module nco_nco_ii_0
# 
# Top level modules:
# 	nco_nco_ii_0
# End time: 21:19:54 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "D:/cinnabon_fpga/cores/nco/simulation/nco.v"                                                                                                                                               
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:54 on Mar 02,2020
# vlog -reportprogress 300 D:/cinnabon_fpga/cores/nco/simulation/nco.v 
# -- Compiling module nco
# 
# Top level modules:
# 	nco
# End time: 21:19:54 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/cinnabon_fpga/src {D:/cinnabon_fpga/src/ramwriter.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:54 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cinnabon_fpga/src" D:/cinnabon_fpga/src/ramwriter.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module ramwriter
# ** Warning: D:/cinnabon_fpga/src/ramwriter.v(212): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	ramwriter
# End time: 21:19:54 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+D:/cinnabon_fpga/src {D:/cinnabon_fpga/src/adcproc.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:54 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cinnabon_fpga/src" D:/cinnabon_fpga/src/adcproc.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module adcproc
# -- Compiling module adcraw
# ** Warning: D:/cinnabon_fpga/src/adcproc.v(109): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	adcproc
# End time: 21:19:54 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+D:/cinnabon_fpga/cores/bram1 {D:/cinnabon_fpga/cores/bram1/bram1.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:54 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cinnabon_fpga/cores/bram1" D:/cinnabon_fpga/cores/bram1/bram1.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module bram1
# ** Warning: D:/cinnabon_fpga/cores/bram1/bram1.v(218): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	bram1
# End time: 21:19:54 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+D:/cinnabon_fpga/cores/pll {D:/cinnabon_fpga/cores/pll/pll.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cinnabon_fpga/cores/pll" D:/cinnabon_fpga/cores/pll/pll.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module pll
# ** Warning: D:/cinnabon_fpga/cores/pll/pll.v(378): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	pll
# End time: 21:19:55 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+D:/cinnabon_fpga {D:/cinnabon_fpga/cinnabon_fpga.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cinnabon_fpga" D:/cinnabon_fpga/cinnabon_fpga.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module cinnabon_fpga
# -- Compiling module clkdiv
# -- Compiling module adcqreader
# -- Compiling module heart_beat
# ** Warning: D:/cinnabon_fpga/cinnabon_fpga.v(465): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	cinnabon_fpga
# End time: 21:19:55 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work work +incdir+D:/cinnabon_fpga/db {D:/cinnabon_fpga/db/pll_altpll.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/cinnabon_fpga/db" D:/cinnabon_fpga/db/pll_altpll.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module pll_altpll
# ** Warning: D:/cinnabon_fpga/db/pll_altpll.v(112): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	pll_altpll
# End time: 21:19:55 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlib nco
# ** Warning: (vlib-34) Library already exists at "nco".
# vmap nco nco
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nco nco 
# Modifying D:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini
# vlog -vlog01compat -work nco +incdir+D:/cinnabon_fpga/cores/nco/synthesis {D:/cinnabon_fpga/cores/nco/synthesis/nco.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work nco "+incdir+D:/cinnabon_fpga/cores/nco/synthesis" D:/cinnabon_fpga/cores/nco/synthesis/nco.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module nco
# ** Warning: D:/cinnabon_fpga/cores/nco/synthesis/nco.v(27): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	nco
# End time: 21:19:55 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -vlog01compat -work nco +incdir+D:/cinnabon_fpga/cores/nco/synthesis/submodules {D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -vlog01compat -work nco "+incdir+D:/cinnabon_fpga/cores/nco/synthesis/submodules" D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v 
# ** Warning: (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# -- Compiling module nco_nco_ii_0
# ** Warning: D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v(478): (vlog-2644) Conflicting semantics, "-vlog01compat" switch disables SystemVerilog support.
# 
# Top level modules:
# 	nco_nco_ii_0
# End time: 21:19:55 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -sv -work work +incdir+D:/cinnabon_fpga/tests {D:/cinnabon_fpga/tests/adctesttb.sv}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 21:19:55 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/cinnabon_fpga/tests {D:/cinnabon_fpga/tests/adctest.sv}
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:55 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 21:19:56 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L nco -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_008 -L router_007 -L router_006 -L router_004 -L router_003 -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -L J2A_master -L nco_ii_0 -voptargs="+acc"  adctesttb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L nco -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_008 -L router_007 -L router_006 -L router_004 -L router_003 -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -L J2A_master -L nco_ii_0 -voptargs=""+acc"" adctesttb 
# Start time: 21:19:56 on Mar 02,2020
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading work.ramwriter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(15): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(15): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(15): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# 
# do D:/cinnabon_fpga/sim/mentor/compile_and_run_toplevel_only.tcl
# Call command to elaborate your design and testbench..
#set QSYS_SIMDIR "D:/cinnabon_fpga/sim"
# 
# Source the generated IP simulation script.
#source $QSYS_SIMDIR/modelsim/cinnabon_fpga_iputf_input/mentor/msim_setup.tcl
# 
# alias c {
#   echo "\[exec\] c"
#   vsim -t 10ns -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" cinnabon_fpga_tb
#   
#   
# add wave *
# 
# run 1us
# 
# wave zoom out 10.0
# }
# 
# alias a {
# 
# 
# 
# vlog -sv -work work +incdir+D:/cinnabon_fpga/tests {D:/cinnabon_fpga/tests/adctesttb.sv}
# vlog -sv -work work +incdir+D:/cinnabon_fpga/tests {D:/cinnabon_fpga/tests/adctest.sv}
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs="+acc"  adctesttb
#   
# add wave *
# 
# run 1us
# 
# wave zoom out 10.0
# }
#
# Run the simulation.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlftizsn7g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftizsn7g
# 
# run 1us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# 
# wave zoom out 10.0
# 994550 ps
# 1004550 ps
# wave zoom out 10.0
# 949550 ps
# 1049550 ps
# wave zoom out 10.0
# 499550 ps
# 1499550 ps
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:19 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 23:32:19 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:19 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 23:32:19 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:32:20 on Mar 02,2020, Elapsed time: 2:12:24
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" adctesttb 
# Start time: 23:32:20 on Mar 02,2020
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading work.ramwriter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(21): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(21): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlftmy0b52".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmy0b52
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# {994550 ps} {1004550 ps}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:18 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 23:42:19 on Mar 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:19 on Mar 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 23:42:19 on Mar 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:42:20 on Mar 02,2020, Elapsed time: 0:10:00
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" adctesttb 
# Start time: 23:42:20 on Mar 02,2020
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading work.ramwriter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(27): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(27): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(27): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlftj7rz5g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj7rz5g
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# {994550 ps} {1004550 ps}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:16:18 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 08:16:18 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:16:18 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 08:16:18 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:16:19 on Mar 03,2020, Elapsed time: 8:33:59
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" adctesttb 
# Start time: 08:16:20 on Mar 03,2020
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading work.ramwriter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(30): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(30): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(30): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlftjstyjv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjstyjv
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# {994550 ps} {1004550 ps}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:20 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 08:37:20 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:20 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 08:37:20 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:37:21 on Mar 03,2020, Elapsed time: 0:21:01
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" adctesttb 
# Start time: 08:37:21 on Mar 03,2020
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading work.ramwriter
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(33): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(33): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(33): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlftv81c8a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv81c8a
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# {994550 ps} {1004550 ps}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:46:22 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# ** Error: (vlog-13069) D:/cinnabon_fpga/tests/adctesttb.sv(28): near "else": syntax error, unexpected else.
# End time: 08:46:23 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# D:/intelFPGA/16.1/modelsim_ae/win32aloem/vlog failed.
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:47:37 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# ** Error: D:/cinnabon_fpga/tests/adctesttb.sv(28): (vlog-2110) Illegal reference to net "rw_address".
# ** Error: D:/cinnabon_fpga/tests/adctesttb.sv(33): (vlog-2110) Illegal reference to net "rw_address".
# End time: 08:47:37 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# D:/intelFPGA/16.1/modelsim_ae/win32aloem/vlog failed.
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:48:30 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# ** Error (suppressible): (vlog-12003) D:/cinnabon_fpga/tests/adctesttb.sv(18): Variable 'buff_address' written by continuous and procedural assignments. See D:/cinnabon_fpga/tests/adctesttb.sv(21). 
# End time: 08:48:30 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/intelFPGA/16.1/modelsim_ae/win32aloem/vlog failed.
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:47 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 08:49:47 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:49:47 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 08:49:48 on Mar 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:49:49 on Mar 03,2020, Elapsed time: 0:12:28
# Errors: 6, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" adctesttb 
# Start time: 08:49:49 on Mar 03,2020
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(43): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(43): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(43): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlftm0jwe2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm0jwe2
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# {994550 ps} {1004550 ps}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
a
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:45 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctesttb.sv 
# -- Compiling module adctesttb
# 
# Top level modules:
# 	adctesttb
# End time: 10:27:45 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vlog-1901) OptionFile "D:/cinnabon/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:45 on Mar 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/cinnabon_fpga/tests" D:/cinnabon_fpga/tests/adctest.sv 
# -- Compiling module adctest
# 
# Top level modules:
# 	adctest
# End time: 10:27:45 on Mar 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:27:46 on Mar 03,2020, Elapsed time: 1:37:57
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L cinnabon_fpga_qsys -L nco_ii_0 -L error_adapter_0 -L rsp_mux -L rsp_demux -L cmd_mux -L cmd_demux -L router_001 -L router -L avalon_st_adapter_001 -L avalon_st_adapter -L pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter -L rsp_mux_003 -L rsp_demux_002 -L cmd_mux_002 -L cmd_mux_001 -L cmd_demux_003 -L cmd_demux_002 -L onchip_memory_s1_burst_adapter -L pcie_ip_bar1_0_limiter -L router_007 -L router_006 -L router_005 -L router_003 -L onchip_memory_s1_agent_rsp_fifo -L onchip_memory_s1_agent -L pcie_ip_bar1_0_agent -L onchip_memory_s1_translator -L pcie_ip_bar1_0_translator -L pipe_interface_internal -L reset_controller_internal -L altgx_internal -L pcie_internal_hip -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L sgdma -L pio_0 -L pcie_ip -L onchip_memory -voptargs=""+acc"" adctesttb 
# Start time: 10:27:46 on Mar 03,2020
# Loading sv_std.std
# Loading work.adctesttb
# Loading work.bram1
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.adctest
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(46): [PCDPC] - Port size (4) does not match connection size (32) for port 'rdaddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(46): [PCDPC] - Port size (4) does not match connection size (32) for port 'wraddress'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-3015) D:/cinnabon_fpga/tests/adctesttb.sv(46): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: D:/cinnabon_fpga/cores/bram1/bram1.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /adctesttb/bram1_inst File: D:/cinnabon_fpga/cores/bram1/bram1.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: klutc_000  Hostname: HAL9000  ProcessID: 15068
#           Attempting to use alternate WLF file "./wlft9n2m5e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9n2m5e
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: adctesttb.bram1_inst.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV GX PLL was reset
# Time: 0  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
#  Note : Cyclone IV GX PLL locked to incoming clock
# Time: 180000  Instance: adctesttb.pll_100.altpll_component.cycloneiv_pll.pll4
# {994550 ps} {1004550 ps}
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
