
---------- Begin Simulation Statistics ----------
final_tick                                 6546516250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     68                       # Simulator instruction rate (inst/s)
host_mem_usage                                5701092                       # Number of bytes of host memory used
host_op_rate                                       70                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2208.57                       # Real time elapsed on the host
host_tick_rate                                2858578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      150319                       # Number of instructions simulated
sim_ops                                        155257                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006313                       # Number of seconds simulated
sim_ticks                                  6313381250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.391877                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2829                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5614                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 65                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1008                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4345                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                352                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             657                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              305                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8306                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1391                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          284                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       37517                       # Number of instructions committed
system.cpu.committedOps                         41656                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.131380                       # CPI: cycles per instruction
system.cpu.discardedOps                          2718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              27885                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             11603                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             4754                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           96080                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.242050                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.numCycles                           154997                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        45                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   24909     59.80%     59.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                    121      0.29%     60.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  10074     24.18%     84.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6552     15.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    41656                       # Class of committed instruction
system.cpu.quiesceCycles                      9946413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           58917                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           319                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4424                       # Transaction distribution
system.membus.trans_dist::ReadResp               4672                       # Transaction distribution
system.membus.trans_dist::WriteReq              10969                       # Transaction distribution
system.membus.trans_dist::WriteResp             10969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            228                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        29732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        29732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       951164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       951164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  970197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15680                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001276                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035693                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15660     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               15680                       # Request fanout histogram
system.membus.reqLayer6.occupancy            60576500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1051375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              443890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              211250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             813945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           38639930                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1144500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10380491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2595123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12975614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2595123                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10380491                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12975614                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12975614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12975614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25951229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        49152                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        49152                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        37317                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        37317                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        65538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        94210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       172938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1507332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2754597                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          231226250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           200175                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1101                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    204045423                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    185541000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20760983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7785369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10380491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38926843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10380491                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7785369                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18165860                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20760983                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18165860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18165860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57092703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7785369                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18165860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25951229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7785369                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2676854                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10462223                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7785369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25951229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2676854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36413451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         4370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         4370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        10496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        10496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        18434                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        29732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       589828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       951164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        19076                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        19076    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        19076                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     64730000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     32335000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1897830580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41521966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     72663440                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012015986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     51902457                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51961380                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    103863837                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1949733037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93483345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     72663440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2115879823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1572868                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       720900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1376260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       264193                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        22529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       186369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     31141474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155708005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     51902457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10380491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    249132428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    103804914                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    114186039                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    217990954                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     31141474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    259512919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    166088497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10380491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    467123382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14592                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          228                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          247                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2311281                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       192607                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2503888                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2311281                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2311281                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2311281                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       192607                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2503888                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       262148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             280892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          671872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         4097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     41522599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2676854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            233156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44491531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41521966                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     51902457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10380491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2595123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106420312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41580888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93425057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10380491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2595123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2676854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           233156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150911843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      9201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332386000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10498                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141105320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               256001570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32237.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58487.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9778                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.530792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.153295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.717377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           39      3.81%      3.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           24      2.35%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16      1.56%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      1.27%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      2.05%     11.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.47%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.66%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.76%     15.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          860     84.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1023                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.139130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.488566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            111     96.52%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.87%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            2      1.74%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      91.208696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     36.889244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.080311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             93     80.87%     80.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      6.96%     87.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      2.61%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.87%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.87%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.87%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.87%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.87%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.74%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      3.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 280128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  671296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  280892                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               671872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6313017500                       # Total gap between requests
system.mem_ctrls.avgGap                     423948.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       261124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58922.467259521196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 41360404.141600035131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2676854.023349215742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233155.569371008605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81097.589346437773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41521965.745376139879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 51902457.181720174849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10380491.436344034970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2443064.879061438143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         4097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       376875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    238406405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16032735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1185555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1167196250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27792692750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  62430732375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  15855109000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     66777375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     47109.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58190.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60500.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51545.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 583598125.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6785325.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12193502.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  15483504.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    260849.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         506747.475000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         352321.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7960668.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       14577087.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60428176.200002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     13156615.987500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110473094.399999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207454711.762499                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.859525                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5794916000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    341670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    176992250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     138145063.888889                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    391396315.729136                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1241625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545311750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       329988375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6216527875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14824                       # number of overall hits
system.cpu.icache.overall_hits::total           14824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          228                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            228                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          228                       # number of overall misses
system.cpu.icache.overall_misses::total           228                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9903750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9903750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9903750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9903750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015147                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          228                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          228                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9544875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9544875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9544875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9544875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015147                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015147                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015147                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015147                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.486842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.486842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.486842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.486842                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          228                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           228                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9903750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9903750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9544875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9544875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015147                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.486842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.486842                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.028595                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.230769                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.028595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        16539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            16539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        16539                       # number of overall hits
system.cpu.dcache.overall_hits::total           16539                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           50                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             50                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           50                       # number of overall misses
system.cpu.dcache.overall_misses::total            50                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3448250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3448250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3448250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3448250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        16589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        16589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        16589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        16589                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003014                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        68965                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        68965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        68965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        68965                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           42                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2764125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2764125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2764125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2764125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        10512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        47125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        47125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       912125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       912125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45606.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45606.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2505750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2505750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6057                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        83525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        83525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84181.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84181.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           171.418543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  43                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   171.418543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.334802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.334802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             66398                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            66398                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6546516250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6546844375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     68                       # Simulator instruction rate (inst/s)
host_mem_usage                                5701092                       # Number of bytes of host memory used
host_op_rate                                       70                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2208.66                       # Real time elapsed on the host
host_tick_rate                                2858609                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      150517                       # Number of instructions simulated
sim_ops                                        155501                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006314                       # Number of seconds simulated
sim_ticks                                  6313709375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.903050                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    2831                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5673                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 66                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1019                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4358                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                352                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             657                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              305                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8384                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1410                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          284                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       37715                       # Number of instructions committed
system.cpu.committedOps                         41900                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.123611                       # CPI: cycles per instruction
system.cpu.discardedOps                          2751                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              28095                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             11692                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             4771                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           96263                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.242506                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.numCycles                           155522                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        45                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   25050     59.79%     59.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                    121      0.29%     60.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                  10135     24.19%     84.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6593     15.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    41900                       # Class of committed instruction
system.cpu.quiesceCycles                      9946413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           59259                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4424                       # Transaction distribution
system.membus.trans_dist::ReadResp               4675                       # Transaction distribution
system.membus.trans_dist::WriteReq              10969                       # Transaction distribution
system.membus.trans_dist::WriteResp             10969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            231                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        29732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        29732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         4441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       951164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       951164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  970389                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15683                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001275                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035689                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15663     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               15683                       # Request fanout histogram
system.membus.reqLayer6.occupancy            60576500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1051375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              448390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              211250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             813945                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           38639930                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1159500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10379952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2594988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12974940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2594988                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10379952                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12974940                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12974940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12974940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25949880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        49152                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        49152                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        37317                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        37317                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          238                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          838                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        65538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        94210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       172938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          374                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1193                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1048580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1507332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2754597                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          231226250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           200175                       # Number of requests
system.acctest.local_bus.averageQueuingDelay         1101                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         9000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.03                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy    204045423                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    185541000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20759904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7784964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10379952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38924820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10379952                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7784964                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18164916                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20759904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18164916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18164916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57089736                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7784964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18164916                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25949880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7784964                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2676715                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10461679                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7784964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25949880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2676715                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36411559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         4370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         4370                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        10496                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        10496                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        18434                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        29732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       589828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       951164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        19076                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        19076    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        19076                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     64730000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     32335000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1897731949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41519808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     72659664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2011911421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     51899760                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     51958679                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    103858439                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1949631709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93478487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     72659664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2115769860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       983044                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1572868                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       720900                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1376260                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       245761                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       264193                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        22529                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       186369                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     31139856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155699913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     51899760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10379952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    249119481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    103799520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    114180105                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    217979625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     31139856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    259499433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    166079865                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10379952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    467099105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          231                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          250                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2341571                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       192597                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2534168                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2341571                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2341571                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2341571                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       192597                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2534168                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       262148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             280892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          671872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         4097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     41520441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2676715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            233143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44489219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41519808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     51899760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10379952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2594988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106414781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41578727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93420201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10379952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2594988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2676715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           233143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150904000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      9201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332386000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10946                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10498                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    141105320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               256001570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32237.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58487.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9778                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.530792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.153295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.717377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           39      3.81%      3.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           24      2.35%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16      1.56%      7.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      1.27%      8.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      2.05%     11.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      1.47%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.66%     14.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.76%     15.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          860     84.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1023                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.139130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.488566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            111     96.52%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.87%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            2      1.74%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      91.208696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     36.889244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.080311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             93     80.87%     80.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      6.96%     87.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      2.61%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.87%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.87%     92.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.87%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.87%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.87%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.74%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            4      3.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 280128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  671296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  280892                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               671872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6313017500                       # Total gap between requests
system.mem_ctrls.avgGap                     423948.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       261124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58919.405044677085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 41358254.631414674222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2676714.906599577516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233143.452219797502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81093.374685146962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41519807.838795244694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 51899759.798494055867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10379951.959698811173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2442937.912390052341                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         4097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       376875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    238406405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16032735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1185555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1167196250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27792692750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  62430732375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  15855109000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     66777375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     47109.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58190.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60500.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51545.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 583598125.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6785325.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12193502.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  15483504.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    260849.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         506747.475000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         352321.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7960668.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       14577087.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60428176.200002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     13165502.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110473094.399999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207463597.874999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         32.859225                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5794916000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    341670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    177320375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     138145063.888889                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    391396315.729136                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1241625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545311750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       330316500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6216527875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        14903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14903                       # number of overall hits
system.cpu.icache.overall_hits::total           14903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            231                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          231                       # number of overall misses
system.cpu.icache.overall_misses::total           231                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10033125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10033125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10033125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10033125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15134                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15134                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015264                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015264                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43433.441558                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43433.441558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43433.441558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43433.441558                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          231                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9670125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9670125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9670125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9670125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015264                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015264                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015264                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015264                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.012987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.012987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.012987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.012987                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           231                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10033125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10033125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43433.441558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43433.441558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9670125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9670125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015264                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.012987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.012987                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.029734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               71303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            178.704261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.029734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.658261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30499                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        16652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            16652                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        16652                       # number of overall hits
system.cpu.dcache.overall_hits::total           16652                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           50                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             50                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           50                       # number of overall misses
system.cpu.dcache.overall_misses::total            50                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3448250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3448250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3448250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3448250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        16702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        16702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        16702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        16702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        68965                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        68965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        68965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        68965                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           42                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2764125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2764125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2764125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2764125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1174000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65812.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.703985                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        10584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        47125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        47125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       912125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       912125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1174000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45606.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45606.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21740.740741                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2505750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2505750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6098                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        83525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        83525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          473                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84181.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84181.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           171.418781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               19106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.558011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   171.418781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.334802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.334802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             66850                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            66850                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6546844375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
