(S (NP (PRP We)) (VP (VBD designed) (CC and) (VBD implemented) (NP (NP (DT a) (NML (NML (JJ direct) (NN memory) (NN access)) (-LRB- -LRB-) (NML (NN DMA)) (-RRB- -RRB-)) (NN architecture)) (PP (IN of) (NP (NML (NML (NML (NN PCI) (HYPH -) (NN Express)) (-LRB- -LRB-) (NML (NN PCIe)) (-RRB- -RRB-)) (PP (IN between) (NP (NNP Xilinx) (NNP Field)))) (NML (NNP Program) (NNP Gate)) (NML (NML (NN Array) (PRN (-LRB- -LRB-) (NP (NN FPGA)) (-RRB- -RRB-))) (CC and) (NML (NNP Freescale) (NNP PowerPC))))))) (. .))
(S (NP (NP (DT The) (NN DMA) (NN architecture)) (PP (VBN based) (PP (IN on) (NP (NNP FPGA))))) (VP (VBZ is) (ADJP (JJ compatible) (PP (IN with) (NP (DT the) (NML (NNP Xilinx) (NN PCIe)) (NN core)))) (SBAR (IN while) (S (NP (NP (DT the) (NN DMA) (NN architecture)) (PP (VBN based) (PP (IN on) (NP (NN POWERPC))))) (VP (VBZ is) (ADJP (JJ compatible) (PP (IN with) (NP (NP (NNP VxBus)) (PP (IN of) (NP (NNPS VxWorks)))))))))) (. .))
(S (NP (DT The) (NNS solutions)) (VP (VBP provide) (NP (DT a) (NML (NML (JJ high) (HYPH -) (NN performance)) (CC and) (NML (JJ low) (HYPH -) (NN occupancy))) (NN alternative)) (PP (IN to) (NP (JJ commercial)))) (. .))
(S (PP (IN In) (NP (NN order) (S (VP (TO to) (VP (VB maximize) (NP (DT the) (NML (NN PCIe) (NN throughput))) (PP (IN while) (S (VP (VBG minimizing) (NP (DT the) (NNP FPGA) (NNS resources) (NN utilization)))))))))) (, ,) (NP (DT the) (NN DMA) (NN engine)) (VP (VBZ adopts) (NP (NP (DT a) (JJ novel) (NN strategy)) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (NN DMA) (NN register) (NN list)) (VP (VBZ is) (VP (VBN stored) (PP (DT both) (PP (IN inside) (NP (NP (DT the) (NNP FPGA)) (PP (IN during) (NP (NN initialization) (NN phase))))) (CC and) (PP (IN inside) (NP (NP (DT the) (JJ central) (NN memory)) (PP (IN of) (NP (DT the) (NN host) (NN CPU)))))))))))) (. .))
(S (NP (DT The) (NNP FPGA) (NN design) (NN package)) (VP (VBZ is) (VP (VBN complemented) (PP (IN with) (NP (JJ simple) (NN register) (NN access))) (PP (IN to) (NP (NP (NN control)) (NP (DT the) (NN DMA) (NN engine)))) (PP (IN by) (NP (DT a) (NNP VxWorks) (NN driver))))) (. .))
(S (NP (DT The) (NN design)) (VP (VP (VBZ is) (ADJP (JJ compatible) (PP (IN with) (NP (NNP Xilinx) (NNP FPGA) (NNP Kintex) (NNP Ultrascale) (NNP Family))))) (, ,) (CC and) (VP (VBZ operates) (PP (IN with) (NP (DT the) (NML (NNP Xilinx) (NN PCIe)) (NN endpoint) (NN Generation) (NML (NML (CD 1)) (PP (IN with) (NP (NN lane) (NNS configurations)))) (NN x8))))) (. .))
(S (NP (NP (DT A) (NNS data) (NN throughput)) (PP (IN of) (NP (NP (QP (JJR more) (IN than) (CD 666)) (NNS MBytes)) (PP (SYM /) (NP (NN s))) (PRN (-LRB- -LRB-) (NP (NP (NN memory) (NN write)) (PP (IN with) (NP (NP (NNS data)) (PP (IN from) (NP (NP (NNP FPGA)) (PP (IN to) (NP (NNP PowerPC)))))))) (-RRB- -RRB-))))) (VP (VBZ has) (VP (VBN been) (VP (VBN achieved) (PP (IN with) (NP (NP (DT the) (NML (JJ single) (NN PCIe)) (NN Gen1) (NN x8)) (SBAR (S (NP (NP (NNS lanes) (NN endpoint)) (PP (IN of) (NP (DT this) (NN design) (, ,) (NN PowerPC) (CC and) (NN FPGA)))) (VP (MD can) (VP (VB send) (NP (NN memory) (NN write) (NN request)) (PP (IN to) (NP (DT each) (JJ other)))))))))))) (. .))
