`timescale 1ns / 1ps
module cpu8bits(
    input clk,
    input rst_n
);



endmodule
