# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do nco_t_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying /home/visier/altera_lite/24.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib nco
# ** Warning: (vlib-34) Library already exists at "nco".
# Errors: 0, Warnings: 1
# vmap nco nco
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap nco nco 
# Modifying modelsim.ini
# vlog -vlog01compat -work nco +incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T\ /prj/ipcore/nco/nco/synthesis {/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/nco.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:02:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work nco "+incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis" /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/nco.v 
# -- Compiling module nco
# 
# Top level modules:
# 	nco
# End time: 17:02:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work nco +incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T\ /prj/ipcore/nco/nco/synthesis/submodules {/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:02:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work nco "+incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules" /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v 
# -- Compiling module nco_nco_ii_0
# 
# Top level modules:
# 	nco_nco_ii_0
# End time: 17:02:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T\ /rtl {/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /rtl/nco_t.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:02:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /rtl" /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /rtl/nco_t.v 
# -- Compiling module nco_t
# 
# Top level modules:
# 	nco_t
# End time: 17:02:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T\ /prj/ipcore/pll {/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/pll/pll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:02:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/pll" /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/pll/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:02:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T\ /prj/db {/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/db/pll_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:02:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/db" /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 17:02:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T\ /prj/../sim {/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/../sim/NCO_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:02:29 on Apr 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/../sim" /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/../sim/NCO_tb.v 
# -- Compiling module NCO_tb
# 
# Top level modules:
# 	NCO_tb
# End time: 17:02:29 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nco -voptargs="+acc"  NCO_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nco -voptargs=""+acc"" NCO_tb 
# Start time: 17:02:29 on Apr 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(309): Module 'asj_xnqg' is not defined.
#  For instance 'u011' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(315): Module 'segment_arr_tdl' is not defined.
#  For instance 'tdl' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(326): Module 'asj_altqmcpipe' is not defined.
#  For instance 'ux000' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(345): Module 'asj_dxx_g' is not defined.
#  For instance 'ux001' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(352): Module 'asj_dxx' is not defined.
#  For instance 'ux002' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(363): Module 'asj_nco_aprid_dxx' is not defined.
#  For instance 'ux0219' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(370): Module 'asj_gar' is not defined.
#  For instance 'ux007' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(380): Module 'sid_2c_1p' is not defined.
#  For instance 'sid2c' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(393): Module 'asj_nco_as_m_cen' is not defined.
#  For instance 'ux0120' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(406): Module 'asj_nco_as_m_cen' is not defined.
#  For instance 'ux0121' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(419): Module 'segment_sel' is not defined.
#  For instance 'rot' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(433): Module 'asj_nco_mob_rw' is not defined.
#  For instance 'ux122' at path 'NCO_tb.uut.u0.nco_ii_0'
# ** Error: /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis/submodules/nco_nco_ii_0.v(445): Module 'asj_nco_isdr' is not defined.
#  For instance 'ux710isdr' at path 'NCO_tb.uut.u0.nco_ii_0'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=13, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./nco_t_run_msim_rtl_verilog.do PAUSED at line 18
find drivers -source -time {166 ns} -cause {}
# End time: 17:02:38 on Apr 25,2025, Elapsed time: 0:00:09
# Errors: 13, Warnings: 1
