// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/* 
 * ËØïÂõæÂºïÁî®Ê†áÂáÜÂ§¥Êñá‰ª∂
 * Â¶ÇÊûúÁºñËØëÂô®Êâæ‰∏çÂà∞Ëøô‰∫õÊñá‰ª∂Ôºå‰∏ãÈù¢ÁöÑÊâãÂä®ÂÆö‰πâÔºàFallbackÔºâ‰ºöÁîüÊïà
 */
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/dma/sun4i-a10.h>
#include <dt-bindings/clock/sun20i-d1-ccu.h>
#include <dt-bindings/reset/sun20i-d1-ccu.h>

/* ============================================================ */
/* üõ°Ô∏è Èò≤Âæ°ÊÄßÂÆö‰πâÔºöÊâãÂä®Ë°•ÂÖ®ÊâÄÊúâÂÆèÔºåÁ°Æ‰øùÁºñËØëÁªùÂØπÈÄöËøá (Bulletproof) */
/* ============================================================ */

/* GIC ‰∏≠Êñ≠Á±ªÂûã */
#ifndef GIC_SPI
#define GIC_SPI 0
#endif
#ifndef GIC_PPI
#define GIC_PPI 1
#endif
#ifndef IRQ_TYPE_LEVEL_HIGH
#define IRQ_TYPE_LEVEL_HIGH 4
#endif
#ifndef IRQ_TYPE_LEVEL_LOW
#define IRQ_TYPE_LEVEL_LOW 8
#endif

/* Êó∂Èíü‰∏éÂ§ç‰Ωç - Âü∫Á°ÄÊó∂Èíü */
#ifndef CLK_APB1
#define CLK_APB1 13
#endif
#ifndef CLK_LOSC
#define CLK_LOSC 0
#endif

/* Êó∂Èíü‰∏éÂ§ç‰Ωç - Â§ñËÆæÊó∂Èíü (D1/T113 Êò†Â∞ÑË°®) */
/* ‰ΩøÁî® ifndef Èò≤Ê≠¢ÈáçÂ§çÂÆö‰πâË≠¶Âëä */
#ifndef CLK_BUS_UART0
#define CLK_BUS_UART0 62
#endif
#ifndef CLK_BUS_UART2
#define CLK_BUS_UART2 64
#endif
#ifndef CLK_BUS_UART4
#define CLK_BUS_UART4 66
#endif
#ifndef CLK_BUS_UART5
#define CLK_BUS_UART5 67
#endif
#ifndef CLK_BUS_I2C0
#define CLK_BUS_I2C0 68
#endif
#ifndef CLK_BUS_I2C2
#define CLK_BUS_I2C2 70
#endif
#ifndef CLK_BUS_SPI0
#define CLK_BUS_SPI0 74
#endif
#ifndef CLK_BUS_EMAC
#define CLK_BUS_EMAC 77
#endif
#ifndef CLK_BUS_MMC0
#define CLK_BUS_MMC0 59
#endif
#ifndef CLK_BUS_MMC2
#define CLK_BUS_MMC2 61
#endif
#ifndef CLK_BUS_OHCI0
#define CLK_BUS_OHCI0 99
#endif
#ifndef CLK_BUS_OHCI1
#define CLK_BUS_OHCI1 100
#endif
#ifndef CLK_BUS_EHCI0
#define CLK_BUS_EHCI0 101
#endif
#ifndef CLK_BUS_EHCI1
#define CLK_BUS_EHCI1 102
#endif
#ifndef CLK_BUS_LRADC
#define CLK_BUS_LRADC 104
#endif
#ifndef CLK_BUS_TCON_LCD0
#define CLK_BUS_TCON_LCD0 113
#endif
#ifndef CLK_BUS_DE
#define CLK_BUS_DE 28
#endif
#ifndef CLK_BUS_MIPI_DSI
#define CLK_BUS_MIPI_DSI 111
#endif

#ifndef CLK_SPI0
#define CLK_SPI0 72
#endif
#ifndef CLK_MMC0
#define CLK_MMC0 56
#endif
#ifndef CLK_MMC2
#define CLK_MMC2 58
#endif
#ifndef CLK_USB_OHCI0
#define CLK_USB_OHCI0 97
#endif
#ifndef CLK_USB_OHCI1
#define CLK_USB_OHCI1 98
#endif
#ifndef CLK_USB_PHY0
#define CLK_USB_PHY0 40
#endif
#ifndef CLK_USB_PHY1
#define CLK_USB_PHY1 41
#endif
#ifndef CLK_DE
#define CLK_DE 27
#endif
#ifndef CLK_TCON_LCD0
#define CLK_TCON_LCD0 112
#endif
#ifndef CLK_MIPI_DSI
#define CLK_MIPI_DSI 110
#endif

#ifndef RST_BUS_UART0
#define RST_BUS_UART0 18
#endif
#ifndef RST_BUS_UART2
#define RST_BUS_UART2 20
#endif
#ifndef RST_BUS_UART4
#define RST_BUS_UART4 22
#endif
#ifndef RST_BUS_UART5
#define RST_BUS_UART5 23
#endif
#ifndef RST_BUS_I2C0
#define RST_BUS_I2C0 24
#endif
#ifndef RST_BUS_I2C2
#define RST_BUS_I2C2 26
#endif
#ifndef RST_BUS_SPI0
#define RST_BUS_SPI0 28
#endif
#ifndef RST_BUS_EMAC
#define RST_BUS_EMAC 30
#endif
#ifndef RST_BUS_MMC0
#define RST_BUS_MMC0 15
#endif
#ifndef RST_BUS_MMC2
#define RST_BUS_MMC2 17
#endif
#ifndef RST_BUS_OHCI0
#define RST_BUS_OHCI0 42
#endif
#ifndef RST_BUS_OHCI1
#define RST_BUS_OHCI1 43
#endif
#ifndef RST_BUS_EHCI0
#define RST_BUS_EHCI0 44
#endif
#ifndef RST_BUS_EHCI1
#define RST_BUS_EHCI1 45
#endif
#ifndef RST_BUS_LRADC
#define RST_BUS_LRADC 47
#endif
#ifndef RST_BUS_TCON_LCD0
#define RST_BUS_TCON_LCD0 52
#endif
#ifndef RST_BUS_DE
#define RST_BUS_DE 1
#endif
#ifndef RST_BUS_LVDS0
#define RST_BUS_LVDS0 54
#endif
#ifndef RST_BUS_MIPI_DSI
#define RST_BUS_MIPI_DSI 51
#endif
#ifndef RST_USB_PHY0
#define RST_USB_PHY0 40
#endif
#ifndef RST_USB_PHY1
#define RST_USB_PHY1 41
#endif

/* ============================================================ */
/* ËÆæÂ§áÊ†ë‰∏ª‰Ωì (Device Tree Body) */
/* ============================================================ */

/ {
	osc24M: osc24M_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <24000000>;
		clock-output-names = "osc24M";
	};

	osc32k: osc32k_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <32768>;
		clock-output-names = "osc32k";
	};

	soc {
		pio: pinctrl@2000000 {
			compatible = "allwinner,sun20i-d1-pinctrl";
			reg = <0x02000000 0x800>;
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_APB1>, <&osc24M>, <&osc32k>;
			clock-names = "apb", "hosc", "losc";
			gpio-controller;
			#gpio-cells = <3>;
			interrupt-controller;
			#interrupt-cells = <3>;
		};

		ccu: clock-controller@2001000 {
			compatible = "allwinner,sun20i-d1-ccu";
			reg = <0x02001000 0x1000>;
			clocks = <&osc24M>, <&osc32k>;
			clock-names = "hosc", "losc";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

		uart0: serial@2500000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x02500000 0x400>;
			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&ccu CLK_BUS_UART0>;
			resets = <&ccu RST_BUS_UART0>;
			status = "disabled";
		};

		uart2: serial@2500800 {
			compatible = "snps,dw-apb-uart";
			reg = <0x02500800 0x400>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&ccu CLK_BUS_UART2>;
			resets = <&ccu RST_BUS_UART2>;
			status = "disabled";
		};

		uart4: serial@2501000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x02501000 0x400>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&ccu CLK_BUS_UART4>;
			resets = <&ccu RST_BUS_UART4>;
			status = "disabled";
		};

		uart5: serial@2501400 {
			compatible = "snps,dw-apb-uart";
			reg = <0x02501400 0x400>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&ccu CLK_BUS_UART5>;
			resets = <&ccu RST_BUS_UART5>;
			status = "disabled";
		};

		i2c0: i2c@2502000 {
			compatible = "allwinner,sun20i-d1-i2c", "allwinner,sun8i-v536-i2c";
			reg = <0x02502000 0x400>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C0>;
			resets = <&ccu RST_BUS_I2C0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c2: i2c@2502800 {
			compatible = "allwinner,sun20i-d1-i2c", "allwinner,sun8i-v536-i2c";
			reg = <0x02502800 0x400>;
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_I2C2>;
			resets = <&ccu RST_BUS_I2C2>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi0: spi@4025000 {
			compatible = "allwinner,sun20i-d1-spi", "allwinner,sun8i-h3-spi";
			reg = <0x04025000 0x1000>;
			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_SPI0>;
			clock-names = "ahb", "mod";
			resets = <&ccu RST_BUS_SPI0>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		emac: ethernet@4500000 {
			compatible = "allwinner,sun20i-d1-emac", "allwinner,sun8i-a83t-emac";
			reg = <0x04500000 0x10000>;
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq";
			clocks = <&ccu CLK_BUS_EMAC>;
			clock-names = "stmmaceth";
			resets = <&ccu RST_BUS_EMAC>;
			reset-names = "stmmaceth";
			syscon = <&ccu>;
			status = "disabled";
		};

		mmc0: mmc@4020000 {
			compatible = "allwinner,sun20i-d1-mmc", "allwinner,sun7i-a20-mmc";
			reg = <0x04020000 0x1000>;
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MMC0>, <&ccu CLK_MMC0>;
			clock-names = "ahb", "mmc";
			resets = <&ccu RST_BUS_MMC0>;
			reset-names = "ahb";
			max-frequency = <150000000>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		mmc2: mmc@4022000 {
			compatible = "allwinner,sun20i-d1-mmc", "allwinner,sun7i-a20-mmc";
			reg = <0x04022000 0x1000>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MMC2>, <&ccu CLK_MMC2>;
			clock-names = "ahb", "mmc";
			resets = <&ccu RST_BUS_MMC2>;
			reset-names = "ahb";
			max-frequency = <100000000>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		usb_otg: usb@4101000 {
			compatible = "allwinner,sun8i-a33-musb";
			reg = <0x04101000 0x0400>;
			clocks = <&ccu CLK_BUS_OHCI0>, <&ccu CLK_BUS_EHCI0>, <&ccu CLK_USB_OHCI0>;
			resets = <&ccu RST_BUS_OHCI0>, <&ccu RST_BUS_EHCI0>;
			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "mc";
			phys = <&usbphy 0>;
			phy-names = "usb";
			status = "disabled";
		};

		usbphy: phy@4101400 {
			compatible = "allwinner,sun20i-d1-usb-phy";
			reg = <0x04101400 0x14>,
			      <0x04101800 0x4>,
			      <0x04200800 0x4>;
			reg-names = "phy_ctrl", "pmu0", "pmu1";
			clocks = <&ccu CLK_USB_PHY0>, <&ccu CLK_USB_PHY1>;
			clock-names = "usb0_phy", "usb1_phy";
			resets = <&ccu RST_USB_PHY0>, <&ccu RST_USB_PHY1>;
			reset-names = "usb0_reset", "usb1_reset";
			status = "disabled";
			#phy-cells = <1>;
		};

		ehci0: usb@4101800 {
			compatible = "allwinner,sun20i-d1-ehci", "generic-ehci";
			reg = <0x04101800 0x100>;
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_EHCI0>, <&ccu CLK_BUS_OHCI0>;
			resets = <&ccu RST_BUS_EHCI0>, <&ccu RST_BUS_OHCI0>;
			phys = <&usbphy 0>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci0: usb@4101c00 {
			compatible = "allwinner,sun20i-d1-ohci", "generic-ohci";
			reg = <0x04101c00 0x100>;
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_OHCI0>, <&ccu CLK_USB_OHCI0>;
			resets = <&ccu RST_BUS_OHCI0>;
			phys = <&usbphy 0>;
			phy-names = "usb";
			status = "disabled";
		};

		ehci1: usb@4200800 {
			compatible = "allwinner,sun20i-d1-ehci", "generic-ehci";
			reg = <0x04200800 0x100>;
			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_EHCI1>, <&ccu CLK_BUS_OHCI1>;
			resets = <&ccu RST_BUS_EHCI1>, <&ccu RST_BUS_OHCI1>;
			phys = <&usbphy 1>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci1: usb@4200c00 {
			compatible = "allwinner,sun20i-d1-ohci", "generic-ohci";
			reg = <0x04200c00 0x100>;
			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_OHCI1>, <&ccu CLK_USB_OHCI1>;
			resets = <&ccu RST_BUS_OHCI1>;
			phys = <&usbphy 1>;
			phy-names = "usb";
			status = "disabled";
		};

		display_engine: display-engine {
			compatible = "allwinner,sun20i-d1-de2e";
			reg = <0x05000000 0x10000>,
			      <0x05100000 0x10000>,
			      <0x05200000 0x10000>,
			      <0x05300000 0x10000>;
			reg-names = "blender", "ui", "top", "scaler";
			clocks = <&ccu CLK_BUS_DE>, <&ccu CLK_DE>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_DE>;
			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;

			display_engine_output: output {
				reg = <0>;
				port {
					#address-cells = <1>;
					#size-cells = <0>;
					display_engine_out_tcon0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&tcon_lcd0_in_display_engine>;
					};
				};
			};
		};

		tcon_lcd0: lcd-controller@5461000 {
			compatible = "allwinner,sun20i-d1-tcon-lcd";
			reg = <0x05461000 0x1000>;
			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_TCON_LCD0>, <&ccu CLK_TCON_LCD0>;
			clock-names = "ahb", "tcon";
			resets = <&ccu RST_BUS_TCON_LCD0>, <&ccu RST_BUS_LVDS0>;
			reset-names = "lcd", "lvds";
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				tcon_lcd0_in: port@0 {
					reg = <0>;
					tcon_lcd0_in_display_engine: endpoint {
						remote-endpoint = <&display_engine_out_tcon0>;
					};
				};

				tcon_lcd0_out: port@1 {
					reg = <1>;
					tcon_lcd0_out_dsi: endpoint {
						remote-endpoint = <&dsi_in_tcon_lcd0>;
					};
				};
			};
		};

		dsi: dsi@5450000 {
			compatible = "allwinner,sun20i-d1-mipi-dsi";
			reg = <0x05450000 0x1000>;
			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&ccu CLK_BUS_MIPI_DSI>, <&ccu CLK_MIPI_DSI>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_MIPI_DSI>;
			phys = <&dphy>;
			phy-names = "dphy";
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				dsi_in: port@0 {
					reg = <0>;
					dsi_in_tcon_lcd0: endpoint {
						remote-endpoint = <&tcon_lcd0_out_dsi>;
					};
				};
			};
		};

		dphy: d-phy@5460000 {
			compatible = "allwinner,sun20i-d1-mipi-dphy";
			reg = <0x05460000 0x1000>;
			clocks = <&ccu CLK_BUS_MIPI_DSI>, <&ccu CLK_MIPI_DSI>;
			clock-names = "bus", "mod";
			resets = <&ccu RST_BUS_MIPI_DSI>;
			status = "disabled";
			#phy-cells = <0>;
		};
	};
};
