


EXP NO: 2


DATE: 01.3.24
      08.3.24
      15.3.24



              SIMULATION AND IMPLEMENTATION OF  COMBINATIONAL LOGIC CIRCUITS



AIM: 



    To simulate and synthesis ENCODER, DECODER, MULTIPLEXER, DEMULTIPLEXER, MAGNITUDE COMPARATOR using Xilinx ISE.



APPARATUS REQUIRED:



Vivado software



PROCEDURE:



STEP:1  Start  the Xilinx navigator, Select and Name the New project.



STEP:2  Select the device family, device, package and speed. 



STEP:3  Select new source in the New Project and select Verilog Module as the Source type. 



STEP:4  Type the File Name and Click Next and then finish button. Type the code and save it.



STEP:5  Select the Behavioral Simulation in the Source Window and click the check syntax. 



STEP:6  Click the simulation to simulate the program and  give the inputs and verify the outputs as per the truth table. 



STEP:7  Select the Implementation in the Sources Window and select the required file in the Processes Window.



STEP:8  Select Check Syntax from the Synthesize  XST Process. Double Click in the  FloorplanArea/IO/Logic-Post Synthesis process in the User Constraints process group. UCF(User constraint File) is obtained.



STEP:9  In the Design Object List Window, enter the pin location for each pin in the Loc column Select save from the File menu.



STEP:10 Double click on the Implement Design and double click on the Generate Programming File to create a bitstream of the design.(.v) file is converted into .bit file here.



STEP:11  On the board, by giving required input, the LEDs starts to glow light, indicating the output.




VERILOG CODE



ENCODER:



LOGIC DIAGRAM:



![image](https://github.com/navaneethans/VLSI-LAB-EXP-2/assets/6987778/3cd1f95e-7531-4cad-9154-fdd397ac439e)



Verilog Code:
```
module encoder(d,a,b,c) ;
input [7:0]d;
output a,b,c;
or(a,d[4],d[5],d[6],d[7]);
or(b,d[2],d[3],d[6],d[7]);
or(c,d[1],d[3],d[5],d[7]);
endmodule
```



Output:



![encoder](https://github.com/nithiyashree2533/VLSI-LAB-EXP-2/assets/161813688/ec65dfa4-6c8e-4021-b50f-148d9321424a)



DECODER:



LOGIC DIAGRAM:



![image](https://github.com/navaneethans/VLSI-LAB-EXP-2/assets/6987778/45a5e6cf-bbe0-4fd5-ac84-e5ad4477483b)



Verilog Code:
```
module decoder_8(a,b,c,y);
input a,b,c; 
output[7:0]y; 
and gl(y[0],(~a),(~b),(~c)); 
and g2(y[1],(~a),(~b),(c)); 
and g3(y[2],(~a),(b),(~c));
and g4(y[3],(~a),(b),(c));
and g5(y[4],(a),(~b),(~c));
and g6(y[5],(a), (~b), (c));
and g7(y[6], (a), (b), (~c)); 
and g8(y[7], (a), (b), (c));
endmodule
```



Output:



![decoder](https://github.com/nithiyashree2533/VLSI-LAB-EXP-2/assets/161813688/0a53dbf7-bf9a-44c2-a021-f7fe7314d684)



MULTIPLEXER:



Logic Diagram:



![image](https://github.com/navaneethans/VLSI-LAB-EXP-2/assets/6987778/427f75b2-8e67-44b9-ac45-a66651787436)



Verilog Code:
```
module mux(a,b,c,d,s0,s1,y);
input a,b,c,d,s0,s1;
output y;
assign y=s1 ?(s0?d:c):(s0?b:a);
endmodule
```



Output:



![mux](https://github.com/nithiyashree2533/VLSI-LAB-EXP-2/assets/161813688/07b83ca8-19dc-4a8d-b8c5-1ada59b01beb)



DEMULTIPLEXER:



Logic Diagram:



![image](https://github.com/navaneethans/VLSI-LAB-EXP-2/assets/6987778/1c45a7fc-08ac-4f76-87f2-c084e7150557)



Verilog Code:
```
module demux(in,s0,s1,s2,d0,d1,d2,d3,d4,d5,d6,d7);
input in,s0,s1,s2;
output d0,d1,d2,d3,d4,d5,d6,d7;
assign d0=(in & ~s2 & ~s1 &~s0),
d1=(in & ~s2 & ~s1 &s0),
d2=(in & ~s2 & s1 &~s0),
d3=(in & ~s2 & s1 &s0),
d4=(in & s2 & ~s1 &~s0),
d5=(in & s2 & ~s1 &s0),
d6=(in & s2 & s1 &~s0),
d7=(in & s2 & s1 &s0);
endmodule
```



Output:



![demux](https://github.com/nithiyashree2533/VLSI-LAB-EXP-2/assets/161813688/231aea3a-e3c4-4dbb-a4d6-ebf11429c54a)



MAGNITUDE COMPARATOR:



Logic Diagram:



![image](https://github.com/navaneethans/VLSI-LAB-EXP-2/assets/6987778/b2fe7a05-6bf7-4dcb-8f5d-28abbf7ea8c2)



Verilog Code:
```
module magcomp(a,b,l,g,e);
input [3:0]a,b;
output reg l,g,e;
always @(*)
begin
if(a>b)
begin
     l=1'b0;
     g=1'b1;
     e=1'b0;
end
else if(a<b)
begin
     l=1'b1;
     g=1'b0;
     e=1'b0;
end
else
begin
     l=1'b0;
     g=1'b0;
     e=1'b1;
end
end
endmodule
```



Output:



![mug com](https://github.com/nithiyashree2533/VLSI-LAB-EXP-2/assets/161813688/80b7db95-87ff-4954-bb0d-a2994afcbcc6)



RESULT:



Hence ENCODER, DECODER, MULTIPLEXER, DEMULTIPLEXER, MAGNITUDE COMPARATOR are simulated and synthesised using Xilinx ISE



