<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_180_p2" SOURCE="src/srcnn.cpp:348" VARIABLE="add_ln348" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln346_fu_186_p2" SOURCE="src/srcnn.cpp:346" VARIABLE="icmp_ln346" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_1_fu_192_p2" SOURCE="src/srcnn.cpp:346" VARIABLE="add_ln346_1" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_201_p2" SOURCE="src/srcnn.cpp:346" VARIABLE="add_ln346" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln348_fu_207_p2" SOURCE="src/srcnn.cpp:348" VARIABLE="icmp_ln348" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_fu_213_p3" SOURCE="src/srcnn.cpp:346" VARIABLE="select_ln346" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_1_fu_225_p3" SOURCE="src/srcnn.cpp:346" VARIABLE="select_ln346_1" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_4_fu_319_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350_4" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln350_5_fu_340_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350_5" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_2_fu_241_p2" SOURCE="src/srcnn.cpp:348" VARIABLE="add_ln348_2" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_2_fu_247_p3" SOURCE="src/srcnn.cpp:346" VARIABLE="select_ln346_2" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln350_6_fu_349_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350_6" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln350_fu_263_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_2_fu_269_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350_2" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln350_1_fu_279_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350_1" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_1_fu_295_p2" SOURCE="src/srcnn.cpp:348" VARIABLE="add_ln348_1" MODULE="srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3" LOOP="VITIS_LOOP_346_2_VITIS_LOOP_348_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln374_fu_279_p2" SOURCE="src/srcnn.cpp:374" VARIABLE="icmp_ln374" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_1_fu_285_p2" SOURCE="src/srcnn.cpp:374" VARIABLE="add_ln374_1" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_339_p2" SOURCE="src/srcnn.cpp:374" VARIABLE="add_ln374" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln375_fu_305_p2" SOURCE="src/srcnn.cpp:375" VARIABLE="icmp_ln375" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln374_fu_345_p3" SOURCE="src/srcnn.cpp:374" VARIABLE="select_ln374" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln374_1_fu_352_p3" SOURCE="src/srcnn.cpp:374" VARIABLE="select_ln374_1" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln374_fu_385_p2" SOURCE="src/srcnn.cpp:374" VARIABLE="xor_ln374" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln377_fu_390_p2" SOURCE="src/srcnn.cpp:377" VARIABLE="icmp_ln377" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln374_fu_396_p2" SOURCE="src/srcnn.cpp:374" VARIABLE="and_ln374" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_402_p2" SOURCE="src/srcnn.cpp:375" VARIABLE="add_ln375" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln375_fu_408_p2" SOURCE="src/srcnn.cpp:375" VARIABLE="or_ln375" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln375_fu_413_p3" SOURCE="src/srcnn.cpp:375" VARIABLE="select_ln375" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln375_1_fu_421_p3" SOURCE="src/srcnn.cpp:375" VARIABLE="select_ln375_1" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_433_p2" SOURCE="src/srcnn.cpp:379" VARIABLE="add_ln379" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln379_1_fu_451_p2" SOURCE="src/srcnn.cpp:379" VARIABLE="add_ln379_1" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln379_2_fu_461_p2" SOURCE="src/srcnn.cpp:379" VARIABLE="add_ln379_2" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln377_fu_490_p2" SOURCE="src/srcnn.cpp:377" VARIABLE="add_ln377" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_1_fu_311_p2" SOURCE="src/srcnn.cpp:375" VARIABLE="add_ln375_1" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln375_2_fu_317_p3" SOURCE="src/srcnn.cpp:375" VARIABLE="select_ln375_2" MODULE="srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" LOOP="VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_248_p2" SOURCE="src/srcnn.cpp:44" VARIABLE="add_ln44_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_253_p2" SOURCE="src/srcnn.cpp:45" VARIABLE="add_ln45" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="iy_fu_266_p3" SOURCE="src/srcnn.cpp:45" VARIABLE="iy" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln46_fu_278_p2" SOURCE="src/srcnn.cpp:46" VARIABLE="icmp_ln46" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="iy_1_fu_284_p3" SOURCE="src/srcnn.cpp:46" VARIABLE="iy_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_316_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="sub_ln53" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_322_p2" SOURCE="src/srcnn.cpp:40" VARIABLE="icmp_ln40" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_327_p2" SOURCE="src/srcnn.cpp:40" VARIABLE="add_ln40_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_336_p2" SOURCE="src/srcnn.cpp:40" VARIABLE="add_ln40_2" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_342_p2" SOURCE="src/srcnn.cpp:48" VARIABLE="icmp_ln48" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_347_p3" SOURCE="src/srcnn.cpp:40" VARIABLE="select_ln40" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_355_p3" SOURCE="src/srcnn.cpp:40" VARIABLE="select_ln40_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_367_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="add_ln53_2" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln53_1_fu_396_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="sub_ln53_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_410_p2" SOURCE="src/srcnn.cpp:44" VARIABLE="add_ln44_2" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_415_p2" SOURCE="src/srcnn.cpp:45" VARIABLE="add_ln45_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_fu_428_p3" SOURCE="src/srcnn.cpp:45" VARIABLE="select_ln45" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln46_1_fu_440_p2" SOURCE="src/srcnn.cpp:46" VARIABLE="icmp_ln46_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_446_p3" SOURCE="src/srcnn.cpp:46" VARIABLE="select_ln46" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_2_fu_478_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="sub_ln53_2" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_2_fu_484_p3" SOURCE="src/srcnn.cpp:40" VARIABLE="select_ln40_2" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln53_3_fu_496_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="add_ln53_3" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_506_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="add_ln50" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_511_p2" SOURCE="src/srcnn.cpp:51" VARIABLE="add_ln51" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ix_fu_524_p3" SOURCE="src/srcnn.cpp:51" VARIABLE="ix" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_532_p2" SOURCE="src/srcnn.cpp:52" VARIABLE="icmp_ln52" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_542_p3" SOURCE="src/srcnn.cpp:52" VARIABLE="select_ln52" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_562_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="add_ln53" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_572_p2" SOURCE="src/srcnn.cpp:53" VARIABLE="add_ln53_1" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_597_p2" SOURCE="src/srcnn.cpp:48" VARIABLE="add_ln48" MODULE="load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_115_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="add_ln399" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln399_fu_133_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="xor_ln399" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="th_eff_fu_139_p3" SOURCE="src/srcnn.cpp:399" VARIABLE="th_eff" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_147_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="add_ln401" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln401_fu_161_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="xor_ln401" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tw_eff_fu_167_p3" SOURCE="src/srcnn.cpp:401" VARIABLE="tw_eff" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_193_p3" SOURCE="src/srcnn.cpp:53" VARIABLE="select_ln53" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_179_p2" SOURCE="src/srcnn.cpp:40" VARIABLE="add_ln40" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U28" SOURCE="src/srcnn.cpp:40" VARIABLE="add_ln40_1" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_205_p2" SOURCE="src/srcnn.cpp:44" VARIABLE="add_ln44" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_213_p2" SOURCE="src/srcnn.cpp:50" VARIABLE="add_ln50" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U28" SOURCE="src/srcnn.cpp:44" VARIABLE="zext_ln44" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8ns_4ns_9ns_17_4_1_U28" SOURCE="src/srcnn.cpp:44" VARIABLE="mul_ln44" MODULE="load_tile_mm" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U36" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U37" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U38" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U39" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U40" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U41" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_5_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U42" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_6_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_25_5_32_1_1_U43" SOURCE="src/srcnn.cpp:116" VARIABLE="tmp_7_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_918_p2" SOURCE="src/srcnn.cpp:114" VARIABLE="add_ln114" MODULE="compute_tile_Pipeline_VITIS_LOOP_114_3" LOOP="VITIS_LOOP_114_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U87" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U88" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U89" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U90" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_5_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U91" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_6_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U92" SOURCE="src/srcnn.cpp:141" VARIABLE="add64_7_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_466_p2" SOURCE="src/srcnn.cpp:139" VARIABLE="add_ln139" MODULE="compute_tile_Pipeline_VITIS_LOOP_139_7" LOOP="VITIS_LOOP_139_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_fu_404_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_1_fu_410_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_1" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_fu_416_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_fu_422_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_2_fu_453_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_3_fu_459_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_1_fu_465_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_1" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U121" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_1_fu_471_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_1" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_1_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_1" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_4_fu_502_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_4" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_5_fu_508_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_2_fu_514_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U122" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_2_fu_520_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_2_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_6_fu_551_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_6" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_7_fu_557_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_3_fu_563_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U123" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_3_fu_569_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_3_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_8_fu_600_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_8" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_9_fu_606_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_9" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_4_fu_612_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_4" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U124" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_9" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_4_fu_618_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_4" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_4_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_4" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_10_fu_649_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_10" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_11_fu_655_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_11" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_5_fu_661_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U125" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_10" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_5_fu_667_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_5_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_12_fu_698_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_12" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_13_fu_704_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_13" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_6_fu_710_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_6" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U126" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_12" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_6_fu_716_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_6" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_6_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_6" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_14_fu_747_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_14" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln150_15_fu_753_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="icmp_ln150_15" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_7_fu_759_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="or_ln150_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U127" SOURCE="src/srcnn.cpp:150" VARIABLE="tmp_14" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_7_fu_765_p2" SOURCE="src/srcnn.cpp:150" VARIABLE="and_ln150_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="f2_7_d0" SOURCE="src/srcnn.cpp:150" VARIABLE="select_ln150_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_376_p2" SOURCE="src/srcnn.cpp:147" VARIABLE="add_ln147" MODULE="compute_tile_Pipeline_VITIS_LOOP_147_8" LOOP="VITIS_LOOP_147_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_4712_p2" SOURCE="src/srcnn.cpp:172" VARIABLE="add_ln172" MODULE="compute_tile_Pipeline_VITIS_LOOP_157_9" LOOP="VITIS_LOOP_157_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_4754_p2" SOURCE="src/srcnn.cpp:157" VARIABLE="add_ln157" MODULE="compute_tile_Pipeline_VITIS_LOOP_157_9" LOOP="VITIS_LOOP_157_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln182_fu_872_p2" SOURCE="src/srcnn.cpp:182" VARIABLE="add_ln182" MODULE="compute_tile_Pipeline_VITIS_LOOP_178_12" LOOP="VITIS_LOOP_178_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_906_p2" SOURCE="src/srcnn.cpp:178" VARIABLE="add_ln178" MODULE="compute_tile_Pipeline_VITIS_LOOP_178_12" LOOP="VITIS_LOOP_178_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_6ns_7_1_1_U477" SOURCE="src/srcnn.cpp:203" VARIABLE="mul_ln203" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_6351_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_6361_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_1" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_2_fu_6371_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_3_fu_6381_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_4_fu_6391_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_4" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_5_fu_6401_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_6_fu_6411_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_6" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_7_fu_6421_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_8_fu_6431_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_8" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_9_fu_6441_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_9" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_10_fu_6451_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_10" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_11_fu_6461_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_11" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_12_fu_6471_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_12" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_13_fu_6481_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_13" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_14_fu_6491_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_14" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_15_fu_6501_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_15" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_16_fu_6511_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_16" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_17_fu_6521_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_17" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_18_fu_6531_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_18" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_19_fu_6541_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_19" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_20_fu_6551_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_20" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_21_fu_6561_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_21" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_22_fu_6571_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_22" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_23_fu_6581_p2" SOURCE="src/srcnn.cpp:203" VARIABLE="add_ln203_23" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U478" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_9_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U479" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U480" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_8_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U481" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_10_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U482" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_11_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U483" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_12_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U484" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_13_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U485" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_14_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U486" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_15_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U487" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_16_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U488" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_17_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U489" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_18_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U490" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_19_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U491" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_20_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U492" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_21_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U493" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_22_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U494" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_23_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U495" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_24_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U496" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_25_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U497" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_26_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U498" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_27_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U499" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_28_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U500" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_29_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U501" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_30_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U502" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_31_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_5343_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_5821_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="add_ln25" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_5826_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_5833_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U503" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_60_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U504" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_61_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U505" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_62_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U506" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_63_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U507" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_64_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_1_fu_5364_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_1" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_2_fu_5370_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_2" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_7_fu_5919_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_8_fu_5926_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_8" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U508" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_60_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U509" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_61_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U510" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_62_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U511" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_63_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U512" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_64_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_3_fu_5375_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_3" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_4_fu_5389_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_4" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_9_fu_6012_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_9" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_10_fu_6019_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_10" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U513" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_60_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U514" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_61_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U515" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_62_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U516" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_63_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U517" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_64_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_5_fu_5404_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_5" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_6_fu_5410_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_6" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_11_fu_6105_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_11" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_12_fu_6112_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_12" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U518" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_60_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U519" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_61_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U520" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_62_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U521" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_63_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U522" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_64_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_7_fu_5415_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_7" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_8_fu_5429_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_8" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_13_fu_6198_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_13" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_14_fu_6205_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_14" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U523" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_60_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U524" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_61_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U525" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_62_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U526" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_63_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U527" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_64_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U528" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_32_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U529" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_33_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U530" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_34_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U531" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_35_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U532" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_36_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U533" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_37_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U534" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_38_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U535" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_39_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U536" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_40_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U537" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_41_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U538" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_42_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U539" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_43_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U540" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_44_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U541" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_45_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U542" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_46_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U543" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_47_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U544" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_48_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U545" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_49_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U546" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_50_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U547" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_51_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U548" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_52_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U549" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_53_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U550" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_54_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U551" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_55_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U552" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_56_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_15_fu_6291_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_15" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_16_fu_6297_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_16" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U553" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_91_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U558" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_92_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U563" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_93_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U568" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_94_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U573" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_95_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_17_fu_6303_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_17" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_18_fu_6309_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_18" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U554" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_91_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U559" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_92_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U564" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_93_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U569" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_94_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U574" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_95_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_19_fu_6315_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_19" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_20_fu_6321_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_20" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U555" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_91_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U560" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_92_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U565" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_93_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U570" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_94_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U575" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_95_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_21_fu_6327_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_21" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_22_fu_6333_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_22" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U556" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_91_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U561" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_92_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U566" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_93_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U571" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_94_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U576" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_95_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_23_fu_6339_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_23" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_24_fu_6345_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_24" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U557" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_91_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U562" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_92_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U567" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_93_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U572" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_94_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U577" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_95_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U578" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_57_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U579" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_58_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U580" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_59_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U581" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_65_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U582" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_66_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U583" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_67_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U584" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_68_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U585" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_69_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U586" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_70_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U587" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_71_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U588" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_72_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U589" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_73_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U590" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_74_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U591" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_75_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U592" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_76_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U593" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_77_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U594" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_78_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U595" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_79_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U596" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_80_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U597" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_81_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U598" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_82_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U599" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_83_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U600" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_84_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U601" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_85_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U602" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_86_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U603" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_122_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U604" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_123_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U613" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_124_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U618" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_125_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U623" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_126_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U605" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_122_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U606" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_123_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U614" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_124_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U619" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_125_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U624" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_126_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U607" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_122_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U608" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_123_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U615" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_124_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U620" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_125_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U625" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_126_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U609" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_122_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U610" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_123_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U616" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_124_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U621" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_125_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U626" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_126_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U611" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_122_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U612" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_123_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U617" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_124_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U622" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_125_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U627" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_126_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U628" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_87_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U629" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_88_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U630" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_89_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U631" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_90_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U632" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_96_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U633" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_97_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U634" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_98_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U635" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_99_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U636" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_100_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U637" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_101_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U638" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_102_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U639" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_103_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U640" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_104_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U641" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_105_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U642" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_106_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U643" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_107_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U644" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_108_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U645" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_109_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U646" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_110_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U647" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_111_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U648" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_112_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U649" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_113_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U650" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_114_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U651" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_115_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U652" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_116_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U653" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_153_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U658" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_154_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U663" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_155_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U668" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_156_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U673" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_157_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U654" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_153_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U659" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_154_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U664" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_155_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U669" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_156_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U674" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_157_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U655" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_153_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U660" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_154_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U665" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_155_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U670" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_156_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U675" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_157_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U656" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_153_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U661" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_154_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U666" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_155_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U671" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_156_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U676" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_157_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U657" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_153_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U662" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_154_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U667" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_155_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U672" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_156_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U677" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_157_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U678" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_117_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U679" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_118_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U680" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_119_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U681" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_120_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U682" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_121_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U683" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_127_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U684" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_128_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U685" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_129_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U686" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_130_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U687" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_131_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U688" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_132_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U689" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_133_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U690" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_134_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U691" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_135_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U692" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_136_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U693" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_137_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U694" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_138_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U695" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_139_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U696" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_140_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U697" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_141_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U698" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_142_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U699" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_143_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U700" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_144_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U701" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_145_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U702" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_146_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U703" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_184_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U708" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_185_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U713" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_186_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U718" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_187_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U723" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_188_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U704" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_184_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U709" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_185_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U714" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_186_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U719" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_187_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U724" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_188_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U705" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_184_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U710" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_185_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U715" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_186_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U720" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_187_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U725" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_188_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U706" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_184_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U711" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_185_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U716" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_186_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U721" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_187_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U726" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_188_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U707" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_184_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U712" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_185_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U717" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_186_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U722" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_187_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U727" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_188_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U728" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_147_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U729" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_148_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U730" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_149_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U731" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_150_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U732" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_151_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U733" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_152_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U734" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_158_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U735" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_159_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U736" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_160_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U737" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_161_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U738" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_162_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U739" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_163_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U740" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_164_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U741" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_165_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U742" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_166_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U743" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_167_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U744" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_168_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U745" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_169_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U746" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_170_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U747" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_171_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U748" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_172_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U749" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_173_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U750" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_174_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U751" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_175_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U752" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_176_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U753" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_215_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U754" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_216_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U755" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_217_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U768" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_218_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U773" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_219_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U756" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_215_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U757" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_216_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U758" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_217_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U769" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_218_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U774" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_219_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U759" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_215_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U760" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_216_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U761" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_217_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U770" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_218_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U775" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_219_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U762" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_215_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U763" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_216_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U764" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_217_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U771" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_218_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U776" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_219_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U765" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_215_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U766" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_216_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U767" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_217_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U772" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_218_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U777" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_219_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U778" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_177_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U779" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_178_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U780" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_179_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U781" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_180_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U782" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_181_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U783" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_182_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U784" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_183_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U785" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_189_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U786" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_190_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U787" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_191_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U788" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_192_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U789" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_193_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U790" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_194_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U791" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_195_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U792" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_196_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U793" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_197_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U794" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_198_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U795" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_199_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U796" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_200_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U797" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_201_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U798" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_202_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U799" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_203_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U800" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_204_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U801" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_205_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U802" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_206_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U803" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_245_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U804" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_246_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U805" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_247_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U806" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_248_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U807" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_249_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U808" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_245_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U809" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_246_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U810" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_247_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U436" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_2_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U811" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_248_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U437" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_3_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U812" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_249_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U438" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_4_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U813" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_245_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U439" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_5_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U814" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_246_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U440" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_1_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U815" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_247_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U441" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_2_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U816" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_248_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U442" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_3_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U817" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_249_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U443" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_4_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U818" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_245_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U444" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_6_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U819" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_246_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U445" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_1_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U820" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_247_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U446" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_2_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U821" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_248_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U447" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_3_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U822" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_249_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U448" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_4_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U823" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_245_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U449" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_7_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U824" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_246_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U450" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_1_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U825" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_247_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U451" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_2_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U826" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_248_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U452" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_6_3_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U827" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_249_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U828" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_207_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U829" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_208_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U830" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_209_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U831" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_210_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U832" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_211_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U833" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_212_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U834" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_213_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U835" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_214_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U836" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_220_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U837" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_221_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U838" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_222_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U839" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_223_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U840" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_224_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U841" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_225_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U842" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_226_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U843" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_227_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U844" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_228_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U845" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_229_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U846" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_230_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U847" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_231_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U848" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_232_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U849" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_233_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U850" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_234_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U851" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_235_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U852" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_236_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U853" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_250_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U453" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U854" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_251_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U454" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U855" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_252_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U455" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U856" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_253_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U456" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U857" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_254_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U457" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U858" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_250_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U458" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_i_i_74" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U859" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_251_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U459" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_1_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U860" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_252_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U460" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_2_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U861" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_253_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U461" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_3_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U862" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_254_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U462" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_4_1_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U863" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_250_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U463" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_5_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U864" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_251_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U464" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_1_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U865" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_252_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U465" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_2_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U866" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_253_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U466" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_3_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U867" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_254_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U467" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_4_2_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U868" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_250_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U468" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_6_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U869" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_251_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U469" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_1_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U870" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_252_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U470" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_2_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U871" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_253_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U471" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_3_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U872" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_254_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U472" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_4_3_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U873" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_250_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U473" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_7_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U874" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_251_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U474" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_1_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U875" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_252_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U475" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_2_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U876" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_253_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U476" SOURCE="src/srcnn.cpp:203" VARIABLE="mul252_7_3_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U877" SOURCE="src/srcnn.cpp:203" VARIABLE="tmp_254_4_i_i" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_5435_p2" SOURCE="src/srcnn.cpp:193" VARIABLE="add_ln193" MODULE="compute_tile_Pipeline_VITIS_LOOP_193_14" LOOP="VITIS_LOOP_193_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_1_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_1" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_2_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_2" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_3_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_3" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_4_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_4" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_5_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_5" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_6_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_6" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_7_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_7" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_8_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_8" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_9_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_9" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_10_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_10" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_11_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_11" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_12_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_12" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_13_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_13" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_14_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_14" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_15_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_15" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_16_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_16" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_17_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_17" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_18_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_18" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_19_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_19" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_20_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_20" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_21_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_21" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_22_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_22" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_23_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_23" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_24_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_24" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_25_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_25" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_26_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_26" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_27_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_27" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_28_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_28" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_29_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_29" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_30_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_30" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_2p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="linebuf_31_U" SOURCE="src/srcnn.cpp:74" VARIABLE="linebuf_31" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_1_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_1" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_2_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_2" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_3_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_3" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_4_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_4" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_5_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_5" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_6_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_6" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_7_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_7" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_8_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_8" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_9_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_9" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_10_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_10" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_11_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_11" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_12_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_12" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_13_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_13" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_14_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_14" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_15_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_15" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_16_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_16" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_17_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_17" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_18_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_18" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_19_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_19" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_20_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_20" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_21_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_21" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_22_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_22" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_23_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_23" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_24_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_24" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_25_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_25" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_26_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_26" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_27_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_27" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_28_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_28" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_29_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_29" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_30_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_30" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_31_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_31" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_32_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_32" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_33_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_33" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_34_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_34" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_35_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_35" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_36_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_36" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_37_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_37" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_38_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_38" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_39_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_39" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_40_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_40" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_41_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_41" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_42_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_42" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_43_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_43" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_44_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_44" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_45_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_45" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_46_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_46" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_47_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_47" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_48_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_48" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_49_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_49" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_50_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_50" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_51_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_51" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_52_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_52" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_53_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_53" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_54_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_54" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_55_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_55" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_56_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_56" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_57_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_57" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_58_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_58" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_59_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_59" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_60_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_60" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_61_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_61" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_62_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_62" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_63_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_63" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_64_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_64" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_65_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_65" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_66_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_66" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_67_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_67" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_68_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_68" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_69_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_69" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_70_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_70" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_71_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_71" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_72_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_72" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_73_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_73" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_74_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_74" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_75_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_75" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_76_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_76" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_77_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_77" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_78_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_78" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_79_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_79" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_80_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_80" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_81_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_81" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_82_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_82" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_83_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_83" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_84_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_84" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_85_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_85" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_86_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_86" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_87_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_87" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_88_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_88" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_89_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_89" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_90_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_90" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_91_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_91" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_92_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_92" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_93_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_93" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_94_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_94" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_95_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_95" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_96_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_96" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_97_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_97" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_98_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_98" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_99_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_99" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_100_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_100" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_101_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_101" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_102_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_102" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_103_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_103" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_104_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_104" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_105_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_105" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_106_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_106" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_107_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_107" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_108_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_108" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_109_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_109" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_110_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_110" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_111_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_111" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_112_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_112" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_113_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_113" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_114_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_114" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_115_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_115" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_116_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_116" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_117_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_117" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_118_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_118" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_119_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_119" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_120_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_120" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_121_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_121" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_122_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_122" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_123_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_123" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_124_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_124" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_125_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_125" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_126_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_126" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_127_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_127" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_128_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_128" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_129_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_129" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_130_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_130" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_131_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_131" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_132_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_132" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_133_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_133" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_134_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_134" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_135_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_135" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_136_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_136" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_137_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_137" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_138_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_138" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_139_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_139" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_140_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_140" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_141_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_141" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_142_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_142" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_143_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_143" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_144_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_144" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_145_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_145" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_146_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_146" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_147_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_147" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_148_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_148" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_149_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_149" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_150_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_150" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_151_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_151" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_152_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_152" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_153_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_153" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_154_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_154" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_155_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_155" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_156_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_156" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_157_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_157" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_158_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_158" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_159_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_159" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_160_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_160" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_161_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_161" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_162_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_162" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_163_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_163" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_164_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_164" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_165_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_165" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_166_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_166" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_167_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_167" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_168_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_168" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_169_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_169" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_170_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_170" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_171_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_171" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_172_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_172" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_173_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_173" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_174_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_174" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_175_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_175" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_176_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_176" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_177_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_177" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_178_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_178" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_179_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_179" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_180_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_180" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_181_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_181" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_182_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_182" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_183_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_183" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_184_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_184" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_185_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_185" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_186_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_186" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_187_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_187" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_188_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_188" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_189_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_189" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_190_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_190" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_191_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_191" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_192_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_192" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_193_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_193" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_194_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_194" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="win_195_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_195" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_196_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_196" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_197_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_197" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_198_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_198" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="win_199_U" SOURCE="src/srcnn.cpp:79" VARIABLE="win_199" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_1_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_1" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_2_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_2" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_3_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_3" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_4_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_4" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_5_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_5" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_6_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_6" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="acc2_7_U" SOURCE="src/srcnn.cpp:112" VARIABLE="acc2_7" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_1_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_1" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_2_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_2" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_3_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_3" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_4_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_4" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_5_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_5" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_6_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_6" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_7_U" SOURCE="src/srcnn.cpp:145" VARIABLE="f2_7" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln417_fu_2891_p2" SOURCE="src/srcnn.cpp:417" VARIABLE="xor_ln417" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1560_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="add_ln399" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln399_fu_2909_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="xor_ln399" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln399_fu_2915_p3" SOURCE="src/srcnn.cpp:399" VARIABLE="select_ln399" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1566_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="add_ln401" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln401_fu_2935_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="xor_ln401" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln401_fu_2941_p3" SOURCE="src/srcnn.cpp:401" VARIABLE="select_ln401" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln134_cast_cast_fu_2957_p3" SOURCE="" VARIABLE="select_ln134_cast_cast" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_2987_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="sub_ln103" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_1_fu_2993_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="sub_ln103_1" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg274_i_i_fu_3003_p2" SOURCE="" VARIABLE="p_neg274_i_i" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1565_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="add_ln103" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1563_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="add_ln103_1" MODULE="compute_tile" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln103_fu_3427_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="icmp_ln103" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_fu_3442_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="icmp" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1561_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="empty_95" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1562_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="p_cast21_i_i" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1566_p2" SOURCE="src/srcnn.cpp:208" VARIABLE="add_ln208" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp206_i_i_fu_3466_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="cmp206_i_i" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg273_i_i_fu_3471_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="p_neg273_i_i" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1559_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="empty_97" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1564_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="empty_98" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1560_p2" SOURCE="src/srcnn.cpp:106" VARIABLE="add_ln106_2" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1563_p2" SOURCE="src/srcnn.cpp:106" VARIABLE="add_ln106" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln106_fu_3515_p2" SOURCE="src/srcnn.cpp:106" VARIABLE="icmp_ln106" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln120_fu_3543_p2" SOURCE="src/srcnn.cpp:120" VARIABLE="icmp_ln120" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1564_p2" SOURCE="src/srcnn.cpp:120" VARIABLE="add_ln120" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1559_p2" SOURCE="src/srcnn.cpp:134" VARIABLE="add_ln134" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_64_6_32_1_1_U1103" SOURCE="src/srcnn.cpp:122" VARIABLE="v" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1565_p2" SOURCE="src/srcnn.cpp:134" VARIABLE="add_ln134_1" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1563_p2" SOURCE="src/srcnn.cpp:134" VARIABLE="add_ln134_2" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln126_fu_3664_p2" SOURCE="src/srcnn.cpp:126" VARIABLE="icmp_ln126" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:126" VARIABLE="add_ln126" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1100" SOURCE="src/srcnn.cpp:126" VARIABLE="tmp6" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:126" VARIABLE="empty_99" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1564_p2" SOURCE="src/srcnn.cpp:134" VARIABLE="add_ln134_3" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln134_fu_3708_p2" SOURCE="src/srcnn.cpp:134" VARIABLE="sub_ln134" MODULE="compute_tile" LOOP="VITIS_LOOP_126_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:134" VARIABLE="add_ln134_4" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln129_fu_3724_p2" SOURCE="src/srcnn.cpp:129" VARIABLE="icmp_ln129" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:129" VARIABLE="add_ln129" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1100" SOURCE="src/srcnn.cpp:133" VARIABLE="add_ln133" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1560_p2" SOURCE="src/srcnn.cpp:133" VARIABLE="add_ln133_1" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1100" SOURCE="src/srcnn.cpp:134" VARIABLE="add_ln134_5" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:134" VARIABLE="mul_i_i" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1100" SOURCE="src/srcnn.cpp:134" VARIABLE="v_3" MODULE="compute_tile" LOOP="VITIS_LOOP_129_6" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln137_fu_3763_p2" SOURCE="src/srcnn.cpp:137" VARIABLE="icmp_ln137" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln137_1_fu_3769_p2" SOURCE="src/srcnn.cpp:137" VARIABLE="icmp_ln137_1" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:137" VARIABLE="or_ln137" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1102" SOURCE="src/srcnn.cpp:137" VARIABLE="tmp_16" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_fu_3781_p2" SOURCE="src/srcnn.cpp:137" VARIABLE="and_ln137" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="v_1_fu_3787_p3" SOURCE="src/srcnn.cpp:137" VARIABLE="v_1" MODULE="compute_tile" LOOP="VITIS_LOOP_120_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:154" VARIABLE="add_ln154" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln188_fu_3806_p2" SOURCE="src/srcnn.cpp:188" VARIABLE="icmp_ln188" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln188_fu_3812_p2" SOURCE="src/srcnn.cpp:188" VARIABLE="and_ln188" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1559_p2" SOURCE="src/srcnn.cpp:190" VARIABLE="add_ln190" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:191" VARIABLE="add_ln191" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1563_p2" SOURCE="src/srcnn.cpp:208" VARIABLE="add_ln208_1" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln191_fu_3831_p2" SOURCE="src/srcnn.cpp:191" VARIABLE="icmp_ln191" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_fu_3836_p2" SOURCE="src/srcnn.cpp:191" VARIABLE="and_ln191" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1561_p2" SOURCE="src/srcnn.cpp:190" VARIABLE="empty_100" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="src/srcnn.cpp:190" VARIABLE="empty_101" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1566_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="add_ln25" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_3856_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1564_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="add_ln25_1" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_3875_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_1_fu_3883_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_1" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_9_fu_3902_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_9" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_3_fu_3908_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_3" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_3914_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_2" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_3_fu_3922_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_3" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_10_fu_3941_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_10" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_4_fu_3947_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_4" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_5_fu_3956_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_5" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_5_fu_3962_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_5" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_11_fu_3981_p2" SOURCE="src/srcnn.cpp:25" VARIABLE="icmp_ln25_11" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_6_fu_3987_p3" SOURCE="src/srcnn.cpp:25" VARIABLE="select_ln25_6" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1559_p2" SOURCE="src/srcnn.cpp:106" VARIABLE="add_ln106_1" MODULE="compute_tile" LOOP="VITIS_LOOP_106_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1561_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="add_ln103_2" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1562_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="add_ln103_3" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1565_p2" SOURCE="src/srcnn.cpp:103" VARIABLE="add_ln103_4" MODULE="compute_tile" LOOP="VITIS_LOOP_103_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_245_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="empty" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_61_fu_275_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="empty_61" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln223_fu_281_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="icmp_ln223" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_3_fu_287_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="add_ln223_3" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_293_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="add_ln223" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_fu_299_p2" SOURCE="src/srcnn.cpp:225" VARIABLE="icmp_ln225" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln223_fu_305_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="or_ln223" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_fu_311_p3" SOURCE="src/srcnn.cpp:223" VARIABLE="select_ln223" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_323_p2" SOURCE="src/srcnn.cpp:226" VARIABLE="add_ln226" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_339_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="p_mid1" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid17_fu_369_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="p_mid17" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_1_fu_375_p3" SOURCE="src/srcnn.cpp:223" VARIABLE="select_ln223_1" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_387_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="add_ln223_1" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_2_fu_397_p2" SOURCE="src/srcnn.cpp:223" VARIABLE="add_ln223_2" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_2_fu_413_p3" SOURCE="src/srcnn.cpp:223" VARIABLE="select_ln223_2" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_1_fu_425_p2" SOURCE="src/srcnn.cpp:226" VARIABLE="add_ln226_1" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_436_p2" SOURCE="src/srcnn.cpp:225" VARIABLE="add_ln225" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln225_fu_442_p3" SOURCE="src/srcnn.cpp:225" VARIABLE="select_ln225" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln225_1_fu_450_p2" SOURCE="src/srcnn.cpp:225" VARIABLE="icmp_ln225_1" MODULE="store_tile_mm_Pipeline_VITIS_LOOP_225_2" LOOP="VITIS_LOOP_223_1_VITIS_LOOP_225_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln417_fu_178_p2" SOURCE="src/srcnn.cpp:417" VARIABLE="xor_ln417" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_114_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="add_ln399" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln399_fu_132_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="xor_ln399" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="th_eff_fu_138_p3" SOURCE="src/srcnn.cpp:399" VARIABLE="th_eff" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_146_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="add_ln401" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln401_fu_164_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="xor_ln401" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tw_eff_fu_170_p3" SOURCE="src/srcnn.cpp:401" VARIABLE="tw_eff" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U1253" SOURCE="src/srcnn.cpp:399" VARIABLE="bound" MODULE="store_tile_mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="output_ftmap_c_U" SOURCE="" VARIABLE="output_ftmap_c" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c1_channel_U" SOURCE="src/srcnn.cpp:416" VARIABLE="h0_c1_channel" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c2_channel_U" SOURCE="src/srcnn.cpp:416" VARIABLE="w0_c2_channel" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="phase_c3_channel_U" SOURCE="src/srcnn.cpp:416" VARIABLE="phase_c3_channel" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="h0_c_channel_U" SOURCE="src/srcnn.cpp:417" VARIABLE="h0_c_channel" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="w0_c_channel_U" SOURCE="src/srcnn.cpp:417" VARIABLE="w0_c_channel" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="phase_c_channel_U" SOURCE="src/srcnn.cpp:417" VARIABLE="phase_c_channel" MODULE="dataflow_in_loop_VITIS_LOOP_400_12" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_1_fu_1191_p2" SOURCE="src/srcnn.cpp:344" VARIABLE="add_ln344_1" MODULE="srcnn" LOOP="VITIS_LOOP_344_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln344_fu_1197_p2" SOURCE="src/srcnn.cpp:344" VARIABLE="icmp_ln344" MODULE="srcnn" LOOP="VITIS_LOOP_344_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_1203_p2" SOURCE="src/srcnn.cpp:344" VARIABLE="add_ln344" MODULE="srcnn" LOOP="VITIS_LOOP_344_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln350_3_fu_1273_p2" SOURCE="src/srcnn.cpp:350" VARIABLE="add_ln350_3" MODULE="srcnn" LOOP="VITIS_LOOP_344_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_1213_p2" SOURCE="src/srcnn.cpp:345" VARIABLE="add_ln345" MODULE="srcnn" LOOP="VITIS_LOOP_344_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln356_fu_1693_p2" SOURCE="src/srcnn.cpp:356" VARIABLE="icmp_ln356" MODULE="srcnn" LOOP="VITIS_LOOP_356_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_1699_p2" SOURCE="src/srcnn.cpp:356" VARIABLE="add_ln356" MODULE="srcnn" LOOP="VITIS_LOOP_356_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_1715_p2" SOURCE="src/srcnn.cpp:358" VARIABLE="add_ln358" MODULE="srcnn" LOOP="VITIS_LOOP_356_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_2_fu_1980_p2" SOURCE="src/srcnn.cpp:364" VARIABLE="add_ln364_2" MODULE="srcnn" LOOP="VITIS_LOOP_359_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln359_fu_1997_p2" SOURCE="src/srcnn.cpp:359" VARIABLE="icmp_ln359" MODULE="srcnn" LOOP="VITIS_LOOP_359_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_2003_p2" SOURCE="src/srcnn.cpp:359" VARIABLE="add_ln359" MODULE="srcnn" LOOP="VITIS_LOOP_359_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_fu_2009_p2" SOURCE="src/srcnn.cpp:364" VARIABLE="add_ln364" MODULE="srcnn" LOOP="VITIS_LOOP_359_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_1_fu_2018_p2" SOURCE="src/srcnn.cpp:364" VARIABLE="add_ln364_1" MODULE="srcnn" LOOP="VITIS_LOOP_359_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln398_fu_2075_p2" SOURCE="src/srcnn.cpp:398" VARIABLE="icmp_ln398" MODULE="srcnn" LOOP="VITIS_LOOP_398_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="h0_3_fu_2081_p2" SOURCE="src/srcnn.cpp:399" VARIABLE="h0_3" MODULE="srcnn" LOOP="VITIS_LOOP_398_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln400_fu_2087_p2" SOURCE="src/srcnn.cpp:400" VARIABLE="icmp_ln400" MODULE="srcnn" LOOP="VITIS_LOOP_400_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="w0_1_fu_2093_p2" SOURCE="src/srcnn.cpp:401" VARIABLE="w0_1" MODULE="srcnn" LOOP="VITIS_LOOP_400_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="phase_1_fu_2099_p2" SOURCE="src/srcnn.cpp:417" VARIABLE="phase_1" MODULE="srcnn" LOOP="VITIS_LOOP_400_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="lutram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="w1_loc_U" SOURCE="src/srcnn.cpp:301" VARIABLE="w1_loc" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U" SOURCE="src/srcnn.cpp:306" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="bram" LATENCY="1" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U" SOURCE="src/srcnn.cpp:311" VARIABLE="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" MODULE="srcnn" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="ctrl_s_axi_U" SOURCE="" VARIABLE="" MODULE="srcnn" LOOP="" BUNDLEDNAME="ctrl" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_in_m_axi_U" SOURCE="" VARIABLE="" MODULE="srcnn" LOOP="" BUNDLEDNAME="gmem_in" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_out_m_axi_U" SOURCE="" VARIABLE="" MODULE="srcnn" LOOP="" BUNDLEDNAME="gmem_out" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_w1_m_axi_U" SOURCE="" VARIABLE="" MODULE="srcnn" LOOP="" BUNDLEDNAME="gmem_w1" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_w2_m_axi_U" SOURCE="" VARIABLE="" MODULE="srcnn" LOOP="" BUNDLEDNAME="gmem_w2" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_w3_m_axi_U" SOURCE="" VARIABLE="" MODULE="srcnn" LOOP="" BUNDLEDNAME="gmem_w3" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
