# VLSI Projects

Welcome to my VLSI Projects repository!  
This collection showcases various digital design and verification projects that Iâ€™ve implemented using Verilog HDL. The purpose of this repository is to demonstrate my hands-on experience in RTL design, testbench creation, waveform analysis, and digital logic implementation using industry-relevant tools and methods.

---

## ğŸ“Œ What You'll Find in This Repo

âœ… RTL Design Projects (Flip-Flops, Shift Registers, Adders, etc.)  
âœ… Verilog Testbenches with ISim Simulations  
âœ… Waveform Outputs for All Designs  
âœ… Schematic Diagrams & Logical Block Design

---

## ğŸ§° Tools & Technologies Used

| Domain       | Tools/Technologies Used       |
|--------------|-------------------------------|
| Simulation    | ISim (Xilinx)                |
| Synthesis     | Xilinx ISE                   |
| RTL Coding    | Verilog HDL                  |
| Version Control | Git, GitHub               |

---

## ğŸ§ª Projects

### ğŸ” Flip-Flops  
- T Flip-Flop  
- D Flip-Flop  
- JK Flip-Flop  
- SR Flip-Flop  
- Flip-Flop Conversions (D to JK, SR to JK)

### ğŸ”„ Shift Registers  
- SIPO (Serial-In Parallel-Out)  
- PIPO (Parallel-In Parallel-Out)  
- PISO (Parallel-In Serial-Out)

### â• Combinational Circuits  
- Half Adder, Full Adder, Ripple Carry Adder  
- Half Subtractor, Full Subtractor  
- 4:1 Multiplexer  
- 2:4 Decoder  
- Encoder  
- Priority Encoder  
- Tri-State Buffer  
- Bidirectional Buffer  

### ğŸ”¢ Counters  
- **Asynchronous Counters**  
  - Up Counter  
  - Down Counter  
  - Up/Down Counter  
- **Synchronous Counters**  
  - Up Counter  
  - Down Counter  
  - Up/Down Counter  
  - Ring Counter  
  - Johnson Counter  

---

## ğŸ“ About Me

I'm currently pursuing M.Tech in VLSI Design at SRM Institute of Science and Technology, Kattankulathur.  
I have completed my B.E. in Electrical and Electronics Engineering (EEE), and Iâ€™m passionate about building a strong foundation in digital design, simulation, and RTL verification through practical projects.

---

## ğŸ“« Connect With Me

ğŸ”— [LinkedIn](#)  
ğŸ“§ Email: asokankarunanidhi06@gmail.com  

ğŸš€ *â€œDesigning logic. Simulating ideas. Building a future in VLSI.â€*
