#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 20 16:53:12 2024
# Process ID: 46828
# Current directory: D:/vivado/CPU_project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44740 D:\vivado\CPU_project-master\CPU_project.xpr
# Log file: D:/vivado/CPU_project-master/vivado.log
# Journal file: D:/vivado/CPU_project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project-master/CPU_project.xpr
update_compile_order -fileset sources_1
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
run all
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder/PC}} 
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
close_sim
generate_target Simulation [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/if1/instruction}} 
add_wave {{/Ifetch_sim/top/if1/PC}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder/opcode}} 
add_wave {{/Ifetch_sim/top/alu/imm32}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder/opcode}} 
add_wave {{/Ifetch_sim/top/decoder/instruction}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
log_wave -r {/Ifetch_sim/top/decoder_instance/RF} 
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/PC}} 
add_wave {{/Ifetch_sim/top/instruction}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder_instance/opcode}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/decoder_instance/read_data1}} 
add_wave {{/Ifetch_sim/top/decoder_instance/read_data2}} 
relaunch_sim
add_wave {{/Ifetch_sim/top/alu/imm32}} 
relaunch_sim
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF/registers}} 
relaunch_sim
close_sim
launch_simulation
source Ifetch_sim.tcl
add_wave {{/Ifetch_sim/top/decoder_instance/RF}} 
relaunch_sim
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v w ]
add_files -fileset sim_1 D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_IO [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/clk}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/io_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
close_sim
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/clk}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/write}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/r_rdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/Read_Data2}} 
add_wave {{/Test_IO/top/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/imm32}} 
relaunch_sim
run all
close_sim
launch_simulation
source Test_IO.tcl
run all
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/alu/ReadData1}} 
add_wave {{/Test_IO/top/alu/ReadData2}} 
add_wave {{/Test_IO/top/alu/imm32}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/r_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/controller_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_bne.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_bne.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/immgen/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
catch { [ delete_ip_run [get_ips -all InstMem] ] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/io_rdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/memorio/r_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/dout}} 
add_wave {{/Test_IO/top/decoder_instance/wb/writeback}} 
relaunch_sim
run all
relaunch_sim
run all
launch_runs synth_1 -jobs 8
wait_on_run synth_1
file mkdir D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1
file mkdir D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc w ]
add_files -fileset constrs_1 D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list old_clk]]
place_ports old_clk R17
set_property is_loc_fixed false [get_ports [list  old_clk]]
place_ports old_clk P17
set_property target_constrs_file D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_Button.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v w ]
add_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[15]} {led[14]} {led[13]} {led[12]} {led[11]} {led[10]} {led[9]} {led[8]} {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out[7]} {seg_out[6]} {seg_out[5]} {seg_out[4]} {seg_out[3]} {seg_out[2]} {seg_out[1]} {seg_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list seg_en]]
place_ports seg_en G2
set_property is_loc_fixed false [get_ports [list  seg_en]]
place_ports {seg_out[7]} B4
place_ports {seg_out[6]} A4
place_ports {seg_out[5]} A3
place_ports {seg_out[4]} B1
place_ports {seg_out[3]} A1
place_ports {seg_out[2]} B3
place_ports {seg_out[1]} B2
place_ports {seg_out[0]} D5
set_property is_loc_fixed true [get_ports [list  seg_en]]
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_2.coe}] [get_ips InstMem]
delete_ip_run [get_files -of_objects [get_fileset InstMem] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
set_property generate_synth_checkpoint false [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/memorio/mode}} 
add_wave {{/Test_IO/top/memorio/io_wdata}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
relaunch_sim
run all
add_wave {{/Test_IO/top/instruction}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source Test_IO.tcl
reorder_files -fileset constrs_1 -after D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc
reorder_files -fileset constrs_1 -after D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc D:/vivado/CPU_project-master/CPU_project.srcs/constrs_1/new/initialconstrains.xdc
disconnect_hw_server
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/memorio/io_wdata}} 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_3.coe}] [get_ips InstMem]
set_property generate_synth_checkpoint true [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_3.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
dis
disconnect_hw_server
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list right_button]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select_button]]
set_property IOSTANDARD LVCMOS33 [get_ports [list left_button]]
place_ports left_button V1
place_ports right_button R11
place_ports select_button R17
save_constraints
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_4.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
dis
disconnect_hw_server
close [ open D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/scan_seg.v w ]
add_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/scan_seg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg2[3]} {seg2[2]} {seg2[1]} {seg2[0]}]]
place_ports {seg[3]} G2
place_ports {seg[2]} C2
place_ports {seg[1]} C1
place_ports {seg[0]} H1
place_ports {seg2[3]} G1
place_ports {seg2[2]} F1
place_ports {seg2[1]} E1
place_ports {seg2[0]} G6
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out2[7]} {seg_out2[6]} {seg_out2[5]} {seg_out2[4]} {seg_out2[3]} {seg_out2[2]} {seg_out2[1]} {seg_out2[0]}]]
set_property package_pin "" [get_ports [list  {seg_out2[7]}]]
place_ports {seg_out2[7]} D4
place_ports {seg_out2[6]} E3
place_ports {seg_out2[5]} D3
place_ports {seg_out2[4]} F4
place_ports {seg_out2[3]} F3
place_ports {seg_out2[2]} E2
place_ports {seg_out2[1]} D2
place_ports {seg_out2[0]} H2
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/memorio/three_seg1/regN}} 
relaunch_sim
run all
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
relaunch_sim
relaunch_sim
relaunch_sim
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source Test_IO.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
dis
disconnect_hw_server
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_5.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source Test_IO.tcl
run all
run all
add_wave {{/Test_IO/top/memorio/select}} 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_6.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_5.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
catch { [ delete_ip_run [get_ips -all InstMem] ] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_6.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_6.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_7.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_7.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_7.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_7.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_7.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic .coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe}] [get_ips InstMem]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe}] [get_ips InstMem]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic1.coe}] [get_ips InstMem]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_Button.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
catch { [ delete_ip_run [get_ips -all InstMem] ] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe}] [get_ips InstMem]
update_compile_order -fileset sources_1
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_8.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic .coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
catch { [ delete_ip_run [get_ips -all InstMem] ] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe}] [get_ips InstMem]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_8.coe}] [get_ips InstMem]
set_property generate_synth_checkpoint false [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property generate_synth_checkpoint true [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files d:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe] -no_script -reset -force -quiet
remove_files  d:/vivado/CPU_project/Test/uart_tools/Test_io_basic.coe
export_ip_user_files -of_objects  [get_files d:/vivado/CPU_project/Test/uart_tools/Test_io_basic1.coe] -no_script -reset -force -quiet
remove_files  d:/vivado/CPU_project/Test/uart_tools/Test_io_basic1.coe
export_ip_user_files -of_objects  [get_files {{d:/vivado/CPU_project/Test/uart_tools/Test_io_basic .coe}}] -no_script -reset -force -quiet
remove_files  {{d:/vivado/CPU_project/Test/uart_tools/Test_io_basic .coe}}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_sw.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_9.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_round.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_round.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_round.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_round.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_round.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_io_14.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_jump_1.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/PC}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/immediateJump}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/imm32}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/alu/alumain/ALUResult}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/alu/alucontrol/ALUOp}} 
add_wave {{/Test_IO/top/alu/alumain/MUXResult}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
run all
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/PC}} 
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/ifetch_instance/PC}} 
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/alu/mux/MUXResult}} 
run all
relaunch_sim
add_wave {{/Test_IO/top/alu/ALUResult}} 
add_wave {{/Test_IO/top/decoder_instance/immgen/old_PC}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_sw2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/dmem/addr}} 
add_wave {{/Test_IO/top/dmem/dout}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/dmem/dout_old}} 
relaunch_sim
add_wave {{/Test_IO/top/dmem/MemWrite}} 
relaunch_sim
run all
close_sim
launch_simulation
source Test_IO.tcl
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/RF/registers[7]}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
catch { [ delete_ip_run [get_ips -all InstMem] ] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe] -no_script -reset -force -quiet
remove_files  d:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib2.coe}] [get_ips InstMem]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib_second.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib_last.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib3.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib_last.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib3.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers[7]}} 
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/RF/registers[4]}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib_last2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib_last2.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_fib5.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_jump.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_jump.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
add_wave {{/Test_IO/top/decoder_instance/PC}} 
add_wave {{/Test_IO/top/decoder_instance/instruction}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_jump.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/decoder_instance/RF/registers}} 
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_jump3.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source Test_IO.tcl
add_wave {{/Test_IO/top/ifetch_instance/PC}} 
add_wave {{/Test_IO/top/ifetch_instance/instruction}} 
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_last.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_last.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list CONFIG.Coe_File {D:/vivado/CPU_project/Test/uart_tools/Test_last.coe}] [get_ips InstMem]
generate_target all [get_files  D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 8 InstMem_synth_1
export_simulation -of_objects [get_files D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/vivado/CPU_project-master/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project-master/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project-master/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/CPU_project-master/CPU_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
close_sim
close_sim
