<html>
<head>
<link rel="stylesheet" href="style.css" type="text/css">
<meta content="text/html; charset=iso-8859-1" http-equiv="Content-Type">
<link rel="Start" href="index.html">
<link title="Index of types" rel=Appendix href="index_types.html">
<link title="Index of exceptions" rel=Appendix href="index_exceptions.html">
<link title="Index of values" rel=Appendix href="index_values.html">
<link title="Index of class methods" rel=Appendix href="index_methods.html">
<link title="Index of classes" rel=Appendix href="index_classes.html">
<link title="Index of modules" rel=Appendix href="index_modules.html">
<link title="Index of module types" rel=Appendix href="index_module_types.html">
<link title="Utils" rel="Chapter" href="Utils.html">
<link title="Comb" rel="Chapter" href="Comb.html">
<link title="Bits" rel="Chapter" href="Bits.html">
<link title="Signal" rel="Chapter" href="Signal.html">
<link title="Syntax" rel="Chapter" href="Syntax.html">
<link title="Circuit" rel="Chapter" href="Circuit.html">
<link title="Rtl" rel="Chapter" href="Rtl.html">
<link title="Fixed" rel="Chapter" href="Fixed.html">
<link title="Const_prop" rel="Chapter" href="Const_prop.html">
<link title="Transform" rel="Chapter" href="Transform.html">
<link title="Cyclesim" rel="Chapter" href="Cyclesim.html">
<link title="Vcd" rel="Chapter" href="Vcd.html">
<link title="Vcd_ext" rel="Chapter" href="Vcd_ext.html">
<link title="Interface" rel="Chapter" href="Interface.html">
<link title="Recipe" rel="Chapter" href="Recipe.html">
<link title="Xilinx" rel="Chapter" href="Xilinx.html">
<link title="C" rel="Chapter" href="C.html">
<link title="Structural" rel="Chapter" href="Structural.html">
<link title="Structural_lib" rel="Chapter" href="Structural_lib.html">
<link title="Cosim" rel="Chapter" href="Cosim.html"><title>Index of modules</title>
</head>
<body>
<div class="navbar">&nbsp;<a class="up" href="index.html" title="Index">Up</a>
&nbsp;</div>
<h1>Index of modules</h1>
<table>
<tr><td align="left"><br>A</td></tr>
<tr><td><a href="Transform.Signals.Aig.html">Aig</a> [<a href="Transform.Signals.html">Transform.Signals</a>]</td>
<td><div class="info">
AIG circuits
</div>
</td></tr>
<tr><td><a href="Transform.AigTransform.html">AigTransform</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
AIG gate mapping
</div>
</td></tr>
<tr><td><a href="Cyclesim.Api.html">Api</a> [<a href="Cyclesim.html">Cyclesim</a>]</td>
<td><div class="info">
Cycle based simulator type and API
</div>
</td></tr>
<tr><td><a href="Bits.ArraybitsBuilder.html">ArraybitsBuilder</a> [<a href="Bits.html">Bits</a>]</td>
<td></td></tr>
<tr><td><a href="Bits.Comb.ArraybitsInt32.html">ArraybitsInt32</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described using array of int32
</div>
</td></tr>
<tr><td><a href="Bits.Comb.ArraybitsInt64.html">ArraybitsInt64</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described using array of int64
</div>
</td></tr>
<tr><td><a href="Bits.Comb.ArraybitsNativeint.html">ArraybitsNativeint</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described using array of nativeint
</div>
</td></tr>
<tr><td align="left"><br>B</td></tr>
<tr><td><a href="Structural.Base.html">Base</a> [<a href="Structural.html">Structural</a>]</td>
<td></td></tr>
<tr><td><a href="Const_prop.Base.html">Base</a> [<a href="Const_prop.html">Const_prop</a>]</td>
<td><div class="info">
Base combinatorial API
</div>
</td></tr>
<tr><td><a href="Signal.Base.html">Base</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
internal signal implementation
</div>
</td></tr>
<tr><td><a href="Structural.Base0.html">Base0</a> [<a href="Structural.html">Structural</a>]</td>
<td></td></tr>
<tr><td><a href="Structural.Base1.html">Base1</a> [<a href="Structural.html">Structural</a>]</td>
<td></td></tr>
<tr><td><a href="Structural.Base2.html">Base2</a> [<a href="Structural.html">Structural</a>]</td>
<td></td></tr>
<tr><td><a href="Bits.html">Bits</a> </td>
<td><div class="info">
Modules which implement <a href="Comb.S.html"><code class="code">Comb.S</code></a> as directly usable data-structures
</div>
</td></tr>
<tr><td align="left"><br>C</td></tr>
<tr><td><a href="C.html">C</a> </td>
<td><div class="info">
C model generation
</div>
</td></tr>
<tr><td><a href="Interface.Circ.html">Circ</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td><a href="Circuit.html">Circuit</a> </td>
<td><div class="info">
Creation and manipulation of hardware circuits
</div>
</td></tr>
<tr><td><a href="Const_prop.Comb.html">Comb</a> [<a href="Const_prop.html">Const_prop</a>]</td>
<td><div class="info">
Full combinatorial API
</div>
</td></tr>
<tr><td><a href="Signal.Comb.html">Comb</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
Combinatorial signal API
</div>
</td></tr>
<tr><td><a href="Bits.Comb.html">Comb</a> [<a href="Bits.html">Bits</a>]</td>
<td><div class="info">
Implemented API's
</div>
</td></tr>
<tr><td><a href="Comb.html">Comb</a> </td>
<td><div class="info">
Combinatorial API
</div>
</td></tr>
<tr><td><a href="Cosim.Comms.html">Comms</a> [<a href="Cosim.html">Cosim</a>]</td>
<td><div class="info">
basic TCP communications between client (simulation) and server (hardcaml)
</div>
</td></tr>
<tr><td><a href="Const_prop.html">Const_prop</a> </td>
<td><div class="info">
Perform simple constant propogation optimisations during circuit generation
</div>
</td></tr>
<tr><td><a href="Transform.ConstantPropagation.html">ConstantPropagation</a> [<a href="Transform.html">Transform</a>]</td>
<td></td></tr>
<tr><td><a href="Transform.CopyTransform.html">CopyTransform</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
simple copying transform
</div>
</td></tr>
<tr><td><a href="Cosim.html">Cosim</a> </td>
<td><div class="info">
Icarus Verilog Cosimulation interface
</div>
</td></tr>
<tr><td><a href="Cyclesim.html">Cyclesim</a> </td>
<td><div class="info">
Cycle based simulator
</div>
</td></tr>
<tr><td align="left"><br>D</td></tr>
<tr><td><a href="Cyclesim.Make.InstOps.Real.Double.html">Double</a> [<a href="Cyclesim.Make.InstOps.Real.html">Cyclesim.Make.InstOps.Real</a>]</td>
<td></td></tr>
<tr><td align="left"><br>E</td></tr>
<tr><td><a href="Interface.Empty.html">Empty</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td align="left"><br>F</td></tr>
<tr><td><a href="Fixed.html">Fixed</a> </td>
<td><div class="info">
Fixed point arithmetic
</div>
</td></tr>
<tr><td><a href="Cyclesim.Make.InstOps.Real.Float.html">Float</a> [<a href="Cyclesim.Make.InstOps.Real.html">Cyclesim.Make.InstOps.Real</a>]</td>
<td></td></tr>
<tr><td align="left"><br>G</td></tr>
<tr><td><a href="Interface.Gen.html">Gen</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td><a href="Interface.Gen_cosim.html">Gen_cosim</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Guarded.html">Guarded</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
Guarded assignments.
</div>
</td></tr>
<tr><td align="left"><br>H</td></tr>
<tr><td><a href="Xilinx.HardCaml_api.html">HardCaml_api</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td><div class="info">
HardCaml simulation based models of Xilinx primitives
</div>
</td></tr>
<tr><td><a href="Interface.Hier.html">Hier</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td><a href="Rtl.Hierarchy.html">Hierarchy</a> [<a href="Rtl.html">Rtl</a>]</td>
<td><div class="info">
Generate circuit with hierarchy
</div>
</td></tr>
<tr><td><a href="Circuit.Hierarchy.html">Hierarchy</a> [<a href="Circuit.html">Circuit</a>]</td>
<td></td></tr>
<tr><td align="left"><br>I</td></tr>
<tr><td><a href="Interface.Inst.html">Inst</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td><a href="Cyclesim.Make.InstOps.html">InstOps</a> [<a href="Cyclesim.Make.html">Cyclesim.Make</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Instantiation.html">Instantiation</a> [<a href="Signal.html">Signal</a>]</td>
<td></td></tr>
<tr><td><a href="Bits.Comb.Int32bits.html">Int32bits</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described using int32 and a width (&lt;=32)
</div>
</td></tr>
<tr><td><a href="Bits.Comb.Int64bits.html">Int64bits</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described using int64 and a width (&lt;=64)
</div>
</td></tr>
<tr><td><a href="Bits.Comb.Intbits.html">Intbits</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described with ocamls ints and a width (&lt;=31)
</div>
</td></tr>
<tr><td><a href="Bits.Comb.IntbitsList.html">IntbitsList</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described as lists of ints ie <code class="code">0;1;1;1;0</code> - width implicit as length of list
</div>
</td></tr>
<tr><td><a href="Interface.html">Interface</a> </td>
<td><div class="info">
Circuit interfaces as module - used with camlp4 extension
</div>
</td></tr>
<tr><td align="left"><br>L</td></tr>
<tr><td><a href="Xilinx.Lut4.html">Lut4</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.Lut6.html">Lut6</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.LutEqn.html">LutEqn</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td><div class="info">
Allow expressions to generate LUT init values
</div>
</td></tr>
<tr><td align="left"><br>M</td></tr>
<tr><td><a href="Cosim.Make.html">Make</a> [<a href="Cosim.html">Cosim</a>]</td>
<td></td></tr>
<tr><td><a href="Vcd_ext.Make.html">Make</a> [<a href="Vcd_ext.html">Vcd_ext</a>]</td>
<td><div class="info">
Drive the gtkwave waveform viewer
</div>
</td></tr>
<tr><td><a href="Vcd.Make.html">Make</a> [<a href="Vcd.html">Vcd</a>]</td>
<td><div class="info">
Make vcd generator from a simulator
</div>
</td></tr>
<tr><td><a href="Cyclesim.Make.html">Make</a> [<a href="Cyclesim.html">Cyclesim</a>]</td>
<td><div class="info">
Generate a simulator using the given Bits API
</div>
</td></tr>
<tr><td><a href="Fixed.Make.Signed.Make.html">Make</a> [<a href="Fixed.Make.Signed.html">Fixed.Make.Signed</a>]</td>
<td></td></tr>
<tr><td><a href="Fixed.Make.Unsigned.Make.html">Make</a> [<a href="Fixed.Make.Unsigned.html">Fixed.Make.Unsigned</a>]</td>
<td></td></tr>
<tr><td><a href="Fixed.Make.html">Make</a> [<a href="Fixed.html">Fixed</a>]</td>
<td></td></tr>
<tr><td><a href="Comb.Make.html">Make</a> [<a href="Comb.html">Comb</a>]</td>
<td><div class="info">
Generates the full combinatorial API
</div>
</td></tr>
<tr><td><a href="Transform.MakeAig.html">MakeAig</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
comb logic built from And-Invertor graphs
</div>
</td></tr>
<tr><td><a href="Transform.MakeCombTransform.html">MakeCombTransform</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
functor to build the function to map a signal to a new combinatorial representation
</div>
</td></tr>
<tr><td><a href="Transform.MakeNand.html">MakeNand</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
comb logic built from NOR gates
</div>
</td></tr>
<tr><td><a href="Transform.MakeNor.html">MakeNor</a> [<a href="Transform.html">Transform</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Make_seq.html">Make_seq</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
Generate register logic parameterised over reset/clear/enable types and defaults
</div>
</td></tr>
<tr><td><a href="Circuit.Mangler.html">Mangler</a> [<a href="Circuit.html">Circuit</a>]</td>
<td><div class="info">
Generation of valid netlist names from signal names
</div>
</td></tr>
<tr><td><a href="Recipe.Monad.html">Monad</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Multiram.html">Multiram</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
N read port by M write port memories
</div>
</td></tr>
<tr><td align="left"><br>N</td></tr>
<tr><td><a href="Transform.Signals.Nand.html">Nand</a> [<a href="Transform.Signals.html">Transform.Signals</a>]</td>
<td><div class="info">
NOR circuits
</div>
</td></tr>
<tr><td><a href="Transform.NandTransform.html">NandTransform</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
NOR gate mapping
</div>
</td></tr>
<tr><td><a href="Bits.Comb.Nativeintbits.html">Nativeintbits</a> [<a href="Bits.Comb.html">Bits.Comb</a>]</td>
<td><div class="info">
bits described using nativeint and a width (max size platform dependant)
</div>
</td></tr>
<tr><td><a href="Transform.Signals.Nor.html">Nor</a> [<a href="Transform.Signals.html">Transform.Signals</a>]</td>
<td></td></tr>
<tr><td><a href="Transform.NorTransform.html">NorTransform</a> [<a href="Transform.html">Transform</a>]</td>
<td></td></tr>
<tr><td align="left"><br>O</td></tr>
<tr><td><a href="Fixed.Make.Signed.Overflow.html">Overflow</a> [<a href="Fixed.Make.Signed.html">Fixed.Make.Signed</a>]</td>
<td></td></tr>
<tr><td><a href="Fixed.Make.Unsigned.Overflow.html">Overflow</a> [<a href="Fixed.Make.Unsigned.html">Fixed.Make.Unsigned</a>]</td>
<td></td></tr>
<tr><td align="left"><br>R</td></tr>
<tr><td><a href="Cyclesim.Make.InstOps.Real.html">Real</a> [<a href="Cyclesim.Make.InstOps.html">Cyclesim.Make.InstOps</a>]</td>
<td></td></tr>
<tr><td><a href="Recipe.html">Recipe</a> </td>
<td><div class="info">
Hardware generation in an imperative style
</div>
</td></tr>
<tr><td><a href="Fixed.Make.Signed.Round.html">Round</a> [<a href="Fixed.Make.Signed.html">Fixed.Make.Signed</a>]</td>
<td></td></tr>
<tr><td><a href="Fixed.Make.Unsigned.Round.html">Round</a> [<a href="Fixed.Make.Unsigned.html">Fixed.Make.Unsigned</a>]</td>
<td></td></tr>
<tr><td><a href="Rtl.html">Rtl</a> </td>
<td><div class="info">
VHDL and Verilog netlist generation
</div>
</td></tr>
<tr><td align="left"><br>S</td></tr>
<tr><td><a href="Recipe.SArray.html">SArray</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Recipe.SList.html">SList</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Recipe.STuple2.html">STuple2</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Recipe.STuple3.html">STuple3</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Recipe.SVar.html">SVar</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Recipe.Same.html">Same</a> [<a href="Recipe.html">Recipe</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Seq.html">Seq</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
Sequential logic (register + memories)
</div>
</td></tr>
<tr><td><a href="Signal.html">Signal</a> </td>
<td><div class="info">
Hardware design datatype suitable for simulation and netlist generation
</div>
</td></tr>
<tr><td><a href="Transform.Signals.html">Signals</a> [<a href="Transform.html">Transform</a>]</td>
<td></td></tr>
<tr><td><a href="Fixed.Make.Signed.html">Signed</a> [<a href="Fixed.Make.html">Fixed.Make</a>]</td>
<td></td></tr>
<tr><td><a href="Comb.S.Signed.html">Signed</a> [<a href="Comb.S.html">Comb.S</a>]</td>
<td></td></tr>
<tr><td><a href="Interface.Sim.html">Sim</a> [<a href="Interface.html">Interface</a>]</td>
<td></td></tr>
<tr><td><a href="Transform.SimplifyBusses.html">SimplifyBusses</a> [<a href="Transform.html">Transform</a>]</td>
<td><div class="info">
simplify concatentations and selects
</div>
</td></tr>
<tr><td><a href="Transform.SimplifyConstants.html">SimplifyConstants</a> [<a href="Transform.html">Transform</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Statemachine.html">Statemachine</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
(revised) statemachine generator
</div>
</td></tr>
<tr><td><a href="Structural.html">Structural</a> </td>
<td><div class="info">
Simplified HardCaml API that includes tri-states - used for toplevel module generation
</div>
</td></tr>
<tr><td><a href="Structural_lib.html">Structural_lib</a> </td>
<td><div class="info">
Library functions for structural API
</div>
</td></tr>
<tr><td><a href="Syntax.html">Syntax</a> </td>
<td><div class="info">
Utility functions used by the (old) camlp5 syntax extention.
</div>
</td></tr>
<tr><td align="left"><br>T</td></tr>
<tr><td><a href="Transform.html">Transform</a> </td>
<td><div class="info">
transform circuits to a different representation
</div>
</td></tr>
<tr><td><a href="Signal.Types.html">Types</a> [<a href="Signal.html">Signal</a>]</td>
<td><div class="info">
Signal data type and low-level functions
</div>
</td></tr>
<tr><td align="left"><br>U</td></tr>
<tr><td><a href="Signal.Types.UidMap.html">UidMap</a> [<a href="Signal.Types.html">Signal.Types</a>]</td>
<td></td></tr>
<tr><td><a href="Signal.Types.UidSet.html">UidSet</a> [<a href="Signal.Types.html">Signal.Types</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.Unisim.html">Unisim</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td><div class="info">
Unisim library based Xilinx primitives
</div>
</td></tr>
<tr><td><a href="Fixed.Make.Unsigned.html">Unsigned</a> [<a href="Fixed.Make.html">Fixed.Make</a>]</td>
<td></td></tr>
<tr><td><a href="Comb.S.Unsigned.html">Unsigned</a> [<a href="Comb.S.html">Comb.S</a>]</td>
<td></td></tr>
<tr><td><a href="Utils.html">Utils</a> </td>
<td><div class="info">
Utility functions
</div>
</td></tr>
<tr><td align="left"><br>V</td></tr>
<tr><td><a href="Vcd.html">Vcd</a> </td>
<td><div class="info">
VCD file generation
</div>
</td></tr>
<tr><td><a href="Vcd_ext.html">Vcd_ext</a> </td>
<td><div class="info">
VCD generation for gtkwave
</div>
</td></tr>
<tr><td><a href="Rtl.Verilog.html">Verilog</a> [<a href="Rtl.html">Rtl</a>]</td>
<td><div class="info">
Verilog generation
</div>
</td></tr>
<tr><td><a href="Rtl.Vhdl.html">Vhdl</a> [<a href="Rtl.html">Rtl</a>]</td>
<td><div class="info">
VHDL generation
</div>
</td></tr>
<tr><td align="left"><br>X</td></tr>
<tr><td><a href="Xilinx.XComb.html">XComb</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.XMake.html">XMake</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.XSynthesize.html">XSynthesize</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.XSynthesizeComb.html">XSynthesizeComb</a> [<a href="Xilinx.html">Xilinx</a>]</td>
<td></td></tr>
<tr><td><a href="Xilinx.html">Xilinx</a> </td>
<td><div class="info">
Basic Xilinx FPGA primitives
</div>
</td></tr>
</table>
</body>
</html>