#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

enum sfr_block_id {
	CMU_AUD = SFR_BLOCK_TYPE,
	CMU_TOP,
	CMU_CPUCL0,
	CMU_CPUCL1,
	CMU_G3D,
	CMU_MIF,
	CMU_MIF1,
	CMU_APM,
	CMU_CHUB,
	CMU_CMGP,
	CMU_CORE,
	CMU_HSI,
	CMU_DPU,
	CMU_IS,
	CMU_MFCMSCL,
	CMU_PERI,
	CMU_MODEM,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
	PLL_LOCKTIME_PLL_AUD = SFR_TYPE,
	PLL_CON3_PLL_AUD,
	PLL_CON5_PLL_AUD,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_LOCKTIME_PLL_MMC,
	PLL_CON3_PLL_MMC,
	PLL_CON5_PLL_MMC,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON3_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL1,
	PLL_CON3_PLL_CPUCL1,
	PLL_LOCKTIME_PLL_G3D,
	PLL_CON3_PLL_G3D,
	PLL_LOCKTIME_PLL_MIF,
	PLL_CON3_PLL_MIF,
	PLL_LOCKTIME_PLL_MIF1,
	PLL_CON3_PLL_MIF1,
	CLK_CON_MUX_MUX_CLK_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS,
	CLK_CON_MUX_MUX_CLK_APM_I3C,
	CLK_CON_MUX_MUX_CLK_AUD_CPU,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1,
	CLK_CON_MUX_MUX_CLK_AUD_FM,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_FCLK,
	CLK_CON_MUX_CLK_CMGP_ADC,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1,
	CLK_CON_MUX_MUX_CLKCMU_HSI_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP,
	CLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DPU,
	CLK_CON_MUX_MUX_CLKCMU_AUD,
	CLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC,
	CLK_CON_MUX_MUX_CLKCMU_IS_ITP,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_DBG,
	CLK_CON_MUX_MUX_CLKCMU_IS_GDC,
	CLK_CON_MUX_MUX_CLK_CORE_GIC,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD,
	CLK_CON_MUX_MUX_CLK_HSI_RTC,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLK_CON_MUX_MUX_MIF1_CMUREF,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON0_MUX_DLL_USER,
	PLL_CON1_MUX_DLL_USER,
	PLL_CON0_MUX_CLK_RCO_APM_USER,
	PLL_CON1_MUX_CLK_RCO_APM_USER,
	PLL_CON0_MUX_CLK_RCO_APM_I3C_USER,
	PLL_CON1_MUX_CLK_RCO_APM_I3C_USER,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON0_MUX_TICK_USB_USER,
	PLL_CON1_MUX_TICK_USB_USER,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER,
	PLL_CON1_MUX_CLK_RCO_CHUB_USER,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CORE_MMC_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_CORE_MMC_EMBD_USER,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_SSS_USER,
	PLL_CON0_MUX_CLKCMU_CORE_CCI_USER,
	PLL_CON1_MUX_CLKCMU_CORE_CCI_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_DBG_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_DBG_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_DPU_USER,
	PLL_CON1_MUX_CLKCMU_DPU_USER,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_HSI_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_HSI_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_HSI_USB20DRD_USER,
	PLL_CON1_MUX_CLKCMU_HSI_USB20DRD_USER,
	PLL_CON0_MUX_CLKCMU_IS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_IS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_IS_VRA_USER,
	PLL_CON1_MUX_CLKCMU_IS_VRA_USER,
	PLL_CON0_MUX_CLKCMU_IS_ITP_USER,
	PLL_CON1_MUX_CLKCMU_IS_ITP_USER,
	PLL_CON0_MUX_CLKCMU_IS_GDC_USER,
	PLL_CON1_MUX_CLKCMU_IS_GDC_USER,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_M2M_USER,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_M2M_USER,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_MFC_USER,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MCSC_USER,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_MCSC_USER,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_JPEG_USER,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_JPEG_USER,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERI_HSI2C_USER,
	PLL_CON1_MUX_CLKCMU_PERI_HSI2C_USER,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER,
	PLL_CON1_MUX_CLKCMU_PERI_UART_USER,
	PLL_CON0_MUX_CLKCMU_PERI_SPI_USER,
	PLL_CON1_MUX_CLKCMU_PERI_SPI_USER,
	CLK_CON_DIV_DIV_CLK_APM_BUS,
	CLK_CON_DIV_CLKCMU_CHUB_BUS,
	CLK_CON_DIV_DIV_CLK_APM_I3C,
	CLK_CON_DIV_DIV_CLK_AUD_CPU,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_AUD_BUSD,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF,
	CLK_CON_DIV_CLK_AUD_MCLK,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY,
	CLK_CON_DIV_DIV_CLK_AUD_FM,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	CLK_CON_DIV_DIV_CLK_AUD_CNT,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_DIV2,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1,
	CLK_CON_DIV_CLKCMU_HSI_BUS,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK,
	CLK_CON_DIV_CLKCMU_PERI_BUS,
	CLK_CON_DIV_CLKCMU_PERI_IP,
	CLK_CON_DIV_CLKCMU_APM_BUS,
	CLK_CON_DIV_CLKCMU_HSI_MMC_CARD,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	CLK_CON_DIV_CLKCMU_HSI_USB20DRD,
	CLK_CON_DIV_CLKCMU_IS_BUS,
	CLK_CON_DIV_CLKCMU_IS_VRA,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC,
	CLK_CON_DIV_CLKCMU_MFCMSCL_M2M,
	CLK_CON_DIV_CLKCMU_PERI_UART,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK,
	CLK_CON_DIV_CLKCMU_DPU,
	CLK_CON_DIV_CLKCMU_AUD,
	CLK_CON_DIV_CLKCMU_CORE_MMC_EMBD,
	CLK_CON_DIV_CLKCMU_CORE_SSS,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MCSC,
	CLK_CON_DIV_CLKCMU_IS_ITP,
	CLK_CON_DIV_CLKCMU_MFCMSCL_JPEG,
	CLK_CON_DIV_CLKCMU_CIS_CLK2,
	CLK_CON_DIV_CLKCMU_CORE_CCI,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL1_DBG,
	CLK_CON_DIV_CLKCMU_IS_GDC,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP,
	CLK_CON_DIV_DIV_CLK_IS_BUSP,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_0,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_0,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_1,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_2,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS,
	CLK_CON_GAT_CLKCMU_CMGP_BUS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_FCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_P_CHUB_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_LP_CHUB_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_DMIC_IF_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_GATE_CLKCMU_HSI_BUS,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2,
	CLK_CON_GAT_GATE_CLKCMU_DPU,
	CLK_CON_GAT_GATE_CLKCMU_AUD,
	CLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC,
	CLK_CON_GAT_GATE_CLKCMU_IS_ITP,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_DBG,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_IS_GDC,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_HSI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_HSI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_PCORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_PCORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPIO_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_PCORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKS,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_CORE_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_DBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SMMU_DPU_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON0,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_INT_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_INT_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_GPIO_HSI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHM_AXI_P_HSI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHS_AXI_D_HSI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_XIU_D_HSI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_US_64TO128_HSI_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_CON_GAT_CLK_BLK_HSI_UID_HSI_CMU_HSI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_RTC_CLK__ALV,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D0_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D0_IS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D1_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_CSIS_DMA,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_IPP,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_ITP,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_MCSC,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_VRA,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_ITP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D1_IS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS2_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_NS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_VRA_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_GDC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_GDC,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_GDC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_GDC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_M2M_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKS,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_JPEG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDR_PHY1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PF,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PPMPU,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_D_TZPC_MIF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_CPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_NRT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_RT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DDR_PHY1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_PPMPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_SECURE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_PF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_0,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_1,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_2,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_4_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_4_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_5_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_6_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_5_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_6_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_0_IPCLKPORT_CLK,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLK_MIF_BUSD,
	CLK_CON_DIV_MUX_MIF1_BUSD,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TOP_RTC_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_D_TZPC_APM_QCH,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG,
	QCH_CON_I3C_APM_PMIC_QCH_S_I3C,
	DMYQCH_CON_I3C_APM_PMIC_QCH,
	QCH_CON_INTMEM_QCH,
	QCH_CON_LHM_AXI_C_CHUB_QCH,
	QCH_CON_LHM_AXI_C_GNSS_QCH,
	QCH_CON_LHM_AXI_C_MODEM_QCH,
	QCH_CON_LHM_AXI_C_WLBT_QCH,
	QCH_CON_LHM_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_D_APM_QCH,
	QCH_CON_LHS_AXI_LP_CHUB_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_CHUB_QCH,
	QCH_CON_MAILBOX_APM_CP_QCH,
	QCH_CON_MAILBOX_APM_GNSS_QCH,
	QCH_CON_MAILBOX_APM_WLBT_QCH,
	QCH_CON_MAILBOX_AP_CHUB_QCH,
	QCH_CON_MAILBOX_AP_CP_QCH,
	QCH_CON_MAILBOX_AP_CP_S_QCH,
	QCH_CON_MAILBOX_AP_GNSS_QCH,
	QCH_CON_MAILBOX_AP_WLBT_QCH,
	QCH_CON_MAILBOX_CP_CHUB_QCH,
	QCH_CON_MAILBOX_CP_GNSS_QCH,
	QCH_CON_MAILBOX_CP_WLBT_QCH,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH,
	QCH_CON_PMU_INTR_GEN_QCH,
	QCH_CON_ROM_CRC32_HOST_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH,
	QCH_CON_SPEEDY_APM_QCH,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_WDT_APM_QCH,
	DMYQCH_CON_ABOX_QCH_CPU,
	QCH_CON_ABOX_QCH_ACLK,
	QCH_CON_ABOX_QCH_BCLK0,
	QCH_CON_ABOX_QCH_BCLK1,
	DMYQCH_CON_ABOX_QCH_FM,
	QCH_CON_ABOX_QCH_BCLK2,
	QCH_CON_ABOX_QCH_CCLK_ASB,
	QCH_CON_ABOX_QCH_BCLK3,
	QCH_CON_ABOX_QCH_BCLK4,
	QCH_CON_ABOX_QCH_BCLK5,
	QCH_CON_ABOX_QCH_BCLK6,
	QCH_CON_ABOX_QCH_BCLK_CNT,
	QCH_CON_AUD_CMU_AUD_QCH,
	QCH_CON_D_TZPC_AUD_QCH,
	QCH_CON_GPIO_AUD_QCH,
	QCH_CON_LHM_AXI_P_AUD_QCH,
	QCH_CON_LHS_AXI_D_AUD_QCH,
	QCH_CON_PPMU_AUD_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	QCH_CON_SYSMMU_AUD_QCH_S1,
	QCH_CON_SYSREG_AUD_QCH,
	QCH_CON_WDT_AUD_QCH,
	QCH_CON_BAAW_C_CHUB_QCH,
	QCH_CON_BAAW_D_CHUB_QCH,
	QCH_CON_CHUB_CMU_CHUB_QCH,
	QCH_CON_CM4_CHUB_QCH,
	QCH_CON_DMIC_AHB0_QCH,
	QCH_CON_DMIC_IF_QCH_PCLK,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK,
	QCH_CON_D_TZPC_CHUB_QCH,
	QCH_CON_HWACG_SYS_DMIC0_QCH,
	QCH_CON_LHM_AXI_LP_CHUB_QCH,
	QCH_CON_LHM_AXI_P_CHUB_QCH,
	QCH_CON_LHS_AXI_C_CHUB_QCH,
	QCH_CON_LHS_AXI_D_CHUB_QCH,
	QCH_CON_PWM_CHUB_QCH,
	QCH_CON_SWEEPER_C_CHUB_QCH,
	QCH_CON_SWEEPER_D_CHUB_QCH,
	QCH_CON_SYSREG_CHUB_QCH,
	QCH_CON_TIMER_CHUB_QCH,
	QCH_CON_WDT_CHUB_QCH,
	DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH,
	QCH_CON_ADC_CMGP_QCH_S0,
	QCH_CON_ADC_CMGP_QCH_S1,
	DMYQCH_CON_ADC_CMGP_QCH_ADC,
	QCH_CON_CMGP_CMU_CMGP_QCH,
	QCH_CON_D_TZPC_CMGP_QCH,
	QCH_CON_GPIO_CMGP_QCH,
	QCH_CON_SYSREG_CMGP_QCH,
	QCH_CON_SYSREG_CMGP2CHUB_QCH,
	QCH_CON_SYSREG_CMGP2CP_QCH,
	QCH_CON_SYSREG_CMGP2GNSS_QCH,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH,
	QCH_CON_SYSREG_CMGP2WLBT_QCH,
	QCH_CON_USI_CMGP0_QCH,
	QCH_CON_USI_CMGP1_QCH,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2,
	DMYQCH_CON_OTP_QCH,
	QCH_CON_ADM_AHB_SSS_QCH,
	QCH_CON_BAAW_P_CHUB_QCH,
	QCH_CON_BAAW_P_GNSS_QCH,
	QCH_CON_BAAW_P_MODEM_QCH,
	QCH_CON_BAAW_P_WLBT_QCH,
	QCH_CON_CCI_550_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_D_TZPC_CORE_QCH,
	QCH_CON_GIC_QCH,
	QCH_CON_GPIO_CORE_QCH,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH,
	QCH_CON_LHM_AXI_D0_IS_QCH,
	QCH_CON_LHM_AXI_D0_MODEM_QCH,
	QCH_CON_LHM_AXI_D1_IS_QCH,
	QCH_CON_LHM_AXI_D1_MODEM_QCH,
	QCH_CON_LHM_AXI_D_APM_QCH,
	QCH_CON_LHM_AXI_D_AUD_QCH,
	QCH_CON_LHM_AXI_D_CHUB_QCH,
	QCH_CON_LHM_AXI_D_DPU_QCH,
	QCH_CON_LHM_AXI_D_G3D_QCH,
	QCH_CON_LHM_AXI_D_GNSS_QCH,
	QCH_CON_LHM_AXI_D_HSI_QCH,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH,
	QCH_CON_LHM_AXI_D_WLBT_QCH,
	QCH_CON_LHM_AXI_G_CSSYS_QCH,
	QCH_CON_LHS_AXI_D0_MIF_CP_QCH,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH,
	QCH_CON_LHS_AXI_D1_MIF_CP_QCH,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH,
	QCH_CON_LHS_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_P_AUD_QCH,
	QCH_CON_LHS_AXI_P_CHUB_QCH,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH,
	QCH_CON_LHS_AXI_P_DPU_QCH,
	QCH_CON_LHS_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_P_GNSS_QCH,
	QCH_CON_LHS_AXI_P_HSI_QCH,
	QCH_CON_LHS_AXI_P_IS_QCH,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH,
	QCH_CON_LHS_AXI_P_MIF0_QCH,
	QCH_CON_LHS_AXI_P_MIF1_QCH,
	QCH_CON_LHS_AXI_P_MODEM_QCH,
	QCH_CON_LHS_AXI_P_PERI_QCH,
	QCH_CON_LHS_AXI_P_WLBT_QCH,
	QCH_CON_MMC_EMBD_QCH,
	QCH_CON_PDMA_CORE_QCH,
	QCH_CON_PPMU_ACE_CPUCL0_QCH,
	QCH_CON_PPMU_ACE_CPUCL1_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
	QCH_CON_SPDMA_CORE_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_P_CORE_QCH,
	DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH,
	DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH,
	QCH_CON_CLUSTER0_QCH_SCLK,
	QCH_CON_CLUSTER0_QCH_ATCLK,
	QCH_CON_CLUSTER0_QCH_GIC,
	QCH_CON_CLUSTER0_QCH_PCLKDBG,
	QCH_CON_CLUSTER0_QCH_PCLK,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
	QCH_CON_CLUSTER0_QCH_DBG_PD,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	DMYQCH_CON_CSSYS_DBG_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH,
	QCH_CON_LHS_AXI_G_CSSYS_QCH,
	QCH_CON_SECJTAG_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH,
	QCH_CON_CLUSTER1_QCH_SCLK,
	QCH_CON_CLUSTER1_QCH_ATCLK,
	QCH_CON_CLUSTER1_QCH_PCLKDBG,
	QCH_CON_CLUSTER1_QCH_GIC,
	QCH_CON_CLUSTER1_QCH_DBG_PD,
	QCH_CON_CLUSTER1_QCH_PCLK,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH,
	QCH_CON_D_TZPC_CPUCL1_QCH,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH,
	QCH_CON_SYSREG_CPUCL1_QCH,
	QCH_CON_DPU_QCH_S_DPP,
	QCH_CON_DPU_QCH_S_DMA,
	QCH_CON_DPU_QCH_S_DECON,
	QCH_CON_DPU_CMU_DPU_QCH,
	QCH_CON_D_TZPC_DPU_QCH_S,
	QCH_CON_LHM_AXI_P_DPU_QCH,
	QCH_CON_LHS_AXI_D_DPU_QCH,
	QCH_CON_PPMU_DPU_QCH,
	QCH_CON_SMMU_DPU_QCH,
	QCH_CON_SYSREG_DPU_QCH,
	QCH_CON_D_TZPC_G3D_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_GPU_QCH,
	QCH_CON_LHM_AXI_INT_G3D_QCH,
	QCH_CON_LHM_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_D_G3D_QCH,
	QCH_CON_LHS_AXI_INT_G3D_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	QCH_CON_D_TZPC_HSI_QCH,
	QCH_CON_GPIO_HSI_QCH,
	QCH_CON_HSI_CMU_HSI_QCH,
	QCH_CON_LHM_AXI_P_HSI_QCH,
	QCH_CON_LHS_AXI_D_HSI_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_PPMU_HSI_QCH,
	QCH_CON_SYSREG_HSI_QCH,
	QCH_CON_USB20DRD_TOP_QCH_LINK,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK,
	DMYQCH_CON_USB20DRD_TOP_QCH_RTC,
	QCH_CON_CSIS0_QCH,
	QCH_CON_CSIS1_QCH,
	QCH_CON_CSIS2_QCH,
	QCH_CON_D_TZPC_IS_QCH,
	QCH_CON_IS_CMU_IS_QCH,
	QCH_CON_IS_TOP_QCH_S_00,
	QCH_CON_IS_TOP_QCH_S_02,
	QCH_CON_IS_TOP_QCH_S_03,
	QCH_CON_IS_TOP_QCH_S_04,
	QCH_CON_IS_TOP_QCH_S_05,
	QCH_CON_IS_TOP_QCH_S_06,
	QCH_CON_LHM_AXI_P_IS_QCH,
	QCH_CON_LHS_AXI_D0_IS_QCH,
	QCH_CON_LHS_AXI_D1_IS_QCH,
	QCH_CON_PPMU_IS0_QCH,
	QCH_CON_PPMU_IS1_QCH,
	QCH_CON_SYSMMU_IS0_QCH,
	QCH_CON_SYSMMU_IS1_QCH,
	QCH_CON_SYSREG_IS_QCH,
	QCH_CON_D_TZPC_MFCMSCL_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH,
	QCH_CON_M2M_QCH,
	QCH_CON_MCSC_QCH,
	QCH_CON_MFC_QCH,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH,
	QCH_CON_PPMU_MFCMSCL_QCH,
	QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH,
	QCH_CON_SYSMMU_MFCMSCL_QCH,
	QCH_CON_SYSREG_MFCMSCL_QCH,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_LHM_AXI_D_MIF_CP_QCH,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH,
	QCH_CON_LHM_AXI_P_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_PPMU_DMC_CPU_QCH,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	DMYQCH_CON_CMU_MIF1_CMU_REF_QCH,
	QCH_CON_DMC1_QCH,
	QCH_CON_D_TZPC_MIF1_QCH,
	QCH_CON_LHM_AXI_D_MIF1_CPU_QCH,
	QCH_CON_LHM_AXI_D_MIF1_NRT_QCH,
	QCH_CON_LHM_AXI_D_MIF1_RT_QCH,
	QCH_CON_LHM_AXI_P_MIF1_QCH,
	QCH_CON_MIF1_CMU_MIF1_QCH,
	QCH_CON_PPMU_DCM1_CPU_QCH,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH,
	QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH,
	QCH_CON_SFR_APB_BRIDGE_DMC1_QCH,
	QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH,
	QCH_CON_SYSREG_MIF1_QCH,
	QCH_CON_MODEM_CMU_MODEM_QCH,
	QCH_CON_BUSIF_TMU_QCH,
	QCH_CON_D_TZPC_PERI_QCH,
	QCH_CON_GPIO_PERI_QCH,
	QCH_CON_HSI2C_0_QCH,
	QCH_CON_HSI2C_1_QCH,
	QCH_CON_HSI2C_2_QCH,
	QCH_CON_I2C_0_QCH,
	QCH_CON_I2C_1_QCH,
	QCH_CON_I2C_2_QCH,
	QCH_CON_I2C_3_QCH,
	QCH_CON_I2C_4_QCH,
	QCH_CON_I2C_5_QCH,
	QCH_CON_I2C_6_QCH,
	QCH_CON_LHM_AXI_P_PERI_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PERI_CMU_PERI_QCH,
	QCH_CON_PWM_MOTOR_QCH,
	QCH_CON_SPI_0_QCH,
	QCH_CON_SYSREG_PERI_QCH,
	QCH_CON_UART_QCH,
	QCH_CON_WDT_0_QCH,
	QCH_CON_WDT_1_QCH,
	APM_CMU_APM_CONTROLLER_OPTION,
	AUD_CMU_AUD_CONTROLLER_OPTION,
	CHUB_CMU_CHUB_CONTROLLER_OPTION,
	CMGP_CMU_CMGP_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CORE_CMU_CORE_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION,
	DPU_CMU_DPU_CONTROLLER_OPTION,
	G3D_CMU_G3D_CONTROLLER_OPTION,
	HSI_CMU_HSI_CONTROLLER_OPTION,
	IS_CMU_IS_CONTROLLER_OPTION,
	MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	MIF1_CMU_MIF1_CONTROLLER_OPTION,
	MODEM_CMU_MODEM_CONTROLLER_OPTION,
	PERI_CMU_PERI_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
	PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME = SFR_ACCESS_TYPE,
	PLL_CON3_PLL_AUD_ENABLE,
	PLL_CON3_PLL_AUD_STABLE,
	PLL_CON3_PLL_AUD_DIV_P,
	PLL_CON3_PLL_AUD_DIV_M,
	PLL_CON3_PLL_AUD_DIV_S,
	PLL_CON5_PLL_AUD_DIV_K,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED0_ENABLE,
	PLL_CON3_PLL_SHARED0_STABLE,
	PLL_CON3_PLL_SHARED0_DIV_P,
	PLL_CON3_PLL_SHARED0_DIV_M,
	PLL_CON3_PLL_SHARED0_DIV_S,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED1_ENABLE,
	PLL_CON3_PLL_SHARED1_STABLE,
	PLL_CON3_PLL_SHARED1_DIV_P,
	PLL_CON3_PLL_SHARED1_DIV_M,
	PLL_CON3_PLL_SHARED1_DIV_S,
	PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME,
	PLL_CON3_PLL_MMC_ENABLE,
	PLL_CON3_PLL_MMC_STABLE,
	PLL_CON3_PLL_MMC_DIV_P,
	PLL_CON3_PLL_MMC_DIV_M,
	PLL_CON3_PLL_MMC_DIV_S,
	PLL_CON5_PLL_MMC_DIV_K,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL0_ENABLE,
	PLL_CON3_PLL_CPUCL0_STABLE,
	PLL_CON3_PLL_CPUCL0_DIV_P,
	PLL_CON3_PLL_CPUCL0_DIV_M,
	PLL_CON3_PLL_CPUCL0_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL1_ENABLE,
	PLL_CON3_PLL_CPUCL1_STABLE,
	PLL_CON3_PLL_CPUCL1_DIV_P,
	PLL_CON3_PLL_CPUCL1_DIV_M,
	PLL_CON3_PLL_CPUCL1_DIV_S,
	PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D_ENABLE,
	PLL_CON3_PLL_G3D_STABLE,
	PLL_CON3_PLL_G3D_DIV_P,
	PLL_CON3_PLL_G3D_DIV_M,
	PLL_CON3_PLL_G3D_DIV_S,
	PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_ENABLE,
	PLL_CON3_PLL_MIF_STABLE,
	PLL_CON3_PLL_MIF_DIV_P,
	PLL_CON3_PLL_MIF_DIV_M,
	PLL_CON3_PLL_MIF_DIV_S,
	PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF1_ENABLE,
	PLL_CON3_PLL_MIF1_STABLE,
	PLL_CON3_PLL_MIF1_DIV_P,
	PLL_CON3_PLL_MIF1_DIV_M,
	PLL_CON3_PLL_MIF1_DIV_S,
	CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_I3C_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_I3C_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_I3C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_FM_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_FM_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_FCLK_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_FCLK_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_TIMER_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_CLK_CMGP_ADC_SELECT,
	CLK_CON_MUX_CLK_CMGP_ADC_BUSY,
	CLK_CON_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IS_ITP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IS_ITP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IS_ITP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_CCI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_DBG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IS_GDC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IS_GDC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IS_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_SELECT,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_HSI_RTC_SELECT,
	CLK_CON_MUX_MUX_CLK_HSI_RTC_BUSY,
	CLK_CON_MUX_MUX_CLK_HSI_RTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_SELECT,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_BUSY,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X_SELECT,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X_BUSY,
	CLK_CON_MUX_MUX_CLK_MIF1_DDRPHY_CLK2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_DLL_USER_MUX_SEL,
	PLL_CON0_MUX_DLL_USER_BUSY,
	PLL_CON1_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLK_RCO_APM_USER_MUX_SEL,
	PLL_CON0_MUX_CLK_RCO_APM_USER_BUSY,
	PLL_CON1_MUX_CLK_RCO_APM_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLK_RCO_APM_I3C_USER_MUX_SEL,
	PLL_CON0_MUX_CLK_RCO_APM_I3C_USER_BUSY,
	PLL_CON1_MUX_CLK_RCO_APM_I3C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_TICK_USB_USER_MUX_SEL,
	PLL_CON0_MUX_TICK_USB_USER_BUSY,
	PLL_CON1_MUX_TICK_USB_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CHUB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER_MUX_SEL,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER_BUSY,
	PLL_CON1_MUX_CLK_RCO_CHUB_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_MMC_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_MMC_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_MMC_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_CCI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_CCI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_CCI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL1_DBG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_DBG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_DBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI_MMC_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI_MMC_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI_USB20DRD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI_USB20DRD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI_USB20DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_IS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_IS_VRA_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IS_VRA_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IS_VRA_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_IS_ITP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IS_ITP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IS_ITP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_IS_GDC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IS_GDC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IS_GDC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_M2M_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_M2M_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_M2M_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MCSC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MCSC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_MCSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_JPEG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_JPEG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFCMSCL_JPEG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_HSI2C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_HSI2C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_HSI2C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_SPI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERI_SPI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERI_SPI_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I3C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_I3C_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_I3C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUSD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_AUD_MCLK_DIVRATIO,
	CLK_CON_DIV_CLK_AUD_MCLK_BUSY,
	CLK_CON_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_FM_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_DIV2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_DIV2_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_DMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_DIVRATIO,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_APM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_DIVRATIO,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI_USB20DRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI_USB20DRD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_VRA_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IS_VRA_BUSY,
	CLK_CON_DIV_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_M2M_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_M2M_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_M2M_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERI_UART_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_DIVRATIO,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DPU_BUSY,
	CLK_CON_DIV_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUD_BUSY,
	CLK_CON_DIV_CLKCMU_AUD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_MMC_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_MMC_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_SSS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MCSC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MCSC_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_ITP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IS_ITP_BUSY,
	CLK_CON_DIV_CLKCMU_IS_ITP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_JPEG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_JPEG_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_JPEG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_CCI_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_CCI_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_CCI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_DBG_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_GDC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IS_GDC_BUSY,
	CLK_CON_DIV_CLKCMU_IS_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_IS_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_IS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_IS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_0_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_0_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_1_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_2_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMGP_BUS_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMGP_BUS_MANUAL,
	CLK_CON_GAT_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_SPDY_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_FM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_OSC_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_FCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_FCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_FCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_P_CHUB_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_P_CHUB_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_P_CHUB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_LP_CHUB_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_LP_CHUB_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_XHB_LP_CHUB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_DMIC_IF_IPCLKPORT_DMIC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_U_DMIC_CLK_SCAN_MUX_IPCLKPORT_D0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_DMIC_IF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_DMIC_IF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI_CMGP1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IS_ITP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_ITP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_ITP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_CCI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_DBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_DBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IS_GDC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_GDC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_HSI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_HSI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_HSI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_HSI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_HSI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_HSI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_PCORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_PCORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_PCORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_PCORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_PCORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_PCORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPIO_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPIO_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GPIO_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_PCORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_PCORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_CCLK_PCORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D0_MIF_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_D1_MIF_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_CCI_550_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_CCI_550_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_ACE_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_MMC_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI2APB_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_CORE_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_CORE_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_CORE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_DBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_DBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_AXI2APB_CPUCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CSSYS_CPUCL1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SMMU_DPU_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SMMU_DPU_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SMMU_DPU_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_INT_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_INT_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_INT_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_INT_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_RSTNSYNC_CLK_HSI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_GPIO_HSI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_GPIO_HSI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_GPIO_HSI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHM_AXI_P_HSI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHM_AXI_P_HSI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHM_AXI_P_HSI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHS_AXI_D_HSI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHS_AXI_D_HSI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_LHS_AXI_D_HSI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_PPMU_HSI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_SYSREG_HSI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_RSTNSYNC_CLK_HSI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_XIU_D_HSI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_XIU_D_HSI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_XIU_D_HSI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_D_TZPC_HSI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_US_64TO128_HSI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_US_64TO128_HSI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI_UID_US_64TO128_HSI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI_UID_HSI_CMU_HSI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_HSI_CMU_HSI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_HSI_CMU_HSI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_RTC_CLK__ALV_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_RTC_CLK__ALV_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI_UID_USB20DRD_TOP_IPCLKPORT_I_RTC_CLK__ALV_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D0_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D0_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D0_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D0_IS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D0_IS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D0_IS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D1_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D1_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D1_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_PPMU_IS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSMMU_IS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_CSIS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_CSIS_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_CSIS_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_IPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_IPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_IPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_ITP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_ITP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_ITP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_MCSC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_MCSC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_ITP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_ITP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_ITP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D1_IS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D1_IS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_XIU_D1_IS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS2_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS2_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_CSIS_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_VRA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_VRA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_VRA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS0_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_NS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_NS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_SYSMMU_IS1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_VRA_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_VRA_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_VRA_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_GDC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_GDC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_APB_GDC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_GDC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_GDC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS_TOP_IPCLKPORT_CLK_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_GDC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_GDC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_M2M_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_M2M_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_MCSC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_JPEG_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_JPEG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_JPEG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DDR_PHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_PF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SFRAPB_BRIDGE_DMC_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_LHM_AXI_D_MIF_CP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDR_PHY1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDR_PHY1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDR_PHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PPMPU_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PPMPU_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_PPMPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_D_TZPC_MIF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_D_TZPC_MIF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_D_TZPC_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_CPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_CPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_CPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_NRT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_NRT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_NRT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_RT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_RT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_LHM_AXI_D_MIF1_RT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMU_DCM1_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DDR_PHY1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DDR_PHY1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DDR_PHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_PPMPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_PPMPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_PPMPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_SECURE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_SECURE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFRAPB_BRIDGE_DMC1_SECURE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_PF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_PF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SFR_APB_BRIDGE_DMC1_PF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_0_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_0_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_1_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_1_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_2_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_2_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_HSI2C_1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SPI_0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_4_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_4_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_4_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_4_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_5_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_5_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_6_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_6_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_5_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_5_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_6_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_6_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_MUX_MIF1_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_TOP_RTC_QCH_ENABLE,
	QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_APM_QCH_ENABLE,
	QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C_APM_PMIC_QCH_S_I3C_ENABLE,
	QCH_CON_I3C_APM_PMIC_QCH_S_I3C_CLOCK_REQ,
	QCH_CON_I3C_APM_PMIC_QCH_S_I3C_EXPIRE_VAL,
	QCH_CON_I3C_APM_PMIC_QCH_S_I3C_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C_APM_PMIC_QCH_ENABLE,
	DMYQCH_CON_I3C_APM_PMIC_QCH_CLOCK_REQ,
	DMYQCH_CON_I3C_APM_PMIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_QCH_ENABLE,
	QCH_CON_INTMEM_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_GNSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_MODEM_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_WLBT_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_QCH_CPU_ENABLE,
	DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_ACLK_ENABLE,
	QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ,
	QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK0_ENABLE,
	QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK1_ENABLE,
	QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_QCH_FM_ENABLE,
	DMYQCH_CON_ABOX_QCH_FM_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_FM_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK2_ENABLE,
	QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE,
	QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ,
	QCH_CON_ABOX_QCH_CCLK_ASB_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK3_ENABLE,
	QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK4_ENABLE,
	QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK5_ENABLE,
	QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK6_ENABLE,
	QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK_CNT_ENABLE,
	QCH_CON_ABOX_QCH_BCLK_CNT_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK_CNT_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK_CNT_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_CMU_AUD_QCH_ENABLE,
	QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_AUD_QCH_ENABLE,
	QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_AUD_QCH_ENABLE,
	QCH_CON_GPIO_AUD_QCH_CLOCK_REQ,
	QCH_CON_GPIO_AUD_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_AUD_QCH_ENABLE,
	QCH_CON_PPMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_AUD_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_AUD_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_AUD_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_AUD_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_AUD_QCH_ENABLE,
	QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD_QCH_ENABLE,
	QCH_CON_WDT_AUD_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_C_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE,
	QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CM4_CHUB_QCH_ENABLE,
	QCH_CON_CM4_CHUB_QCH_CLOCK_REQ,
	QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB0_QCH_ENABLE,
	QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ,
	QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL,
	QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_IF_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CHUB_QCH_ENABLE,
	QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_C_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_CHUB_QCH_ENABLE,
	QCH_CON_PWM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_C_CHUB_QCH_ENABLE,
	QCH_CON_SWEEPER_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE,
	QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_CHUB_QCH_ENABLE,
	QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ,
	QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CHUB_QCH_ENABLE,
	QCH_CON_WDT_CHUB_QCH_CLOCK_REQ,
	QCH_CON_WDT_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CHUB_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH_ENABLE,
	DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH_CLOCK_REQ,
	DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S0_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S1_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN,
	QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE,
	QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ,
	QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CMGP_QCH_ENABLE,
	QCH_CON_D_TZPC_CMGP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_CMGP_QCH_ENABLE,
	QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ,
	QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2CP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2CP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2CP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP0_QCH_ENABLE,
	QCH_CON_USI_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP1_QCH_ENABLE,
	QCH_CON_USI_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_OTP_QCH_ENABLE,
	DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADM_AHB_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_GNSS_QCH_ENABLE,
	QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_MODEM_QCH_ENABLE,
	QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_WLBT_QCH_ENABLE,
	QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CCI_550_QCH_ENABLE,
	QCH_CON_CCI_550_QCH_CLOCK_REQ,
	QCH_CON_CCI_550_QCH_EXPIRE_VAL,
	QCH_CON_CCI_550_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CORE_QCH_ENABLE,
	QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC_QCH_ENABLE,
	QCH_CON_GIC_QCH_CLOCK_REQ,
	QCH_CON_GIC_QCH_EXPIRE_VAL,
	QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_CORE_QCH_ENABLE,
	QCH_CON_GPIO_CORE_QCH_CLOCK_REQ,
	QCH_CON_GPIO_CORE_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_ENABLE,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_IS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_IS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_IS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_IS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_GNSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_HSI_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_HSI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_HSI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_WLBT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MIF_CP_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_CP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_CP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MIF_RT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MIF_CP_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_CP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_CP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MIF_RT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_GNSS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_IS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_IS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MODEM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERI_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_WLBT_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_EMBD_QCH_ENABLE,
	QCH_CON_MMC_EMBD_QCH_CLOCK_REQ,
	QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_CORE_QCH_ENABLE,
	QCH_CON_PDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_ENABLE,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ACE_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA_CORE_QCH_ENABLE,
	QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_CORE_QCH_ENABLE,
	QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_GIC_ENABLE,
	QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PCLKDBG_ENABLE,
	QCH_CON_CLUSTER0_QCH_PCLKDBG_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PCLKDBG_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PCLKDBG_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CSSYS_DBG_QCH_ENABLE,
	DMYQCH_CON_CSSYS_DBG_QCH_CLOCK_REQ,
	DMYQCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SECJTAG_QCH_ENABLE,
	QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_SCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_ATCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_PCLKDBG_ENABLE,
	QCH_CON_CLUSTER1_QCH_PCLKDBG_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_PCLKDBG_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_PCLKDBG_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_GIC_ENABLE,
	QCH_CON_CLUSTER1_QCH_GIC_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_GIC_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_GIC_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_DBG_PD_ENABLE,
	QCH_CON_CLUSTER1_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	QCH_CON_CLUSTER1_QCH_PCLK_ENABLE,
	QCH_CON_CLUSTER1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CLUSTER1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CLUSTER1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL1_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_ENABLE,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL1_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DPP_ENABLE,
	QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DMA_ENABLE,
	QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DECON_ENABLE,
	QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_CMU_DPU_QCH_ENABLE,
	QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPU_QCH_S_ENABLE,
	QCH_CON_D_TZPC_DPU_QCH_S_CLOCK_REQ,
	QCH_CON_D_TZPC_DPU_QCH_S_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPU_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPU_QCH_ENABLE,
	QCH_CON_PPMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SMMU_DPU_QCH_ENABLE,
	QCH_CON_SMMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_SMMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SMMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPU_QCH_ENABLE,
	QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU_QCH_ENABLE,
	QCH_CON_GPU_QCH_CLOCK_REQ,
	QCH_CON_GPU_QCH_EXPIRE_VAL,
	QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_INT_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_INT_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_INT_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_INT_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_INT_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_INT_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_INT_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_INT_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI_QCH_ENABLE,
	QCH_CON_GPIO_HSI_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI_CMU_HSI_QCH_ENABLE,
	QCH_CON_HSI_CMU_HSI_QCH_CLOCK_REQ,
	QCH_CON_HSI_CMU_HSI_QCH_EXPIRE_VAL,
	QCH_CON_HSI_CMU_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_HSI_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_HSI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_HSI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI_QCH_ENABLE,
	QCH_CON_PPMU_HSI_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI_QCH_ENABLE,
	QCH_CON_SYSREG_HSI_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE,
	QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB20DRD_TOP_QCH_RTC_ENABLE,
	DMYQCH_CON_USB20DRD_TOP_QCH_RTC_CLOCK_REQ,
	DMYQCH_CON_USB20DRD_TOP_QCH_RTC_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS0_QCH_ENABLE,
	QCH_CON_CSIS0_QCH_CLOCK_REQ,
	QCH_CON_CSIS0_QCH_EXPIRE_VAL,
	QCH_CON_CSIS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS1_QCH_ENABLE,
	QCH_CON_CSIS1_QCH_CLOCK_REQ,
	QCH_CON_CSIS1_QCH_EXPIRE_VAL,
	QCH_CON_CSIS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS2_QCH_ENABLE,
	QCH_CON_CSIS2_QCH_CLOCK_REQ,
	QCH_CON_CSIS2_QCH_EXPIRE_VAL,
	QCH_CON_CSIS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_IS_QCH_ENABLE,
	QCH_CON_D_TZPC_IS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_IS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_CMU_IS_QCH_ENABLE,
	QCH_CON_IS_CMU_IS_QCH_CLOCK_REQ,
	QCH_CON_IS_CMU_IS_QCH_EXPIRE_VAL,
	QCH_CON_IS_CMU_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_TOP_QCH_S_00_ENABLE,
	QCH_CON_IS_TOP_QCH_S_00_CLOCK_REQ,
	QCH_CON_IS_TOP_QCH_S_00_EXPIRE_VAL,
	QCH_CON_IS_TOP_QCH_S_00_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_TOP_QCH_S_02_ENABLE,
	QCH_CON_IS_TOP_QCH_S_02_CLOCK_REQ,
	QCH_CON_IS_TOP_QCH_S_02_EXPIRE_VAL,
	QCH_CON_IS_TOP_QCH_S_02_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_TOP_QCH_S_03_ENABLE,
	QCH_CON_IS_TOP_QCH_S_03_CLOCK_REQ,
	QCH_CON_IS_TOP_QCH_S_03_EXPIRE_VAL,
	QCH_CON_IS_TOP_QCH_S_03_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_TOP_QCH_S_04_ENABLE,
	QCH_CON_IS_TOP_QCH_S_04_CLOCK_REQ,
	QCH_CON_IS_TOP_QCH_S_04_EXPIRE_VAL,
	QCH_CON_IS_TOP_QCH_S_04_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_TOP_QCH_S_05_ENABLE,
	QCH_CON_IS_TOP_QCH_S_05_CLOCK_REQ,
	QCH_CON_IS_TOP_QCH_S_05_EXPIRE_VAL,
	QCH_CON_IS_TOP_QCH_S_05_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_TOP_QCH_S_06_ENABLE,
	QCH_CON_IS_TOP_QCH_S_06_CLOCK_REQ,
	QCH_CON_IS_TOP_QCH_S_06_EXPIRE_VAL,
	QCH_CON_IS_TOP_QCH_S_06_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_IS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_IS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_IS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_IS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_IS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_IS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_IS0_QCH_ENABLE,
	QCH_CON_PPMU_IS0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_IS0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_IS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_IS1_QCH_ENABLE,
	QCH_CON_PPMU_IS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_IS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_IS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IS0_QCH_ENABLE,
	QCH_CON_SYSMMU_IS0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_IS0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_IS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IS1_QCH_ENABLE,
	QCH_CON_SYSMMU_IS1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_IS1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_IS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_IS_QCH_ENABLE,
	QCH_CON_SYSREG_IS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_IS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MFCMSCL_QCH_ENABLE,
	QCH_CON_D_TZPC_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_M2M_QCH_ENABLE,
	QCH_CON_M2M_QCH_CLOCK_REQ,
	QCH_CON_M2M_QCH_EXPIRE_VAL,
	QCH_CON_M2M_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_ENABLE,
	QCH_CON_MCSC_QCH_CLOCK_REQ,
	QCH_CON_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_PPMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_SYSMMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFCMSCL_QCH_ENABLE,
	QCH_CON_SYSREG_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF_CP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_CP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_CP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_NRT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF_RT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DMC_CPU_QCH_ENABLE,
	QCH_CON_PPMU_DMC_CPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DMC_CPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DMC_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF1_CMU_REF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF1_CMU_REF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF1_CMU_REF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC1_QCH_ENABLE,
	QCH_CON_DMC1_QCH_CLOCK_REQ,
	QCH_CON_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF1_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MIF1_RT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MIF1_RT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MIF1_RT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MIF1_RT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE,
	QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ,
	QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_MIF1_CMU_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DCM1_CPU_QCH_ENABLE,
	QCH_CON_PPMU_DCM1_CPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DCM1_CPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DCM1_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_ENABLE,
	QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_CLOCK_REQ,
	QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_EXPIRE_VAL,
	QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_ENABLE,
	QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_CLOCK_REQ,
	QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_ENABLE,
	QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_CLOCK_REQ,
	QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF1_QCH_ENABLE,
	QCH_CON_SYSREG_MIF1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE,
	QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ,
	QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_TMU_QCH_ENABLE,
	QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERI_QCH_ENABLE,
	QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERI_QCH_ENABLE,
	QCH_CON_GPIO_PERI_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI2C_0_QCH_ENABLE,
	QCH_CON_HSI2C_0_QCH_CLOCK_REQ,
	QCH_CON_HSI2C_0_QCH_EXPIRE_VAL,
	QCH_CON_HSI2C_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI2C_1_QCH_ENABLE,
	QCH_CON_HSI2C_1_QCH_CLOCK_REQ,
	QCH_CON_HSI2C_1_QCH_EXPIRE_VAL,
	QCH_CON_HSI2C_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI2C_2_QCH_ENABLE,
	QCH_CON_HSI2C_2_QCH_CLOCK_REQ,
	QCH_CON_HSI2C_2_QCH_EXPIRE_VAL,
	QCH_CON_HSI2C_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_0_QCH_ENABLE,
	QCH_CON_I2C_0_QCH_CLOCK_REQ,
	QCH_CON_I2C_0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_1_QCH_ENABLE,
	QCH_CON_I2C_1_QCH_CLOCK_REQ,
	QCH_CON_I2C_1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_2_QCH_ENABLE,
	QCH_CON_I2C_2_QCH_CLOCK_REQ,
	QCH_CON_I2C_2_QCH_EXPIRE_VAL,
	QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_3_QCH_ENABLE,
	QCH_CON_I2C_3_QCH_CLOCK_REQ,
	QCH_CON_I2C_3_QCH_EXPIRE_VAL,
	QCH_CON_I2C_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_4_QCH_ENABLE,
	QCH_CON_I2C_4_QCH_CLOCK_REQ,
	QCH_CON_I2C_4_QCH_EXPIRE_VAL,
	QCH_CON_I2C_4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_5_QCH_ENABLE,
	QCH_CON_I2C_5_QCH_CLOCK_REQ,
	QCH_CON_I2C_5_QCH_EXPIRE_VAL,
	QCH_CON_I2C_5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_6_QCH_ENABLE,
	QCH_CON_I2C_6_QCH_CLOCK_REQ,
	QCH_CON_I2C_6_QCH_EXPIRE_VAL,
	QCH_CON_I2C_6_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERI_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERI_CMU_PERI_QCH_ENABLE,
	QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ,
	QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL,
	QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_MOTOR_QCH_ENABLE,
	QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ,
	QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL,
	QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPI_0_QCH_ENABLE,
	QCH_CON_SPI_0_QCH_CLOCK_REQ,
	QCH_CON_SPI_0_QCH_EXPIRE_VAL,
	QCH_CON_SPI_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERI_QCH_ENABLE,
	QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UART_QCH_ENABLE,
	QCH_CON_UART_QCH_CLOCK_REQ,
	QCH_CON_UART_QCH_EXPIRE_VAL,
	QCH_CON_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_0_QCH_ENABLE,
	QCH_CON_WDT_0_QCH_CLOCK_REQ,
	QCH_CON_WDT_0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_1_QCH_ENABLE,
	QCH_CON_WDT_1_QCH_CLOCK_REQ,
	QCH_CON_WDT_1_QCH_EXPIRE_VAL,
	QCH_CON_WDT_1_QCH_IGNORE_FORCE_PM_EN,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI_CMU_HSI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI_CMU_HSI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	IS_CMU_IS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	IS_CMU_IS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
