# IDE Generated
.idea/
.vscode/
.metals/
.bloop/
metals.sbt
.scalafmt.conf

# Project Generated
target/
test_run_dir/
build/
test_elf/
toolchain/
log*

# Package
*.jar
*.war
*.ear

# Vivado
*.jou
*.log
*.str
fpga/ZJV
fpga/ZJV4FPGA
fpga/.Xil
fpga/vsrc/ZJV.srcs/sources_1/imports/verilog/Top.v
fpga/vsrc/ZJV.srcs/sim_1/imports/verilog/Top.v
fpga/vsrc/ZJV.srcs/sim_1/

# FIRRTL
*.fir
*.vcd

# Javascript generate by chisel
*.anno.json

# LICENSE
src/main/verilator/vsrc/S011HD*
