
eDesignMultimeter2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069f0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08006b90  08006b90  00016b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c18  08006c18  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08006c18  08006c18  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c18  08006c18  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c18  08006c18  00016c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c1c  08006c1c  00016c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08006c20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  20000080  08006ca0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08006ca0  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130a0  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002179  00000000  00000000  00033150  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e90  00000000  00000000  000352d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000db8  00000000  00000000  00036160  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021eb5  00000000  00000000  00036f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e95e  00000000  00000000  00058dcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3d94  00000000  00000000  0006772b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013b4bf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004198  00000000  00000000  0013b53c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006b78 	.word	0x08006b78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08006b78 	.word	0x08006b78

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <HAL_UART_RxCpltCallback>:
uint8_t btn_left_flag = 0;
uint8_t btn_down_flag = 0;
uint8_t adc_timer_flag = 0;
uint32_t last_ticks = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
	echo_flag = 1;
 8000ad4:	4b04      	ldr	r3, [pc, #16]	; (8000ae8 <HAL_UART_RxCpltCallback+0x1c>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	701a      	strb	r2, [r3, #0]
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	2000009c 	.word	0x2000009c

08000aec <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4603      	mov	r3, r0
 8000af4:	80fb      	strh	r3, [r7, #6]
	last_ticks = HAL_GetTick();
 8000af6:	f000 fe35 	bl	8001764 <HAL_GetTick>
 8000afa:	4602      	mov	r2, r0
 8000afc:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <HAL_GPIO_EXTI_Callback+0x68>)
 8000afe:	601a      	str	r2, [r3, #0]
	if(GPIO_Pin == btn_mid_Pin)
 8000b00:	88fb      	ldrh	r3, [r7, #6]
 8000b02:	2b40      	cmp	r3, #64	; 0x40
 8000b04:	d103      	bne.n	8000b0e <HAL_GPIO_EXTI_Callback+0x22>
	{
		btn_mid_flag = 1;
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == btn_down_Pin)
	{
		btn_down_flag = 1;
	}
}
 8000b0c:	e01d      	b.n	8000b4a <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_right_Pin)
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	2b80      	cmp	r3, #128	; 0x80
 8000b12:	d103      	bne.n	8000b1c <HAL_GPIO_EXTI_Callback+0x30>
		btn_right_flag = 1;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <HAL_GPIO_EXTI_Callback+0x70>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	701a      	strb	r2, [r3, #0]
}
 8000b1a:	e016      	b.n	8000b4a <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_up_Pin)
 8000b1c:	88fb      	ldrh	r3, [r7, #6]
 8000b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b22:	d103      	bne.n	8000b2c <HAL_GPIO_EXTI_Callback+0x40>
		btn_up_flag = 1;
 8000b24:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <HAL_GPIO_EXTI_Callback+0x74>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	701a      	strb	r2, [r3, #0]
}
 8000b2a:	e00e      	b.n	8000b4a <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_left_Pin)
 8000b2c:	88fb      	ldrh	r3, [r7, #6]
 8000b2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b32:	d103      	bne.n	8000b3c <HAL_GPIO_EXTI_Callback+0x50>
		btn_left_flag = 1;
 8000b34:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_GPIO_EXTI_Callback+0x78>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	701a      	strb	r2, [r3, #0]
}
 8000b3a:	e006      	b.n	8000b4a <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_down_Pin)
 8000b3c:	88fb      	ldrh	r3, [r7, #6]
 8000b3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b42:	d102      	bne.n	8000b4a <HAL_GPIO_EXTI_Callback+0x5e>
		btn_down_flag = 1;
 8000b44:	4b08      	ldr	r3, [pc, #32]	; (8000b68 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	701a      	strb	r2, [r3, #0]
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200000a4 	.word	0x200000a4
 8000b58:	2000009d 	.word	0x2000009d
 8000b5c:	2000009e 	.word	0x2000009e
 8000b60:	2000009f 	.word	0x2000009f
 8000b64:	200000a0 	.word	0x200000a0
 8000b68:	200000a1 	.word	0x200000a1
 8000b6c:	00000000 	.word	0x00000000

08000b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b70:	b590      	push	{r4, r7, lr}
 8000b72:	f6ad 0d74 	subw	sp, sp, #2164	; 0x874
 8000b76:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint16_t raw;
	uint16_t millivolts;
	char msg[100];
	uint16_t adc_array[1000];
	uint16_t adc_count = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f8a7 3866 	strh.w	r3, [r7, #2150]	; 0x866
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b7e:	f000 fd97 	bl	80016b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b82:	f000 f9fb 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b86:	f000 fb25 	bl	80011d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b8a:	f000 faf3 	bl	8001174 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000b8e:	f000 facb 	bl	8001128 <MX_TIM16_Init>
  MX_ADC1_Init();
 8000b92:	f000 fa59 	bl	8001048 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart2, myTxData, 13, 10);
 8000b96:	230a      	movs	r3, #10
 8000b98:	220d      	movs	r2, #13
 8000b9a:	49c9      	ldr	r1, [pc, #804]	; (8000ec0 <main+0x350>)
 8000b9c:	48c9      	ldr	r0, [pc, #804]	; (8000ec4 <main+0x354>)
 8000b9e:	f004 f997 	bl	8004ed0 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, myRxData, 1);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	49c8      	ldr	r1, [pc, #800]	; (8000ec8 <main+0x358>)
 8000ba6:	48c7      	ldr	r0, [pc, #796]	; (8000ec4 <main+0x354>)
 8000ba8:	f004 fa26 	bl	8004ff8 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim16);
 8000bac:	48c7      	ldr	r0, [pc, #796]	; (8000ecc <main+0x35c>)
 8000bae:	f003 fecd 	bl	800494c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(echo_flag)
 8000bb2:	4bc7      	ldr	r3, [pc, #796]	; (8000ed0 <main+0x360>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00d      	beq.n	8000bd6 <main+0x66>
	  {
		HAL_UART_Transmit(&huart2, myRxData, 1, 10);
 8000bba:	230a      	movs	r3, #10
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	49c2      	ldr	r1, [pc, #776]	; (8000ec8 <main+0x358>)
 8000bc0:	48c0      	ldr	r0, [pc, #768]	; (8000ec4 <main+0x354>)
 8000bc2:	f004 f985 	bl	8004ed0 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, myRxData, 1);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	49bf      	ldr	r1, [pc, #764]	; (8000ec8 <main+0x358>)
 8000bca:	48be      	ldr	r0, [pc, #760]	; (8000ec4 <main+0x354>)
 8000bcc:	f004 fa14 	bl	8004ff8 <HAL_UART_Receive_IT>
		echo_flag = 0;
 8000bd0:	4bbf      	ldr	r3, [pc, #764]	; (8000ed0 <main+0x360>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
	  }
	  if(btn_up_flag)
 8000bd6:	4bbf      	ldr	r3, [pc, #764]	; (8000ed4 <main+0x364>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d019      	beq.n	8000c12 <main+0xa2>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000bde:	f000 fdc1 	bl	8001764 <HAL_GetTick>
 8000be2:	4602      	mov	r2, r0
 8000be4:	4bbc      	ldr	r3, [pc, #752]	; (8000ed8 <main+0x368>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	f240 8085 	bls.w	8000cfa <main+0x18a>
		  {
			  if(HAL_GPIO_ReadPin(btn_up_GPIO_Port, btn_up_Pin))
 8000bf0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bf4:	48b9      	ldr	r0, [pc, #740]	; (8000edc <main+0x36c>)
 8000bf6:	f002 fa85 	bl	8003104 <HAL_GPIO_ReadPin>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d004      	beq.n	8000c0a <main+0x9a>
			  {
				  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000c00:	2120      	movs	r1, #32
 8000c02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c06:	f002 faad 	bl	8003164 <HAL_GPIO_TogglePin>
			  }
			  btn_up_flag = 0;
 8000c0a:	4bb2      	ldr	r3, [pc, #712]	; (8000ed4 <main+0x364>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
 8000c10:	e073      	b.n	8000cfa <main+0x18a>
		  }
	  }
	  else if(btn_left_flag)
 8000c12:	4bb3      	ldr	r3, [pc, #716]	; (8000ee0 <main+0x370>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d017      	beq.n	8000c4a <main+0xda>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000c1a:	f000 fda3 	bl	8001764 <HAL_GetTick>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	4bad      	ldr	r3, [pc, #692]	; (8000ed8 <main+0x368>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d967      	bls.n	8000cfa <main+0x18a>
		  {
			  if(HAL_GPIO_ReadPin(btn_left_GPIO_Port, btn_left_Pin))
 8000c2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2e:	48ab      	ldr	r0, [pc, #684]	; (8000edc <main+0x36c>)
 8000c30:	f002 fa68 	bl	8003104 <HAL_GPIO_ReadPin>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d003      	beq.n	8000c42 <main+0xd2>
			  {
				  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000c3a:	2180      	movs	r1, #128	; 0x80
 8000c3c:	48a9      	ldr	r0, [pc, #676]	; (8000ee4 <main+0x374>)
 8000c3e:	f002 fa91 	bl	8003164 <HAL_GPIO_TogglePin>
			  }
			  btn_left_flag = 0;
 8000c42:	4ba7      	ldr	r3, [pc, #668]	; (8000ee0 <main+0x370>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	e057      	b.n	8000cfa <main+0x18a>
		  }
	  }
	  else if(btn_down_flag)
 8000c4a:	4ba7      	ldr	r3, [pc, #668]	; (8000ee8 <main+0x378>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d019      	beq.n	8000c86 <main+0x116>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000c52:	f000 fd87 	bl	8001764 <HAL_GetTick>
 8000c56:	4602      	mov	r2, r0
 8000c58:	4b9f      	ldr	r3, [pc, #636]	; (8000ed8 <main+0x368>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d94b      	bls.n	8000cfa <main+0x18a>
		  {
			  if(HAL_GPIO_ReadPin(btn_down_GPIO_Port, btn_down_Pin))
 8000c62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c66:	489d      	ldr	r0, [pc, #628]	; (8000edc <main+0x36c>)
 8000c68:	f002 fa4c 	bl	8003104 <HAL_GPIO_ReadPin>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d005      	beq.n	8000c7e <main+0x10e>
			  {
				  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000c72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c7a:	f002 fa73 	bl	8003164 <HAL_GPIO_TogglePin>
			  }
			  btn_down_flag = 0;
 8000c7e:	4b9a      	ldr	r3, [pc, #616]	; (8000ee8 <main+0x378>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
 8000c84:	e039      	b.n	8000cfa <main+0x18a>
		  }
	  }
	  else if(btn_right_flag)
 8000c86:	4b99      	ldr	r3, [pc, #612]	; (8000eec <main+0x37c>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d019      	beq.n	8000cc2 <main+0x152>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000c8e:	f000 fd69 	bl	8001764 <HAL_GetTick>
 8000c92:	4602      	mov	r2, r0
 8000c94:	4b90      	ldr	r3, [pc, #576]	; (8000ed8 <main+0x368>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d92d      	bls.n	8000cfa <main+0x18a>
		  {
			  if(HAL_GPIO_ReadPin(btn_right_GPIO_Port, btn_right_Pin))
 8000c9e:	2180      	movs	r1, #128	; 0x80
 8000ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ca4:	f002 fa2e 	bl	8003104 <HAL_GPIO_ReadPin>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d005      	beq.n	8000cba <main+0x14a>
			  {
				  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8000cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb6:	f002 fa55 	bl	8003164 <HAL_GPIO_TogglePin>
			  }
			  btn_right_flag = 0;
 8000cba:	4b8c      	ldr	r3, [pc, #560]	; (8000eec <main+0x37c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
 8000cc0:	e01b      	b.n	8000cfa <main+0x18a>
		  }
	  }
	  else if(btn_mid_flag)
 8000cc2:	4b8b      	ldr	r3, [pc, #556]	; (8000ef0 <main+0x380>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d017      	beq.n	8000cfa <main+0x18a>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000cca:	f000 fd4b 	bl	8001764 <HAL_GetTick>
 8000cce:	4602      	mov	r2, r0
 8000cd0:	4b81      	ldr	r3, [pc, #516]	; (8000ed8 <main+0x368>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d90f      	bls.n	8000cfa <main+0x18a>
		  {
			  if(HAL_GPIO_ReadPin(btn_mid_GPIO_Port, btn_mid_Pin))
 8000cda:	2140      	movs	r1, #64	; 0x40
 8000cdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ce0:	f002 fa10 	bl	8003104 <HAL_GPIO_ReadPin>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d004      	beq.n	8000cf4 <main+0x184>
			  {
				  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cea:	2120      	movs	r1, #32
 8000cec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf0:	f002 fa38 	bl	8003164 <HAL_GPIO_TogglePin>
			  }
			  btn_mid_flag = 0;
 8000cf4:	4b7e      	ldr	r3, [pc, #504]	; (8000ef0 <main+0x380>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // ADC TIM16 interrupt
	  if(adc_timer_flag)
 8000cfa:	4b7e      	ldr	r3, [pc, #504]	; (8000ef4 <main+0x384>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	f43f af57 	beq.w	8000bb2 <main+0x42>
	  {
		  if(adc_count > 999)
 8000d04:	f8b7 3866 	ldrh.w	r3, [r7, #2150]	; 0x866
 8000d08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d0c:	f0c0 80fa 	bcc.w	8000f04 <main+0x394>
		  {
			  adc_count = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	f8a7 3866 	strh.w	r3, [r7, #2150]	; 0x866
			  // Do calculations every 1000 readings
			  uint32_t total = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	f8c7 3860 	str.w	r3, [r7, #2144]	; 0x860
			  uint16_t mean = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	f8a7 384a 	strh.w	r3, [r7, #2122]	; 0x84a
			  uint16_t max = 0;
 8000d22:	2300      	movs	r3, #0
 8000d24:	f8a7 385e 	strh.w	r3, [r7, #2142]	; 0x85e
			  uint16_t min = adc_array[99]; // arbitrary value
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000d2e:	f8a7 385c 	strh.w	r3, [r7, #2140]	; 0x85c
			  uint16_t margin = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	f8a7 3848 	strh.w	r3, [r7, #2120]	; 0x848
			  int16_t diff = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	f8a7 3846 	strh.w	r3, [r7, #2118]	; 0x846
			  int16_t prev_diff = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	f8a7 385a 	strh.w	r3, [r7, #2138]	; 0x85a
			  uint16_t mid_passes = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	f8a7 3858 	strh.w	r3, [r7, #2136]	; 0x858
			  // 1000 measurements at 5kHz take 200ms
			  for(int x = 0; x < 1000; x++)
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
 8000d50:	e030      	b.n	8000db4 <main+0x244>
			  {
				  total += adc_array[x];
 8000d52:	1d3b      	adds	r3, r7, #4
 8000d54:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8000d58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	f8d7 3860 	ldr.w	r3, [r7, #2144]	; 0x860
 8000d62:	4413      	add	r3, r2
 8000d64:	f8c7 3860 	str.w	r3, [r7, #2144]	; 0x860
				  if(adc_array[x] > max)
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8000d6e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000d72:	f8b7 285e 	ldrh.w	r2, [r7, #2142]	; 0x85e
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d207      	bcs.n	8000d8a <main+0x21a>
				  {
					  max = adc_array[x];
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8000d80:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000d84:	f8a7 385e 	strh.w	r3, [r7, #2142]	; 0x85e
 8000d88:	e00f      	b.n	8000daa <main+0x23a>
				  }
				  else if(adc_array[x] < min)
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8000d90:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000d94:	f8b7 285c 	ldrh.w	r2, [r7, #2140]	; 0x85c
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d906      	bls.n	8000daa <main+0x23a>
				  {
					  min = adc_array[x];
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8000da2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000da6:	f8a7 385c 	strh.w	r3, [r7, #2140]	; 0x85c
			  for(int x = 0; x < 1000; x++)
 8000daa:	f8d7 3854 	ldr.w	r3, [r7, #2132]	; 0x854
 8000dae:	3301      	adds	r3, #1
 8000db0:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
 8000db4:	f8d7 3854 	ldr.w	r3, [r7, #2132]	; 0x854
 8000db8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000dbc:	dbc9      	blt.n	8000d52 <main+0x1e2>
				  }
			  }
			  mean = total/1000;
 8000dbe:	f8d7 3860 	ldr.w	r3, [r7, #2144]	; 0x860
 8000dc2:	4a4d      	ldr	r2, [pc, #308]	; (8000ef8 <main+0x388>)
 8000dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc8:	099b      	lsrs	r3, r3, #6
 8000dca:	f8a7 384a 	strh.w	r3, [r7, #2122]	; 0x84a
			  for(int x = 0; x < 1000; x++)
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f8c7 3850 	str.w	r3, [r7, #2128]	; 0x850
 8000dd4:	e020      	b.n	8000e18 <main+0x2a8>
			  {
				  // Calculate frequency
				  diff = adc_array[x] - mean;
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 8000ddc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8000de0:	f8b7 384a 	ldrh.w	r3, [r7, #2122]	; 0x84a
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	f8a7 3846 	strh.w	r3, [r7, #2118]	; 0x846
				  if((diff * prev_diff) < 0)
 8000dec:	f9b7 3846 	ldrsh.w	r3, [r7, #2118]	; 0x846
 8000df0:	f9b7 285a 	ldrsh.w	r2, [r7, #2138]	; 0x85a
 8000df4:	fb02 f303 	mul.w	r3, r2, r3
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	da04      	bge.n	8000e06 <main+0x296>
				  {
					  mid_passes++;
 8000dfc:	f8b7 3858 	ldrh.w	r3, [r7, #2136]	; 0x858
 8000e00:	3301      	adds	r3, #1
 8000e02:	f8a7 3858 	strh.w	r3, [r7, #2136]	; 0x858
				  }
				  prev_diff = diff;
 8000e06:	f8b7 3846 	ldrh.w	r3, [r7, #2118]	; 0x846
 8000e0a:	f8a7 385a 	strh.w	r3, [r7, #2138]	; 0x85a
			  for(int x = 0; x < 1000; x++)
 8000e0e:	f8d7 3850 	ldr.w	r3, [r7, #2128]	; 0x850
 8000e12:	3301      	adds	r3, #1
 8000e14:	f8c7 3850 	str.w	r3, [r7, #2128]	; 0x850
 8000e18:	f8d7 3850 	ldr.w	r3, [r7, #2128]	; 0x850
 8000e1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e20:	dbd9      	blt.n	8000dd6 <main+0x266>
			  }
			  float period = 0.2/(0.5*mid_passes);
 8000e22:	f8b7 3858 	ldrh.w	r3, [r7, #2136]	; 0x858
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fb84 	bl	8000534 <__aeabi_i2d>
 8000e2c:	f04f 0200 	mov.w	r2, #0
 8000e30:	4b32      	ldr	r3, [pc, #200]	; (8000efc <main+0x38c>)
 8000e32:	f7ff fbe9 	bl	8000608 <__aeabi_dmul>
 8000e36:	4603      	mov	r3, r0
 8000e38:	460c      	mov	r4, r1
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4623      	mov	r3, r4
 8000e3e:	a11e      	add	r1, pc, #120	; (adr r1, 8000eb8 <main+0x348>)
 8000e40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e44:	f7ff fd0a 	bl	800085c <__aeabi_ddiv>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	460c      	mov	r4, r1
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	4621      	mov	r1, r4
 8000e50:	f7ff fdec 	bl	8000a2c <__aeabi_d2f>
 8000e54:	4603      	mov	r3, r0
 8000e56:	f507 6204 	add.w	r2, r7, #2112	; 0x840
 8000e5a:	6013      	str	r3, [r2, #0]
			  float frequency = 1/period;
 8000e5c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000e60:	f507 6304 	add.w	r3, r7, #2112	; 0x840
 8000e64:	ed93 7a00 	vldr	s14, [r3]
 8000e68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e6c:	f607 033c 	addw	r3, r7, #2108	; 0x83c
 8000e70:	edc3 7a00 	vstr	s15, [r3]
			  uint16_t peak_to_peak = max - min;
 8000e74:	f8b7 285e 	ldrh.w	r2, [r7, #2142]	; 0x85e
 8000e78:	f8b7 385c 	ldrh.w	r3, [r7, #2140]	; 0x85c
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	f8a7 383a 	strh.w	r3, [r7, #2106]	; 0x83a
			  sprintf(msg, "Mean: %u\nMax: %u\nMin: %u\n\n", mean, max, min);
 8000e82:	f8b7 284a 	ldrh.w	r2, [r7, #2122]	; 0x84a
 8000e86:	f8b7 185e 	ldrh.w	r1, [r7, #2142]	; 0x85e
 8000e8a:	f8b7 385c 	ldrh.w	r3, [r7, #2140]	; 0x85c
 8000e8e:	f207 70d4 	addw	r0, r7, #2004	; 0x7d4
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	460b      	mov	r3, r1
 8000e96:	491a      	ldr	r1, [pc, #104]	; (8000f00 <main+0x390>)
 8000e98:	f005 fa68 	bl	800636c <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 8000e9c:	f207 73d4 	addw	r3, r7, #2004	; 0x7d4
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff f99d 	bl	80001e0 <strlen>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	b29a      	uxth	r2, r3
 8000eaa:	f207 71d4 	addw	r1, r7, #2004	; 0x7d4
 8000eae:	230a      	movs	r3, #10
 8000eb0:	4804      	ldr	r0, [pc, #16]	; (8000ec4 <main+0x354>)
 8000eb2:	f004 f80d 	bl	8004ed0 <HAL_UART_Transmit>
 8000eb6:	e051      	b.n	8000f5c <main+0x3ec>
 8000eb8:	9999999a 	.word	0x9999999a
 8000ebc:	3fc99999 	.word	0x3fc99999
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000108 	.word	0x20000108
 8000ec8:	200000b4 	.word	0x200000b4
 8000ecc:	2000018c 	.word	0x2000018c
 8000ed0:	2000009c 	.word	0x2000009c
 8000ed4:	2000009f 	.word	0x2000009f
 8000ed8:	200000a4 	.word	0x200000a4
 8000edc:	48000400 	.word	0x48000400
 8000ee0:	200000a0 	.word	0x200000a0
 8000ee4:	48000800 	.word	0x48000800
 8000ee8:	200000a1 	.word	0x200000a1
 8000eec:	2000009e 	.word	0x2000009e
 8000ef0:	2000009d 	.word	0x2000009d
 8000ef4:	200000a2 	.word	0x200000a2
 8000ef8:	10624dd3 	.word	0x10624dd3
 8000efc:	3fe00000 	.word	0x3fe00000
 8000f00:	08006b90 	.word	0x08006b90
		  }
		  else
		  {
			  HAL_ADC_Start(&hadc1);
 8000f04:	4819      	ldr	r0, [pc, #100]	; (8000f6c <main+0x3fc>)
 8000f06:	f000 fe33 	bl	8001b70 <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f0a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0e:	4817      	ldr	r0, [pc, #92]	; (8000f6c <main+0x3fc>)
 8000f10:	f000 ff7a 	bl	8001e08 <HAL_ADC_PollForConversion>
			  raw = HAL_ADC_GetValue(&hadc1);
 8000f14:	4815      	ldr	r0, [pc, #84]	; (8000f6c <main+0x3fc>)
 8000f16:	f001 f879 	bl	800200c <HAL_ADC_GetValue>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	f8a7 384e 	strh.w	r3, [r7, #2126]	; 0x84e
			  HAL_ADC_Stop(&hadc1);
 8000f20:	4812      	ldr	r0, [pc, #72]	; (8000f6c <main+0x3fc>)
 8000f22:	f000 ff3b 	bl	8001d9c <HAL_ADC_Stop>
			  millivolts = raw*3300/4095;
 8000f26:	f8b7 384e 	ldrh.w	r3, [r7, #2126]	; 0x84e
 8000f2a:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000f2e:	fb02 f303 	mul.w	r3, r2, r3
 8000f32:	4a0f      	ldr	r2, [pc, #60]	; (8000f70 <main+0x400>)
 8000f34:	fb82 1203 	smull	r1, r2, r2, r3
 8000f38:	441a      	add	r2, r3
 8000f3a:	12d2      	asrs	r2, r2, #11
 8000f3c:	17db      	asrs	r3, r3, #31
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	f8a7 384c 	strh.w	r3, [r7, #2124]	; 0x84c
			  adc_array[adc_count] = millivolts;
 8000f44:	f8b7 2866 	ldrh.w	r2, [r7, #2150]	; 0x866
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	f8b7 184c 	ldrh.w	r1, [r7, #2124]	; 0x84c
 8000f4e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			  adc_count++;
 8000f52:	f8b7 3866 	ldrh.w	r3, [r7, #2150]	; 0x866
 8000f56:	3301      	adds	r3, #1
 8000f58:	f8a7 3866 	strh.w	r3, [r7, #2150]	; 0x866
		  }

		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);
 8000f5c:	2110      	movs	r1, #16
 8000f5e:	4805      	ldr	r0, [pc, #20]	; (8000f74 <main+0x404>)
 8000f60:	f002 f900 	bl	8003164 <HAL_GPIO_TogglePin>
		  adc_timer_flag = 0;
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <main+0x408>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
	  if(echo_flag)
 8000f6a:	e622      	b.n	8000bb2 <main+0x42>
 8000f6c:	200000b8 	.word	0x200000b8
 8000f70:	80080081 	.word	0x80080081
 8000f74:	48000800 	.word	0x48000800
 8000f78:	200000a2 	.word	0x200000a2

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0a6      	sub	sp, #152	; 0x98
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000f86:	2228      	movs	r2, #40	; 0x28
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f005 f9e6 	bl	800635c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2258      	movs	r2, #88	; 0x58
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f005 f9d8 	bl	800635c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fac:	2302      	movs	r3, #2
 8000fae:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb4:	2310      	movs	r3, #16
 8000fb6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000fc4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fc8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000fcc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f002 f8f4 	bl	80031c8 <HAL_RCC_OscConfig>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fe6:	f000 f9c3 	bl	8001370 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fea:	230f      	movs	r3, #15
 8000fec:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ff6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ffa:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001000:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001004:	2102      	movs	r1, #2
 8001006:	4618      	mov	r0, r3
 8001008:	f002 fff4 	bl	8003ff4 <HAL_RCC_ClockConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001012:	f000 f9ad 	bl	8001370 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16
 8001016:	4b0b      	ldr	r3, [pc, #44]	; (8001044 <SystemClock_Config+0xc8>)
 8001018:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800101e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001022:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 8001024:	2300      	movs	r3, #0
 8001026:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4618      	mov	r0, r3
 800102c:	f003 fa18 	bl	8004460 <HAL_RCCEx_PeriphCLKConfig>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001036:	f000 f99b 	bl	8001370 <Error_Handler>
  }
}
 800103a:	bf00      	nop
 800103c:	3798      	adds	r7, #152	; 0x98
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	00800082 	.word	0x00800082

08001048 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b08a      	sub	sp, #40	; 0x28
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104e:	f107 031c 	add.w	r3, r7, #28
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
 8001056:	605a      	str	r2, [r3, #4]
 8001058:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
 8001068:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800106a:	4b2e      	ldr	r3, [pc, #184]	; (8001124 <MX_ADC1_Init+0xdc>)
 800106c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001070:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001072:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <MX_ADC1_Init+0xdc>)
 8001074:	2200      	movs	r2, #0
 8001076:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001078:	4b2a      	ldr	r3, [pc, #168]	; (8001124 <MX_ADC1_Init+0xdc>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800107e:	4b29      	ldr	r3, [pc, #164]	; (8001124 <MX_ADC1_Init+0xdc>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001084:	4b27      	ldr	r3, [pc, #156]	; (8001124 <MX_ADC1_Init+0xdc>)
 8001086:	2200      	movs	r2, #0
 8001088:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800108a:	4b26      	ldr	r3, [pc, #152]	; (8001124 <MX_ADC1_Init+0xdc>)
 800108c:	2200      	movs	r2, #0
 800108e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001092:	4b24      	ldr	r3, [pc, #144]	; (8001124 <MX_ADC1_Init+0xdc>)
 8001094:	2200      	movs	r2, #0
 8001096:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001098:	4b22      	ldr	r3, [pc, #136]	; (8001124 <MX_ADC1_Init+0xdc>)
 800109a:	2201      	movs	r2, #1
 800109c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010a4:	4b1f      	ldr	r3, [pc, #124]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010aa:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010b4:	2204      	movs	r2, #4
 80010b6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010b8:	4b1a      	ldr	r3, [pc, #104]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010be:	4b19      	ldr	r3, [pc, #100]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	4817      	ldr	r0, [pc, #92]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010c6:	f000 fb59 	bl	800177c <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80010d0:	f000 f94e 	bl	8001370 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	4619      	mov	r1, r3
 80010de:	4811      	ldr	r0, [pc, #68]	; (8001124 <MX_ADC1_Init+0xdc>)
 80010e0:	f001 fa8e 	bl	8002600 <HAL_ADCEx_MultiModeConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010ea:	f000 f941 	bl	8001370 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f2:	2301      	movs	r3, #1
 80010f4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0xdc>)
 800110c:	f000 ff8c 	bl	8002028 <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001116:	f000 f92b 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3728      	adds	r7, #40	; 0x28
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200000b8 	.word	0x200000b8

08001128 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800112c:	4b0f      	ldr	r3, [pc, #60]	; (800116c <MX_TIM16_Init+0x44>)
 800112e:	4a10      	ldr	r2, [pc, #64]	; (8001170 <MX_TIM16_Init+0x48>)
 8001130:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 72-1;
 8001132:	4b0e      	ldr	r3, [pc, #56]	; (800116c <MX_TIM16_Init+0x44>)
 8001134:	2247      	movs	r2, #71	; 0x47
 8001136:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <MX_TIM16_Init+0x44>)
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 200 - 1;
 800113e:	4b0b      	ldr	r3, [pc, #44]	; (800116c <MX_TIM16_Init+0x44>)
 8001140:	22c7      	movs	r2, #199	; 0xc7
 8001142:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001144:	4b09      	ldr	r3, [pc, #36]	; (800116c <MX_TIM16_Init+0x44>)
 8001146:	2200      	movs	r2, #0
 8001148:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <MX_TIM16_Init+0x44>)
 800114c:	2200      	movs	r2, #0
 800114e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <MX_TIM16_Init+0x44>)
 8001152:	2200      	movs	r2, #0
 8001154:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001156:	4805      	ldr	r0, [pc, #20]	; (800116c <MX_TIM16_Init+0x44>)
 8001158:	f003 fba0 	bl	800489c <HAL_TIM_Base_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001162:	f000 f905 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	2000018c 	.word	0x2000018c
 8001170:	40014400 	.word	0x40014400

08001174 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001178:	4b14      	ldr	r3, [pc, #80]	; (80011cc <MX_USART2_UART_Init+0x58>)
 800117a:	4a15      	ldr	r2, [pc, #84]	; (80011d0 <MX_USART2_UART_Init+0x5c>)
 800117c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800117e:	4b13      	ldr	r3, [pc, #76]	; (80011cc <MX_USART2_UART_Init+0x58>)
 8001180:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001184:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <MX_USART2_UART_Init+0x58>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <MX_USART2_UART_Init+0x58>)
 800118e:	2200      	movs	r2, #0
 8001190:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001192:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <MX_USART2_UART_Init+0x58>)
 8001194:	2200      	movs	r2, #0
 8001196:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <MX_USART2_UART_Init+0x58>)
 800119a:	220c      	movs	r2, #12
 800119c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119e:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <MX_USART2_UART_Init+0x58>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <MX_USART2_UART_Init+0x58>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011aa:	4b08      	ldr	r3, [pc, #32]	; (80011cc <MX_USART2_UART_Init+0x58>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011b0:	4b06      	ldr	r3, [pc, #24]	; (80011cc <MX_USART2_UART_Init+0x58>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011b6:	4805      	ldr	r0, [pc, #20]	; (80011cc <MX_USART2_UART_Init+0x58>)
 80011b8:	f003 fe3c 	bl	8004e34 <HAL_UART_Init>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011c2:	f000 f8d5 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000108 	.word	0x20000108
 80011d0:	40004400 	.word	0x40004400

080011d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	; 0x28
 80011d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ea:	4b53      	ldr	r3, [pc, #332]	; (8001338 <MX_GPIO_Init+0x164>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	4a52      	ldr	r2, [pc, #328]	; (8001338 <MX_GPIO_Init+0x164>)
 80011f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011f4:	6153      	str	r3, [r2, #20]
 80011f6:	4b50      	ldr	r3, [pc, #320]	; (8001338 <MX_GPIO_Init+0x164>)
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001202:	4b4d      	ldr	r3, [pc, #308]	; (8001338 <MX_GPIO_Init+0x164>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	4a4c      	ldr	r2, [pc, #304]	; (8001338 <MX_GPIO_Init+0x164>)
 8001208:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800120c:	6153      	str	r3, [r2, #20]
 800120e:	4b4a      	ldr	r3, [pc, #296]	; (8001338 <MX_GPIO_Init+0x164>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121a:	4b47      	ldr	r3, [pc, #284]	; (8001338 <MX_GPIO_Init+0x164>)
 800121c:	695b      	ldr	r3, [r3, #20]
 800121e:	4a46      	ldr	r2, [pc, #280]	; (8001338 <MX_GPIO_Init+0x164>)
 8001220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001224:	6153      	str	r3, [r2, #20]
 8001226:	4b44      	ldr	r3, [pc, #272]	; (8001338 <MX_GPIO_Init+0x164>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001232:	4b41      	ldr	r3, [pc, #260]	; (8001338 <MX_GPIO_Init+0x164>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	4a40      	ldr	r2, [pc, #256]	; (8001338 <MX_GPIO_Init+0x164>)
 8001238:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800123c:	6153      	str	r3, [r2, #20]
 800123e:	4b3e      	ldr	r3, [pc, #248]	; (8001338 <MX_GPIO_Init+0x164>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD5_Pin|LD4_Pin, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8001250:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001254:	f001 ff6e 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|LD3_Pin, GPIO_PIN_RESET);
 8001258:	2200      	movs	r2, #0
 800125a:	2190      	movs	r1, #144	; 0x90
 800125c:	4837      	ldr	r0, [pc, #220]	; (800133c <MX_GPIO_Init+0x168>)
 800125e:	f001 ff69 	bl	8003134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001262:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001268:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800126c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	4830      	ldr	r0, [pc, #192]	; (800133c <MX_GPIO_Init+0x168>)
 800127a:	f001 fdb9 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD5_Pin|LD4_Pin;
 800127e:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 8001282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800129a:	f001 fda9 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_mid_Pin */
  GPIO_InitStruct.Pin = btn_mid_Pin;
 800129e:	2340      	movs	r3, #64	; 0x40
 80012a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80012a2:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_mid_GPIO_Port, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b6:	f001 fd9b 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_right_Pin */
  GPIO_InitStruct.Pin = btn_right_Pin;
 80012ba:	2380      	movs	r3, #128	; 0x80
 80012bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012be:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012c4:	2301      	movs	r3, #1
 80012c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_right_GPIO_Port, &GPIO_InitStruct);
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	4619      	mov	r1, r3
 80012ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d2:	f001 fd8d 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD3_Pin;
 80012d6:	2390      	movs	r3, #144	; 0x90
 80012d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012da:	2301      	movs	r3, #1
 80012dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e6:	f107 0314 	add.w	r3, r7, #20
 80012ea:	4619      	mov	r1, r3
 80012ec:	4813      	ldr	r0, [pc, #76]	; (800133c <MX_GPIO_Init+0x168>)
 80012ee:	f001 fd7f 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : btn_down_Pin btn_left_Pin btn_up_Pin */
  GPIO_InitStruct.Pin = btn_down_Pin|btn_left_Pin|btn_up_Pin;
 80012f2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80012f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fe:	2301      	movs	r3, #1
 8001300:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	4619      	mov	r1, r3
 8001308:	480d      	ldr	r0, [pc, #52]	; (8001340 <MX_GPIO_Init+0x16c>)
 800130a:	f001 fd71 	bl	8002df0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	2100      	movs	r1, #0
 8001312:	2017      	movs	r0, #23
 8001314:	f001 fcbf 	bl	8002c96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001318:	2017      	movs	r0, #23
 800131a:	f001 fcd8 	bl	8002cce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2100      	movs	r1, #0
 8001322:	2028      	movs	r0, #40	; 0x28
 8001324:	f001 fcb7 	bl	8002c96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001328:	2028      	movs	r0, #40	; 0x28
 800132a:	f001 fcd0 	bl	8002cce <HAL_NVIC_EnableIRQ>

}
 800132e:	bf00      	nop
 8001330:	3728      	adds	r7, #40	; 0x28
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000
 800133c:	48000800 	.word	0x48000800
 8001340:	48000400 	.word	0x48000400

08001344 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this interrupt
	if(htim == &htim16)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a06      	ldr	r2, [pc, #24]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d102      	bne.n	800135a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		adc_timer_flag = 1;
 8001354:	4b05      	ldr	r3, [pc, #20]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
	}
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	2000018c 	.word	0x2000018c
 800136c:	200000a2 	.word	0x200000a2

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
	...

08001380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001386:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <HAL_MspInit+0x44>)
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <HAL_MspInit+0x44>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6193      	str	r3, [r2, #24]
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_MspInit+0x44>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <HAL_MspInit+0x44>)
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <HAL_MspInit+0x44>)
 80013a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a8:	61d3      	str	r3, [r2, #28]
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_MspInit+0x44>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013b6:	2007      	movs	r0, #7
 80013b8:	f001 fc62 	bl	8002c80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40021000 	.word	0x40021000

080013c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	; 0x28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013e8:	d124      	bne.n	8001434 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80013ea:	4b14      	ldr	r3, [pc, #80]	; (800143c <HAL_ADC_MspInit+0x74>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	4a13      	ldr	r2, [pc, #76]	; (800143c <HAL_ADC_MspInit+0x74>)
 80013f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013f4:	6153      	str	r3, [r2, #20]
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <HAL_ADC_MspInit+0x74>)
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001402:	4b0e      	ldr	r3, [pc, #56]	; (800143c <HAL_ADC_MspInit+0x74>)
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	4a0d      	ldr	r2, [pc, #52]	; (800143c <HAL_ADC_MspInit+0x74>)
 8001408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800140c:	6153      	str	r3, [r2, #20]
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <HAL_ADC_MspInit+0x74>)
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800141a:	2301      	movs	r3, #1
 800141c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800141e:	2303      	movs	r3, #3
 8001420:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2300      	movs	r3, #0
 8001424:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	4619      	mov	r1, r3
 800142c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001430:	f001 fcde 	bl	8002df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001434:	bf00      	nop
 8001436:	3728      	adds	r7, #40	; 0x28
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021000 	.word	0x40021000

08001440 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a0d      	ldr	r2, [pc, #52]	; (8001484 <HAL_TIM_Base_MspInit+0x44>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d113      	bne.n	800147a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001452:	4b0d      	ldr	r3, [pc, #52]	; (8001488 <HAL_TIM_Base_MspInit+0x48>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	4a0c      	ldr	r2, [pc, #48]	; (8001488 <HAL_TIM_Base_MspInit+0x48>)
 8001458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145c:	6193      	str	r3, [r2, #24]
 800145e:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <HAL_TIM_Base_MspInit+0x48>)
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2100      	movs	r1, #0
 800146e:	2019      	movs	r0, #25
 8001470:	f001 fc11 	bl	8002c96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001474:	2019      	movs	r0, #25
 8001476:	f001 fc2a 	bl	8002cce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800147a:	bf00      	nop
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40014400 	.word	0x40014400
 8001488:	40021000 	.word	0x40021000

0800148c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	; 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a1b      	ldr	r2, [pc, #108]	; (8001518 <HAL_UART_MspInit+0x8c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d130      	bne.n	8001510 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014ae:	4b1b      	ldr	r3, [pc, #108]	; (800151c <HAL_UART_MspInit+0x90>)
 80014b0:	69db      	ldr	r3, [r3, #28]
 80014b2:	4a1a      	ldr	r2, [pc, #104]	; (800151c <HAL_UART_MspInit+0x90>)
 80014b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014b8:	61d3      	str	r3, [r2, #28]
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <HAL_UART_MspInit+0x90>)
 80014bc:	69db      	ldr	r3, [r3, #28]
 80014be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <HAL_UART_MspInit+0x90>)
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	4a14      	ldr	r2, [pc, #80]	; (800151c <HAL_UART_MspInit+0x90>)
 80014cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014d0:	6153      	str	r3, [r2, #20]
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_UART_MspInit+0x90>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014de:	230c      	movs	r3, #12
 80014e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e2:	2302      	movs	r3, #2
 80014e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ea:	2300      	movs	r3, #0
 80014ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ee:	2307      	movs	r3, #7
 80014f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4619      	mov	r1, r3
 80014f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fc:	f001 fc78 	bl	8002df0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001500:	2200      	movs	r2, #0
 8001502:	2100      	movs	r1, #0
 8001504:	2026      	movs	r0, #38	; 0x26
 8001506:	f001 fbc6 	bl	8002c96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800150a:	2026      	movs	r0, #38	; 0x26
 800150c:	f001 fbdf 	bl	8002cce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	; 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40004400 	.word	0x40004400
 800151c:	40021000 	.word	0x40021000

08001520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001532:	e7fe      	b.n	8001532 <HardFault_Handler+0x4>

08001534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001538:	e7fe      	b.n	8001538 <MemManage_Handler+0x4>

0800153a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800153e:	e7fe      	b.n	800153e <BusFault_Handler+0x4>

08001540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001544:	e7fe      	b.n	8001544 <UsageFault_Handler+0x4>

08001546 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001574:	f000 f8e2 	bl	800173c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}

0800157c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001580:	2040      	movs	r0, #64	; 0x40
 8001582:	f001 fe09 	bl	8003198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001586:	2080      	movs	r0, #128	; 0x80
 8001588:	f001 fe06 	bl	8003198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800158c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001590:	f001 fe02 	bl	8003198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001594:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001598:	f001 fdfe 	bl	8003198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800159c:	bf00      	nop
 800159e:	bd80      	pop	{r7, pc}

080015a0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80015a4:	4802      	ldr	r0, [pc, #8]	; (80015b0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80015a6:	f003 fa41 	bl	8004a2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	2000018c 	.word	0x2000018c

080015b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015b8:	4802      	ldr	r0, [pc, #8]	; (80015c4 <USART2_IRQHandler+0x10>)
 80015ba:	f003 fd6b 	bl	8005094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000108 	.word	0x20000108

080015c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80015cc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80015d0:	f001 fde2 	bl	8003198 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80015d4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80015d8:	f001 fdde 	bl	8003198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}

080015e0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <_sbrk+0x50>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d102      	bne.n	80015f6 <_sbrk+0x16>
		heap_end = &end;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <_sbrk+0x50>)
 80015f2:	4a10      	ldr	r2, [pc, #64]	; (8001634 <_sbrk+0x54>)
 80015f4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <_sbrk+0x50>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <_sbrk+0x50>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4413      	add	r3, r2
 8001604:	466a      	mov	r2, sp
 8001606:	4293      	cmp	r3, r2
 8001608:	d907      	bls.n	800161a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800160a:	f004 fe7d 	bl	8006308 <__errno>
 800160e:	4602      	mov	r2, r0
 8001610:	230c      	movs	r3, #12
 8001612:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001614:	f04f 33ff 	mov.w	r3, #4294967295
 8001618:	e006      	b.n	8001628 <_sbrk+0x48>
	}

	heap_end += incr;
 800161a:	4b05      	ldr	r3, [pc, #20]	; (8001630 <_sbrk+0x50>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	4a03      	ldr	r2, [pc, #12]	; (8001630 <_sbrk+0x50>)
 8001624:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001626:	68fb      	ldr	r3, [r7, #12]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200000a8 	.word	0x200000a8
 8001634:	200001e0 	.word	0x200001e0

08001638 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800163c:	4b06      	ldr	r3, [pc, #24]	; (8001658 <SystemInit+0x20>)
 800163e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001642:	4a05      	ldr	r2, [pc, #20]	; (8001658 <SystemInit+0x20>)
 8001644:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001648:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800165c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001694 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001660:	480d      	ldr	r0, [pc, #52]	; (8001698 <LoopForever+0x6>)
  ldr r1, =_edata
 8001662:	490e      	ldr	r1, [pc, #56]	; (800169c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001664:	4a0e      	ldr	r2, [pc, #56]	; (80016a0 <LoopForever+0xe>)
  movs r3, #0
 8001666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001668:	e002      	b.n	8001670 <LoopCopyDataInit>

0800166a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800166a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800166c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800166e:	3304      	adds	r3, #4

08001670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001674:	d3f9      	bcc.n	800166a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001676:	4a0b      	ldr	r2, [pc, #44]	; (80016a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001678:	4c0b      	ldr	r4, [pc, #44]	; (80016a8 <LoopForever+0x16>)
  movs r3, #0
 800167a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800167c:	e001      	b.n	8001682 <LoopFillZerobss>

0800167e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800167e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001680:	3204      	adds	r2, #4

08001682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001684:	d3fb      	bcc.n	800167e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001686:	f7ff ffd7 	bl	8001638 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800168a:	f004 fe43 	bl	8006314 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800168e:	f7ff fa6f 	bl	8000b70 <main>

08001692 <LoopForever>:

LoopForever:
    b LoopForever
 8001692:	e7fe      	b.n	8001692 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001694:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800169c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80016a0:	08006c20 	.word	0x08006c20
  ldr r2, =_sbss
 80016a4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80016a8:	200001e0 	.word	0x200001e0

080016ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016ac:	e7fe      	b.n	80016ac <ADC1_2_IRQHandler>
	...

080016b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <HAL_Init+0x28>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a07      	ldr	r2, [pc, #28]	; (80016d8 <HAL_Init+0x28>)
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c0:	2003      	movs	r0, #3
 80016c2:	f001 fadd 	bl	8002c80 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c6:	2000      	movs	r0, #0
 80016c8:	f000 f808 	bl	80016dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016cc:	f7ff fe58 	bl	8001380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40022000 	.word	0x40022000

080016dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_InitTick+0x54>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <HAL_InitTick+0x58>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f001 faf5 	bl	8002cea <HAL_SYSTICK_Config>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e00e      	b.n	8001728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b0f      	cmp	r3, #15
 800170e:	d80a      	bhi.n	8001726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001710:	2200      	movs	r2, #0
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f001 fabd 	bl	8002c96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800171c:	4a06      	ldr	r2, [pc, #24]	; (8001738 <HAL_InitTick+0x5c>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	e000      	b.n	8001728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
}
 8001728:	4618      	mov	r0, r3
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000010 	.word	0x20000010
 8001734:	20000018 	.word	0x20000018
 8001738:	20000014 	.word	0x20000014

0800173c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_IncTick+0x20>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_IncTick+0x24>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4413      	add	r3, r2
 800174c:	4a04      	ldr	r2, [pc, #16]	; (8001760 <HAL_IncTick+0x24>)
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	20000018 	.word	0x20000018
 8001760:	200001d8 	.word	0x200001d8

08001764 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return uwTick;  
 8001768:	4b03      	ldr	r3, [pc, #12]	; (8001778 <HAL_GetTick+0x14>)
 800176a:	681b      	ldr	r3, [r3, #0]
}
 800176c:	4618      	mov	r0, r3
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	200001d8 	.word	0x200001d8

0800177c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b09a      	sub	sp, #104	; 0x68
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800178a:	2300      	movs	r3, #0
 800178c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e1e3      	b.n	8001b64 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a6:	f003 0310 	and.w	r3, r3, #16
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d176      	bne.n	800189c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d152      	bne.n	800185c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f7ff fdf9 	bl	80013c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d13b      	bne.n	800185c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f001 f861 	bl	80028ac <ADC_Disable>
 80017ea:	4603      	mov	r3, r0
 80017ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f4:	f003 0310 	and.w	r3, r3, #16
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d12f      	bne.n	800185c <HAL_ADC_Init+0xe0>
 80017fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001800:	2b00      	cmp	r3, #0
 8001802:	d12b      	bne.n	800185c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001808:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800180c:	f023 0302 	bic.w	r3, r3, #2
 8001810:	f043 0202 	orr.w	r2, r3, #2
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001826:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	689a      	ldr	r2, [r3, #8]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001836:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001838:	4b92      	ldr	r3, [pc, #584]	; (8001a84 <HAL_ADC_Init+0x308>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a92      	ldr	r2, [pc, #584]	; (8001a88 <HAL_ADC_Init+0x30c>)
 800183e:	fba2 2303 	umull	r2, r3, r2, r3
 8001842:	0c9a      	lsrs	r2, r3, #18
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800184e:	e002      	b.n	8001856 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	3b01      	subs	r3, #1
 8001854:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f9      	bne.n	8001850 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d007      	beq.n	800187a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001874:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001878:	d110      	bne.n	800189c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	f023 0312 	bic.w	r3, r3, #18
 8001882:	f043 0210 	orr.w	r2, r3, #16
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188e:	f043 0201 	orr.w	r2, r3, #1
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	f003 0310 	and.w	r3, r3, #16
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f040 8150 	bne.w	8001b4a <HAL_ADC_Init+0x3ce>
 80018aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f040 814b 	bne.w	8001b4a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f040 8143 	bne.w	8001b4a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80018cc:	f043 0202 	orr.w	r2, r3, #2
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018dc:	d004      	beq.n	80018e8 <HAL_ADC_Init+0x16c>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a6a      	ldr	r2, [pc, #424]	; (8001a8c <HAL_ADC_Init+0x310>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d101      	bne.n	80018ec <HAL_ADC_Init+0x170>
 80018e8:	4b69      	ldr	r3, [pc, #420]	; (8001a90 <HAL_ADC_Init+0x314>)
 80018ea:	e000      	b.n	80018ee <HAL_ADC_Init+0x172>
 80018ec:	4b69      	ldr	r3, [pc, #420]	; (8001a94 <HAL_ADC_Init+0x318>)
 80018ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018f8:	d102      	bne.n	8001900 <HAL_ADC_Init+0x184>
 80018fa:	4b64      	ldr	r3, [pc, #400]	; (8001a8c <HAL_ADC_Init+0x310>)
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	e01a      	b.n	8001936 <HAL_ADC_Init+0x1ba>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a61      	ldr	r2, [pc, #388]	; (8001a8c <HAL_ADC_Init+0x310>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d103      	bne.n	8001912 <HAL_ADC_Init+0x196>
 800190a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	e011      	b.n	8001936 <HAL_ADC_Init+0x1ba>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a60      	ldr	r2, [pc, #384]	; (8001a98 <HAL_ADC_Init+0x31c>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d102      	bne.n	8001922 <HAL_ADC_Init+0x1a6>
 800191c:	4b5f      	ldr	r3, [pc, #380]	; (8001a9c <HAL_ADC_Init+0x320>)
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	e009      	b.n	8001936 <HAL_ADC_Init+0x1ba>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a5d      	ldr	r2, [pc, #372]	; (8001a9c <HAL_ADC_Init+0x320>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d102      	bne.n	8001932 <HAL_ADC_Init+0x1b6>
 800192c:	4b5a      	ldr	r3, [pc, #360]	; (8001a98 <HAL_ADC_Init+0x31c>)
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	e001      	b.n	8001936 <HAL_ADC_Init+0x1ba>
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	2b01      	cmp	r3, #1
 8001942:	d108      	bne.n	8001956 <HAL_ADC_Init+0x1da>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b01      	cmp	r3, #1
 8001950:	d101      	bne.n	8001956 <HAL_ADC_Init+0x1da>
 8001952:	2301      	movs	r3, #1
 8001954:	e000      	b.n	8001958 <HAL_ADC_Init+0x1dc>
 8001956:	2300      	movs	r3, #0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d11c      	bne.n	8001996 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800195c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800195e:	2b00      	cmp	r3, #0
 8001960:	d010      	beq.n	8001984 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 0303 	and.w	r3, r3, #3
 800196a:	2b01      	cmp	r3, #1
 800196c:	d107      	bne.n	800197e <HAL_ADC_Init+0x202>
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	2b01      	cmp	r3, #1
 8001978:	d101      	bne.n	800197e <HAL_ADC_Init+0x202>
 800197a:	2301      	movs	r3, #1
 800197c:	e000      	b.n	8001980 <HAL_ADC_Init+0x204>
 800197e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001980:	2b00      	cmp	r3, #0
 8001982:	d108      	bne.n	8001996 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001984:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	431a      	orrs	r2, r3
 8001992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001994:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	7e5b      	ldrb	r3, [r3, #25]
 800199a:	035b      	lsls	r3, r3, #13
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019a0:	2a01      	cmp	r2, #1
 80019a2:	d002      	beq.n	80019aa <HAL_ADC_Init+0x22e>
 80019a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019a8:	e000      	b.n	80019ac <HAL_ADC_Init+0x230>
 80019aa:	2200      	movs	r2, #0
 80019ac:	431a      	orrs	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80019bc:	4313      	orrs	r3, r2
 80019be:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d11b      	bne.n	8001a02 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	7e5b      	ldrb	r3, [r3, #25]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d109      	bne.n	80019e6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d6:	3b01      	subs	r3, #1
 80019d8:	045a      	lsls	r2, r3, #17
 80019da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80019dc:	4313      	orrs	r3, r2
 80019de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019e2:	663b      	str	r3, [r7, #96]	; 0x60
 80019e4:	e00d      	b.n	8001a02 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80019ee:	f043 0220 	orr.w	r2, r3, #32
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	f043 0201 	orr.w	r2, r3, #1
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d054      	beq.n	8001ab4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a22      	ldr	r2, [pc, #136]	; (8001a98 <HAL_ADC_Init+0x31c>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d004      	beq.n	8001a1e <HAL_ADC_Init+0x2a2>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a20      	ldr	r2, [pc, #128]	; (8001a9c <HAL_ADC_Init+0x320>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d140      	bne.n	8001aa0 <HAL_ADC_Init+0x324>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a22:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001a26:	d02a      	beq.n	8001a7e <HAL_ADC_Init+0x302>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a30:	d022      	beq.n	8001a78 <HAL_ADC_Init+0x2fc>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a36:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001a3a:	d01a      	beq.n	8001a72 <HAL_ADC_Init+0x2f6>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a40:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001a44:	d012      	beq.n	8001a6c <HAL_ADC_Init+0x2f0>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001a4e:	d00a      	beq.n	8001a66 <HAL_ADC_Init+0x2ea>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a54:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001a58:	d002      	beq.n	8001a60 <HAL_ADC_Init+0x2e4>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a5e:	e023      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a60:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001a64:	e020      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a66:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001a6a:	e01d      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a6c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001a70:	e01a      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a76:	e017      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a78:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001a7c:	e014      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a7e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001a82:	e011      	b.n	8001aa8 <HAL_ADC_Init+0x32c>
 8001a84:	20000010 	.word	0x20000010
 8001a88:	431bde83 	.word	0x431bde83
 8001a8c:	50000100 	.word	0x50000100
 8001a90:	50000300 	.word	0x50000300
 8001a94:	50000700 	.word	0x50000700
 8001a98:	50000400 	.word	0x50000400
 8001a9c:	50000500 	.word	0x50000500
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001aac:	4313      	orrs	r3, r2
 8001aae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 030c 	and.w	r3, r3, #12
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d114      	bne.n	8001aec <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ad0:	f023 0302 	bic.w	r3, r3, #2
 8001ad4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	7e1b      	ldrb	r3, [r3, #24]
 8001ada:	039a      	lsls	r2, r3, #14
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <HAL_ADC_Init+0x3f0>)
 8001af4:	4013      	ands	r3, r2
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001afc:	430b      	orrs	r3, r1
 8001afe:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d10c      	bne.n	8001b22 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f023 010f 	bic.w	r1, r3, #15
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	1e5a      	subs	r2, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	631a      	str	r2, [r3, #48]	; 0x30
 8001b20:	e007      	b.n	8001b32 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f022 020f 	bic.w	r2, r2, #15
 8001b30:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3c:	f023 0303 	bic.w	r3, r3, #3
 8001b40:	f043 0201 	orr.w	r2, r3, #1
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	641a      	str	r2, [r3, #64]	; 0x40
 8001b48:	e00a      	b.n	8001b60 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f023 0312 	bic.w	r3, r3, #18
 8001b52:	f043 0210 	orr.w	r2, r3, #16
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001b60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3768      	adds	r7, #104	; 0x68
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	fff0c007 	.word	0xfff0c007

08001b70 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f040 80f9 	bne.w	8001d7e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d101      	bne.n	8001b9a <HAL_ADC_Start+0x2a>
 8001b96:	2302      	movs	r3, #2
 8001b98:	e0f4      	b.n	8001d84 <HAL_ADC_Start+0x214>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 fe1e 	bl	80027e4 <ADC_Enable>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f040 80e0 	bne.w	8001d74 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001bbc:	f023 0301 	bic.w	r3, r3, #1
 8001bc0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bd0:	d004      	beq.n	8001bdc <HAL_ADC_Start+0x6c>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a6d      	ldr	r2, [pc, #436]	; (8001d8c <HAL_ADC_Start+0x21c>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d106      	bne.n	8001bea <HAL_ADC_Start+0x7a>
 8001bdc:	4b6c      	ldr	r3, [pc, #432]	; (8001d90 <HAL_ADC_Start+0x220>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 031f 	and.w	r3, r3, #31
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d010      	beq.n	8001c0a <HAL_ADC_Start+0x9a>
 8001be8:	e005      	b.n	8001bf6 <HAL_ADC_Start+0x86>
 8001bea:	4b6a      	ldr	r3, [pc, #424]	; (8001d94 <HAL_ADC_Start+0x224>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 031f 	and.w	r3, r3, #31
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d009      	beq.n	8001c0a <HAL_ADC_Start+0x9a>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bfe:	d004      	beq.n	8001c0a <HAL_ADC_Start+0x9a>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a64      	ldr	r2, [pc, #400]	; (8001d98 <HAL_ADC_Start+0x228>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d115      	bne.n	8001c36 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d036      	beq.n	8001c92 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c28:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c2c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001c34:	e02d      	b.n	8001c92 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c4a:	d004      	beq.n	8001c56 <HAL_ADC_Start+0xe6>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a4e      	ldr	r2, [pc, #312]	; (8001d8c <HAL_ADC_Start+0x21c>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d10a      	bne.n	8001c6c <HAL_ADC_Start+0xfc>
 8001c56:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	bf14      	ite	ne
 8001c64:	2301      	movne	r3, #1
 8001c66:	2300      	moveq	r3, #0
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	e008      	b.n	8001c7e <HAL_ADC_Start+0x10e>
 8001c6c:	4b4a      	ldr	r3, [pc, #296]	; (8001d98 <HAL_ADC_Start+0x228>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	bf14      	ite	ne
 8001c78:	2301      	movne	r3, #1
 8001c7a:	2300      	moveq	r3, #0
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d007      	beq.n	8001c92 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c8a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c9e:	d106      	bne.n	8001cae <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca4:	f023 0206 	bic.w	r2, r3, #6
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	645a      	str	r2, [r3, #68]	; 0x44
 8001cac:	e002      	b.n	8001cb4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	221c      	movs	r2, #28
 8001cc2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ccc:	d004      	beq.n	8001cd8 <HAL_ADC_Start+0x168>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a2e      	ldr	r2, [pc, #184]	; (8001d8c <HAL_ADC_Start+0x21c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d106      	bne.n	8001ce6 <HAL_ADC_Start+0x176>
 8001cd8:	4b2d      	ldr	r3, [pc, #180]	; (8001d90 <HAL_ADC_Start+0x220>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 031f 	and.w	r3, r3, #31
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d03e      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001ce4:	e005      	b.n	8001cf2 <HAL_ADC_Start+0x182>
 8001ce6:	4b2b      	ldr	r3, [pc, #172]	; (8001d94 <HAL_ADC_Start+0x224>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 031f 	and.w	r3, r3, #31
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d037      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cfa:	d004      	beq.n	8001d06 <HAL_ADC_Start+0x196>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a22      	ldr	r2, [pc, #136]	; (8001d8c <HAL_ADC_Start+0x21c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d106      	bne.n	8001d14 <HAL_ADC_Start+0x1a4>
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_ADC_Start+0x220>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	d027      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001d12:	e005      	b.n	8001d20 <HAL_ADC_Start+0x1b0>
 8001d14:	4b1f      	ldr	r3, [pc, #124]	; (8001d94 <HAL_ADC_Start+0x224>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 031f 	and.w	r3, r3, #31
 8001d1c:	2b05      	cmp	r3, #5
 8001d1e:	d020      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d28:	d004      	beq.n	8001d34 <HAL_ADC_Start+0x1c4>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a17      	ldr	r2, [pc, #92]	; (8001d8c <HAL_ADC_Start+0x21c>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d106      	bne.n	8001d42 <HAL_ADC_Start+0x1d2>
 8001d34:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <HAL_ADC_Start+0x220>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 031f 	and.w	r3, r3, #31
 8001d3c:	2b09      	cmp	r3, #9
 8001d3e:	d010      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001d40:	e005      	b.n	8001d4e <HAL_ADC_Start+0x1de>
 8001d42:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <HAL_ADC_Start+0x224>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	2b09      	cmp	r3, #9
 8001d4c:	d009      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d56:	d004      	beq.n	8001d62 <HAL_ADC_Start+0x1f2>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a0e      	ldr	r2, [pc, #56]	; (8001d98 <HAL_ADC_Start+0x228>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d10f      	bne.n	8001d82 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f042 0204 	orr.w	r2, r2, #4
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	e006      	b.n	8001d82 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001d7c:	e001      	b.n	8001d82 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	50000100 	.word	0x50000100
 8001d90:	50000300 	.word	0x50000300
 8001d94:	50000700 	.word	0x50000700
 8001d98:	50000400 	.word	0x50000400

08001d9c <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001da4:	2300      	movs	r3, #0
 8001da6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d101      	bne.n	8001db6 <HAL_ADC_Stop+0x1a>
 8001db2:	2302      	movs	r3, #2
 8001db4:	e023      	b.n	8001dfe <HAL_ADC_Stop+0x62>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001dbe:	216c      	movs	r1, #108	; 0x6c
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 fdd9 	bl	8002978 <ADC_ConversionStop>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d111      	bne.n	8001df4 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 fd6b 	bl	80028ac <ADC_Disable>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d109      	bne.n	8001df4 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	f043 0201 	orr.w	r2, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001e12:	2300      	movs	r3, #0
 8001e14:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	2b08      	cmp	r3, #8
 8001e1c:	d102      	bne.n	8001e24 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001e1e:	2308      	movs	r3, #8
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	e03a      	b.n	8001e9a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e2c:	d004      	beq.n	8001e38 <HAL_ADC_PollForConversion+0x30>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a72      	ldr	r2, [pc, #456]	; (8001ffc <HAL_ADC_PollForConversion+0x1f4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d101      	bne.n	8001e3c <HAL_ADC_PollForConversion+0x34>
 8001e38:	4b71      	ldr	r3, [pc, #452]	; (8002000 <HAL_ADC_PollForConversion+0x1f8>)
 8001e3a:	e000      	b.n	8001e3e <HAL_ADC_PollForConversion+0x36>
 8001e3c:	4b71      	ldr	r3, [pc, #452]	; (8002004 <HAL_ADC_PollForConversion+0x1fc>)
 8001e3e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f003 031f 	and.w	r3, r3, #31
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d112      	bne.n	8001e72 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d11d      	bne.n	8001e96 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5e:	f043 0220 	orr.w	r2, r3, #32
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e0bf      	b.n	8001ff2 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00b      	beq.n	8001e96 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	f043 0220 	orr.w	r2, r3, #32
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e0ad      	b.n	8001ff2 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001e96:	230c      	movs	r3, #12
 8001e98:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ea2:	d004      	beq.n	8001eae <HAL_ADC_PollForConversion+0xa6>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a54      	ldr	r2, [pc, #336]	; (8001ffc <HAL_ADC_PollForConversion+0x1f4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d106      	bne.n	8001ebc <HAL_ADC_PollForConversion+0xb4>
 8001eae:	4b54      	ldr	r3, [pc, #336]	; (8002000 <HAL_ADC_PollForConversion+0x1f8>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 031f 	and.w	r3, r3, #31
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d010      	beq.n	8001edc <HAL_ADC_PollForConversion+0xd4>
 8001eba:	e005      	b.n	8001ec8 <HAL_ADC_PollForConversion+0xc0>
 8001ebc:	4b51      	ldr	r3, [pc, #324]	; (8002004 <HAL_ADC_PollForConversion+0x1fc>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 031f 	and.w	r3, r3, #31
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d009      	beq.n	8001edc <HAL_ADC_PollForConversion+0xd4>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ed0:	d004      	beq.n	8001edc <HAL_ADC_PollForConversion+0xd4>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a4c      	ldr	r2, [pc, #304]	; (8002008 <HAL_ADC_PollForConversion+0x200>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d104      	bne.n	8001ee6 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	e00f      	b.n	8001f06 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001eee:	d004      	beq.n	8001efa <HAL_ADC_PollForConversion+0xf2>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a41      	ldr	r2, [pc, #260]	; (8001ffc <HAL_ADC_PollForConversion+0x1f4>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d102      	bne.n	8001f00 <HAL_ADC_PollForConversion+0xf8>
 8001efa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001efe:	e000      	b.n	8001f02 <HAL_ADC_PollForConversion+0xfa>
 8001f00:	4b41      	ldr	r3, [pc, #260]	; (8002008 <HAL_ADC_PollForConversion+0x200>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001f06:	f7ff fc2d 	bl	8001764 <HAL_GetTick>
 8001f0a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001f0c:	e021      	b.n	8001f52 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f14:	d01d      	beq.n	8001f52 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d007      	beq.n	8001f2c <HAL_ADC_PollForConversion+0x124>
 8001f1c:	f7ff fc22 	bl	8001764 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d212      	bcs.n	8001f52 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	4013      	ands	r3, r2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10b      	bne.n	8001f52 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	f043 0204 	orr.w	r2, r3, #4
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e04f      	b.n	8001ff2 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0d6      	beq.n	8001f0e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d131      	bne.n	8001fde <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d12c      	bne.n	8001fde <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0308 	and.w	r3, r3, #8
 8001f8e:	2b08      	cmp	r3, #8
 8001f90:	d125      	bne.n	8001fde <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d112      	bne.n	8001fc6 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d112      	bne.n	8001fde <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbc:	f043 0201 	orr.w	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	641a      	str	r2, [r3, #64]	; 0x40
 8001fc4:	e00b      	b.n	8001fde <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f043 0220 	orr.w	r2, r3, #32
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f043 0201 	orr.w	r2, r3, #1
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d103      	bne.n	8001ff0 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	50000100 	.word	0x50000100
 8002000:	50000300 	.word	0x50000300
 8002004:	50000700 	.word	0x50000700
 8002008:	50000400 	.word	0x50000400

0800200c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
	...

08002028 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002028:	b480      	push	{r7}
 800202a:	b09b      	sub	sp, #108	; 0x6c
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002032:	2300      	movs	r3, #0
 8002034:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002038:	2300      	movs	r3, #0
 800203a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002042:	2b01      	cmp	r3, #1
 8002044:	d101      	bne.n	800204a <HAL_ADC_ConfigChannel+0x22>
 8002046:	2302      	movs	r3, #2
 8002048:	e2cb      	b.n	80025e2 <HAL_ADC_ConfigChannel+0x5ba>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	f040 82af 	bne.w	80025c0 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b04      	cmp	r3, #4
 8002068:	d81c      	bhi.n	80020a4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	461a      	mov	r2, r3
 800207e:	231f      	movs	r3, #31
 8002080:	4093      	lsls	r3, r2
 8002082:	43db      	mvns	r3, r3
 8002084:	4019      	ands	r1, r3
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	6818      	ldr	r0, [r3, #0]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	4413      	add	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	fa00 f203 	lsl.w	r2, r0, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	631a      	str	r2, [r3, #48]	; 0x30
 80020a2:	e063      	b.n	800216c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	2b09      	cmp	r3, #9
 80020aa:	d81e      	bhi.n	80020ea <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685a      	ldr	r2, [r3, #4]
 80020b6:	4613      	mov	r3, r2
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	4413      	add	r3, r2
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	3b1e      	subs	r3, #30
 80020c0:	221f      	movs	r2, #31
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	43db      	mvns	r3, r3
 80020c8:	4019      	ands	r1, r3
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	6818      	ldr	r0, [r3, #0]
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	3b1e      	subs	r3, #30
 80020dc:	fa00 f203 	lsl.w	r2, r0, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	635a      	str	r2, [r3, #52]	; 0x34
 80020e8:	e040      	b.n	800216c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b0e      	cmp	r3, #14
 80020f0:	d81e      	bhi.n	8002130 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	4613      	mov	r3, r2
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4413      	add	r3, r2
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	3b3c      	subs	r3, #60	; 0x3c
 8002106:	221f      	movs	r2, #31
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	4019      	ands	r1, r3
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	4613      	mov	r3, r2
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	4413      	add	r3, r2
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	3b3c      	subs	r3, #60	; 0x3c
 8002122:	fa00 f203 	lsl.w	r2, r0, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	639a      	str	r2, [r3, #56]	; 0x38
 800212e:	e01d      	b.n	800216c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	4413      	add	r3, r2
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	3b5a      	subs	r3, #90	; 0x5a
 8002144:	221f      	movs	r2, #31
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	4019      	ands	r1, r3
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	6818      	ldr	r0, [r3, #0]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	3b5a      	subs	r3, #90	; 0x5a
 8002160:	fa00 f203 	lsl.w	r2, r0, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 030c 	and.w	r3, r3, #12
 8002176:	2b00      	cmp	r3, #0
 8002178:	f040 80e5 	bne.w	8002346 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b09      	cmp	r3, #9
 8002182:	d91c      	bls.n	80021be <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6999      	ldr	r1, [r3, #24]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4613      	mov	r3, r2
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	4413      	add	r3, r2
 8002194:	3b1e      	subs	r3, #30
 8002196:	2207      	movs	r2, #7
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	4019      	ands	r1, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	6898      	ldr	r0, [r3, #8]
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4613      	mov	r3, r2
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	4413      	add	r3, r2
 80021ae:	3b1e      	subs	r3, #30
 80021b0:	fa00 f203 	lsl.w	r2, r0, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	430a      	orrs	r2, r1
 80021ba:	619a      	str	r2, [r3, #24]
 80021bc:	e019      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	6959      	ldr	r1, [r3, #20]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4613      	mov	r3, r2
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4413      	add	r3, r2
 80021ce:	2207      	movs	r2, #7
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	4019      	ands	r1, r3
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	6898      	ldr	r0, [r3, #8]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4613      	mov	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4413      	add	r3, r2
 80021e6:	fa00 f203 	lsl.w	r2, r0, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	695a      	ldr	r2, [r3, #20]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	08db      	lsrs	r3, r3, #3
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	3b01      	subs	r3, #1
 8002210:	2b03      	cmp	r3, #3
 8002212:	d84f      	bhi.n	80022b4 <HAL_ADC_ConfigChannel+0x28c>
 8002214:	a201      	add	r2, pc, #4	; (adr r2, 800221c <HAL_ADC_ConfigChannel+0x1f4>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	0800222d 	.word	0x0800222d
 8002220:	0800224f 	.word	0x0800224f
 8002224:	08002271 	.word	0x08002271
 8002228:	08002293 	.word	0x08002293
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002232:	4b9f      	ldr	r3, [pc, #636]	; (80024b0 <HAL_ADC_ConfigChannel+0x488>)
 8002234:	4013      	ands	r3, r2
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	0691      	lsls	r1, r2, #26
 800223c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800223e:	430a      	orrs	r2, r1
 8002240:	431a      	orrs	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800224a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800224c:	e07e      	b.n	800234c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002254:	4b96      	ldr	r3, [pc, #600]	; (80024b0 <HAL_ADC_ConfigChannel+0x488>)
 8002256:	4013      	ands	r3, r2
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	6812      	ldr	r2, [r2, #0]
 800225c:	0691      	lsls	r1, r2, #26
 800225e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002260:	430a      	orrs	r2, r1
 8002262:	431a      	orrs	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800226c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800226e:	e06d      	b.n	800234c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002276:	4b8e      	ldr	r3, [pc, #568]	; (80024b0 <HAL_ADC_ConfigChannel+0x488>)
 8002278:	4013      	ands	r3, r2
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	6812      	ldr	r2, [r2, #0]
 800227e:	0691      	lsls	r1, r2, #26
 8002280:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002282:	430a      	orrs	r2, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800228e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002290:	e05c      	b.n	800234c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002298:	4b85      	ldr	r3, [pc, #532]	; (80024b0 <HAL_ADC_ConfigChannel+0x488>)
 800229a:	4013      	ands	r3, r2
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	6812      	ldr	r2, [r2, #0]
 80022a0:	0691      	lsls	r1, r2, #26
 80022a2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022a4:	430a      	orrs	r2, r1
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80022b0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80022b2:	e04b      	b.n	800234c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	069b      	lsls	r3, r3, #26
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d107      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022d6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80022de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	069b      	lsls	r3, r3, #26
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d107      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80022fa:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002302:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	069b      	lsls	r3, r3, #26
 800230c:	429a      	cmp	r2, r3
 800230e:	d107      	bne.n	8002320 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800231e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002326:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	069b      	lsls	r3, r3, #26
 8002330:	429a      	cmp	r2, r3
 8002332:	d10a      	bne.n	800234a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002342:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002344:	e001      	b.n	800234a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002346:	bf00      	nop
 8002348:	e000      	b.n	800234c <HAL_ADC_ConfigChannel+0x324>
      break;
 800234a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 0303 	and.w	r3, r3, #3
 8002356:	2b01      	cmp	r3, #1
 8002358:	d108      	bne.n	800236c <HAL_ADC_ConfigChannel+0x344>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <HAL_ADC_ConfigChannel+0x344>
 8002368:	2301      	movs	r3, #1
 800236a:	e000      	b.n	800236e <HAL_ADC_ConfigChannel+0x346>
 800236c:	2300      	movs	r3, #0
 800236e:	2b00      	cmp	r3, #0
 8002370:	f040 8131 	bne.w	80025d6 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d00f      	beq.n	800239c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2201      	movs	r2, #1
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43da      	mvns	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	400a      	ands	r2, r1
 8002396:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800239a:	e049      	b.n	8002430 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2201      	movs	r2, #1
 80023aa:	409a      	lsls	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	430a      	orrs	r2, r1
 80023b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2b09      	cmp	r3, #9
 80023bc:	d91c      	bls.n	80023f8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6999      	ldr	r1, [r3, #24]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4613      	mov	r3, r2
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	4413      	add	r3, r2
 80023ce:	3b1b      	subs	r3, #27
 80023d0:	2207      	movs	r2, #7
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	43db      	mvns	r3, r3
 80023d8:	4019      	ands	r1, r3
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6898      	ldr	r0, [r3, #8]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	4613      	mov	r3, r2
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	4413      	add	r3, r2
 80023e8:	3b1b      	subs	r3, #27
 80023ea:	fa00 f203 	lsl.w	r2, r0, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	619a      	str	r2, [r3, #24]
 80023f6:	e01b      	b.n	8002430 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6959      	ldr	r1, [r3, #20]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	4613      	mov	r3, r2
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	4413      	add	r3, r2
 800240a:	2207      	movs	r2, #7
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	4019      	ands	r1, r3
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	6898      	ldr	r0, [r3, #8]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	1c5a      	adds	r2, r3, #1
 800241e:	4613      	mov	r3, r2
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	4413      	add	r3, r2
 8002424:	fa00 f203 	lsl.w	r2, r0, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	430a      	orrs	r2, r1
 800242e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002438:	d004      	beq.n	8002444 <HAL_ADC_ConfigChannel+0x41c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a1d      	ldr	r2, [pc, #116]	; (80024b4 <HAL_ADC_ConfigChannel+0x48c>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d101      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x420>
 8002444:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <HAL_ADC_ConfigChannel+0x490>)
 8002446:	e000      	b.n	800244a <HAL_ADC_ConfigChannel+0x422>
 8002448:	4b1c      	ldr	r3, [pc, #112]	; (80024bc <HAL_ADC_ConfigChannel+0x494>)
 800244a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b10      	cmp	r3, #16
 8002452:	d105      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002454:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800245c:	2b00      	cmp	r3, #0
 800245e:	d015      	beq.n	800248c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002464:	2b11      	cmp	r3, #17
 8002466:	d105      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002468:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00b      	beq.n	800248c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002478:	2b12      	cmp	r3, #18
 800247a:	f040 80ac 	bne.w	80025d6 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800247e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002486:	2b00      	cmp	r3, #0
 8002488:	f040 80a5 	bne.w	80025d6 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002494:	d102      	bne.n	800249c <HAL_ADC_ConfigChannel+0x474>
 8002496:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <HAL_ADC_ConfigChannel+0x48c>)
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	e023      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x4bc>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <HAL_ADC_ConfigChannel+0x48c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d10c      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x498>
 80024a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	e01a      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x4bc>
 80024ae:	bf00      	nop
 80024b0:	83fff000 	.word	0x83fff000
 80024b4:	50000100 	.word	0x50000100
 80024b8:	50000300 	.word	0x50000300
 80024bc:	50000700 	.word	0x50000700
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a4a      	ldr	r2, [pc, #296]	; (80025f0 <HAL_ADC_ConfigChannel+0x5c8>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d102      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x4a8>
 80024ca:	4b4a      	ldr	r3, [pc, #296]	; (80025f4 <HAL_ADC_ConfigChannel+0x5cc>)
 80024cc:	60fb      	str	r3, [r7, #12]
 80024ce:	e009      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x4bc>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a47      	ldr	r2, [pc, #284]	; (80025f4 <HAL_ADC_ConfigChannel+0x5cc>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d102      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x4b8>
 80024da:	4b45      	ldr	r3, [pc, #276]	; (80025f0 <HAL_ADC_ConfigChannel+0x5c8>)
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	e001      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x4bc>
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d108      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x4dc>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d101      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x4dc>
 8002500:	2301      	movs	r3, #1
 8002502:	e000      	b.n	8002506 <HAL_ADC_ConfigChannel+0x4de>
 8002504:	2300      	movs	r3, #0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d150      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800250a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800250c:	2b00      	cmp	r3, #0
 800250e:	d010      	beq.n	8002532 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 0303 	and.w	r3, r3, #3
 8002518:	2b01      	cmp	r3, #1
 800251a:	d107      	bne.n	800252c <HAL_ADC_ConfigChannel+0x504>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_ADC_ConfigChannel+0x504>
 8002528:	2301      	movs	r3, #1
 800252a:	e000      	b.n	800252e <HAL_ADC_ConfigChannel+0x506>
 800252c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800252e:	2b00      	cmp	r3, #0
 8002530:	d13c      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b10      	cmp	r3, #16
 8002538:	d11d      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x54e>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002542:	d118      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002544:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800254c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800254e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002550:	4b29      	ldr	r3, [pc, #164]	; (80025f8 <HAL_ADC_ConfigChannel+0x5d0>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a29      	ldr	r2, [pc, #164]	; (80025fc <HAL_ADC_ConfigChannel+0x5d4>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	0c9a      	lsrs	r2, r3, #18
 800255c:	4613      	mov	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002566:	e002      	b.n	800256e <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	3b01      	subs	r3, #1
 800256c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f9      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002574:	e02e      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b11      	cmp	r3, #17
 800257c:	d10b      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x56e>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002586:	d106      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002588:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002590:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002592:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002594:	e01e      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b12      	cmp	r3, #18
 800259c:	d11a      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800259e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025a8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80025aa:	e013      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	f043 0220 	orr.w	r2, r3, #32
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80025be:	e00a      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	f043 0220 	orr.w	r2, r3, #32
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80025d2:	e000      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80025d4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80025de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	376c      	adds	r7, #108	; 0x6c
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	50000400 	.word	0x50000400
 80025f4:	50000500 	.word	0x50000500
 80025f8:	20000010 	.word	0x20000010
 80025fc:	431bde83 	.word	0x431bde83

08002600 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002600:	b480      	push	{r7}
 8002602:	b099      	sub	sp, #100	; 0x64
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002618:	d102      	bne.n	8002620 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800261a:	4b6d      	ldr	r3, [pc, #436]	; (80027d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	e01a      	b.n	8002656 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a6a      	ldr	r2, [pc, #424]	; (80027d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d103      	bne.n	8002632 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800262a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	e011      	b.n	8002656 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a67      	ldr	r2, [pc, #412]	; (80027d4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d102      	bne.n	8002642 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800263c:	4b66      	ldr	r3, [pc, #408]	; (80027d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	e009      	b.n	8002656 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a64      	ldr	r2, [pc, #400]	; (80027d8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d102      	bne.n	8002652 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800264c:	4b61      	ldr	r3, [pc, #388]	; (80027d4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	e001      	b.n	8002656 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002652:	2300      	movs	r3, #0
 8002654:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0b0      	b.n	80027c2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800266a:	2302      	movs	r3, #2
 800266c:	e0a9      	b.n	80027c2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	f040 808d 	bne.w	80027a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 8086 	bne.w	80027a0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800269c:	d004      	beq.n	80026a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a4b      	ldr	r2, [pc, #300]	; (80027d0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d101      	bne.n	80026ac <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80026a8:	4b4c      	ldr	r3, [pc, #304]	; (80027dc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80026aa:	e000      	b.n	80026ae <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80026ac:	4b4c      	ldr	r3, [pc, #304]	; (80027e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80026ae:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d040      	beq.n	800273a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80026b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	6859      	ldr	r1, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026ca:	035b      	lsls	r3, r3, #13
 80026cc:	430b      	orrs	r3, r1
 80026ce:	431a      	orrs	r2, r3
 80026d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80026d2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d108      	bne.n	80026f4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80026f4:	2300      	movs	r3, #0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d15c      	bne.n	80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0303 	and.w	r3, r3, #3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d101      	bne.n	8002716 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002716:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002718:	2b00      	cmp	r3, #0
 800271a:	d14b      	bne.n	80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800271c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002724:	f023 030f 	bic.w	r3, r3, #15
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	6811      	ldr	r1, [r2, #0]
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	6892      	ldr	r2, [r2, #8]
 8002730:	430a      	orrs	r2, r1
 8002732:	431a      	orrs	r2, r3
 8002734:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002736:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002738:	e03c      	b.n	80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800273a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002742:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002744:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	2b01      	cmp	r3, #1
 8002752:	d108      	bne.n	8002766 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b01      	cmp	r3, #1
 8002760:	d101      	bne.n	8002766 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002762:	2301      	movs	r3, #1
 8002764:	e000      	b.n	8002768 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002766:	2300      	movs	r3, #0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d123      	bne.n	80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	2b01      	cmp	r3, #1
 8002776:	d107      	bne.n	8002788 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b01      	cmp	r3, #1
 8002782:	d101      	bne.n	8002788 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002784:	2301      	movs	r3, #1
 8002786:	e000      	b.n	800278a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002788:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800278a:	2b00      	cmp	r3, #0
 800278c:	d112      	bne.n	80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800278e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002796:	f023 030f 	bic.w	r3, r3, #15
 800279a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800279c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800279e:	e009      	b.n	80027b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	f043 0220 	orr.w	r2, r3, #32
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80027b2:	e000      	b.n	80027b6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80027b4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80027be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80027c2:	4618      	mov	r0, r3
 80027c4:	3764      	adds	r7, #100	; 0x64
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	50000100 	.word	0x50000100
 80027d4:	50000400 	.word	0x50000400
 80027d8:	50000500 	.word	0x50000500
 80027dc:	50000300 	.word	0x50000300
 80027e0:	50000700 	.word	0x50000700

080027e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d108      	bne.n	8002810 <ADC_Enable+0x2c>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <ADC_Enable+0x2c>
 800280c:	2301      	movs	r3, #1
 800280e:	e000      	b.n	8002812 <ADC_Enable+0x2e>
 8002810:	2300      	movs	r3, #0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d143      	bne.n	800289e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	4b22      	ldr	r3, [pc, #136]	; (80028a8 <ADC_Enable+0xc4>)
 800281e:	4013      	ands	r3, r2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d00d      	beq.n	8002840 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002828:	f043 0210 	orr.w	r2, r3, #16
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002834:	f043 0201 	orr.w	r2, r3, #1
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e02f      	b.n	80028a0 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f042 0201 	orr.w	r2, r2, #1
 800284e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002850:	f7fe ff88 	bl	8001764 <HAL_GetTick>
 8002854:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002856:	e01b      	b.n	8002890 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002858:	f7fe ff84 	bl	8001764 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d914      	bls.n	8002890 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b01      	cmp	r3, #1
 8002872:	d00d      	beq.n	8002890 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002878:	f043 0210 	orr.w	r2, r3, #16
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002884:	f043 0201 	orr.w	r2, r3, #1
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e007      	b.n	80028a0 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	2b01      	cmp	r3, #1
 800289c:	d1dc      	bne.n	8002858 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	8000003f 	.word	0x8000003f

080028ac <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 0303 	and.w	r3, r3, #3
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d108      	bne.n	80028d8 <ADC_Disable+0x2c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d101      	bne.n	80028d8 <ADC_Disable+0x2c>
 80028d4:	2301      	movs	r3, #1
 80028d6:	e000      	b.n	80028da <ADC_Disable+0x2e>
 80028d8:	2300      	movs	r3, #0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d047      	beq.n	800296e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 030d 	and.w	r3, r3, #13
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d10f      	bne.n	800290c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0202 	orr.w	r2, r2, #2
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2203      	movs	r2, #3
 8002902:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002904:	f7fe ff2e 	bl	8001764 <HAL_GetTick>
 8002908:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800290a:	e029      	b.n	8002960 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002910:	f043 0210 	orr.w	r2, r3, #16
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	f043 0201 	orr.w	r2, r3, #1
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e023      	b.n	8002970 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002928:	f7fe ff1c 	bl	8001764 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d914      	bls.n	8002960 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b01      	cmp	r3, #1
 8002942:	d10d      	bne.n	8002960 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002948:	f043 0210 	orr.w	r2, r3, #16
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002954:	f043 0201 	orr.w	r2, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e007      	b.n	8002970 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b01      	cmp	r3, #1
 800296c:	d0dc      	beq.n	8002928 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 809a 	beq.w	8002ad2 <ADC_ConversionStop+0x15a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029ac:	d12a      	bne.n	8002a04 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d126      	bne.n	8002a04 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d122      	bne.n	8002a04 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 80029be:	230c      	movs	r3, #12
 80029c0:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80029c2:	e014      	b.n	80029ee <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	4a45      	ldr	r2, [pc, #276]	; (8002adc <ADC_ConversionStop+0x164>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d90d      	bls.n	80029e8 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d0:	f043 0210 	orr.w	r2, r3, #16
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e075      	b.n	8002ad4 <ADC_ConversionStop+0x15c>
        }
        Conversion_Timeout_CPU_cycles ++;
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	3301      	adds	r3, #1
 80029ec:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f8:	2b40      	cmp	r3, #64	; 0x40
 80029fa:	d1e3      	bne.n	80029c4 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2240      	movs	r2, #64	; 0x40
 8002a02:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	2b60      	cmp	r3, #96	; 0x60
 8002a08:	d015      	beq.n	8002a36 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d10e      	bne.n	8002a36 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d107      	bne.n	8002a36 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 0210 	orr.w	r2, r2, #16
 8002a34:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	2b0c      	cmp	r3, #12
 8002a3a:	d015      	beq.n	8002a68 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b08      	cmp	r3, #8
 8002a48:	d10e      	bne.n	8002a68 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d107      	bne.n	8002a68 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0220 	orr.w	r2, r2, #32
 8002a66:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	2b60      	cmp	r3, #96	; 0x60
 8002a6c:	d004      	beq.n	8002a78 <ADC_ConversionStop+0x100>
 8002a6e:	2b6c      	cmp	r3, #108	; 0x6c
 8002a70:	d105      	bne.n	8002a7e <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002a72:	230c      	movs	r3, #12
 8002a74:	617b      	str	r3, [r7, #20]
        break;
 8002a76:	e005      	b.n	8002a84 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002a78:	2308      	movs	r3, #8
 8002a7a:	617b      	str	r3, [r7, #20]
        break;
 8002a7c:	e002      	b.n	8002a84 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002a7e:	2304      	movs	r3, #4
 8002a80:	617b      	str	r3, [r7, #20]
        break;
 8002a82:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002a84:	f7fe fe6e 	bl	8001764 <HAL_GetTick>
 8002a88:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002a8a:	e01b      	b.n	8002ac4 <ADC_ConversionStop+0x14c>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002a8c:	f7fe fe6a 	bl	8001764 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b0b      	cmp	r3, #11
 8002a98:	d914      	bls.n	8002ac4 <ADC_ConversionStop+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00d      	beq.n	8002ac4 <ADC_ConversionStop+0x14c>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aac:	f043 0210 	orr.w	r2, r3, #16
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab8:	f043 0201 	orr.w	r2, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e007      	b.n	8002ad4 <ADC_ConversionStop+0x15c>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	4013      	ands	r3, r2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1dc      	bne.n	8002a8c <ADC_ConversionStop+0x114>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3718      	adds	r7, #24
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	000993ff 	.word	0x000993ff

08002ae0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002af0:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <__NVIC_SetPriorityGrouping+0x44>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002afc:	4013      	ands	r3, r2
 8002afe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b12:	4a04      	ldr	r2, [pc, #16]	; (8002b24 <__NVIC_SetPriorityGrouping+0x44>)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	60d3      	str	r3, [r2, #12]
}
 8002b18:	bf00      	nop
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b2c:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <__NVIC_GetPriorityGrouping+0x18>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	0a1b      	lsrs	r3, r3, #8
 8002b32:	f003 0307 	and.w	r3, r3, #7
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	e000ed00 	.word	0xe000ed00

08002b44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	db0b      	blt.n	8002b6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	f003 021f 	and.w	r2, r3, #31
 8002b5c:	4907      	ldr	r1, [pc, #28]	; (8002b7c <__NVIC_EnableIRQ+0x38>)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	095b      	lsrs	r3, r3, #5
 8002b64:	2001      	movs	r0, #1
 8002b66:	fa00 f202 	lsl.w	r2, r0, r2
 8002b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	e000e100 	.word	0xe000e100

08002b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	db0a      	blt.n	8002baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	490c      	ldr	r1, [pc, #48]	; (8002bcc <__NVIC_SetPriority+0x4c>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	0112      	lsls	r2, r2, #4
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba8:	e00a      	b.n	8002bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4908      	ldr	r1, [pc, #32]	; (8002bd0 <__NVIC_SetPriority+0x50>)
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	3b04      	subs	r3, #4
 8002bb8:	0112      	lsls	r2, r2, #4
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	761a      	strb	r2, [r3, #24]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	; 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f1c3 0307 	rsb	r3, r3, #7
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	bf28      	it	cs
 8002bf2:	2304      	movcs	r3, #4
 8002bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	2b06      	cmp	r3, #6
 8002bfc:	d902      	bls.n	8002c04 <NVIC_EncodePriority+0x30>
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3b03      	subs	r3, #3
 8002c02:	e000      	b.n	8002c06 <NVIC_EncodePriority+0x32>
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43da      	mvns	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	401a      	ands	r2, r3
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43d9      	mvns	r1, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	4313      	orrs	r3, r2
         );
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3724      	adds	r7, #36	; 0x24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
	...

08002c3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c4c:	d301      	bcc.n	8002c52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e00f      	b.n	8002c72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c52:	4a0a      	ldr	r2, [pc, #40]	; (8002c7c <SysTick_Config+0x40>)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c5a:	210f      	movs	r1, #15
 8002c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c60:	f7ff ff8e 	bl	8002b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <SysTick_Config+0x40>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c6a:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <SysTick_Config+0x40>)
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	e000e010 	.word	0xe000e010

08002c80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7ff ff29 	bl	8002ae0 <__NVIC_SetPriorityGrouping>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b086      	sub	sp, #24
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca8:	f7ff ff3e 	bl	8002b28 <__NVIC_GetPriorityGrouping>
 8002cac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	6978      	ldr	r0, [r7, #20]
 8002cb4:	f7ff ff8e 	bl	8002bd4 <NVIC_EncodePriority>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff ff5d 	bl	8002b80 <__NVIC_SetPriority>
}
 8002cc6:	bf00      	nop
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b082      	sub	sp, #8
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff ff31 	bl	8002b44 <__NVIC_EnableIRQ>
}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b082      	sub	sp, #8
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ffa2 	bl	8002c3c <SysTick_Config>
 8002cf8:	4603      	mov	r3, r0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d008      	beq.n	8002d26 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2204      	movs	r2, #4
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e020      	b.n	8002d68 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 020e 	bic.w	r2, r2, #14
 8002d34:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f022 0201 	bic.w	r2, r2, #1
 8002d44:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4e:	2101      	movs	r1, #1
 8002d50:	fa01 f202 	lsl.w	r2, r1, r2
 8002d54:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d005      	beq.n	8002d96 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2204      	movs	r2, #4
 8002d8e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
 8002d94:	e027      	b.n	8002de6 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 020e 	bic.w	r2, r2, #14
 8002da4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0201 	bic.w	r2, r2, #1
 8002db4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	4798      	blx	r3
    } 
  }
  return status;
 8002de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dfe:	e160      	b.n	80030c2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	2101      	movs	r1, #1
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 8152 	beq.w	80030bc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d005      	beq.n	8002e30 <HAL_GPIO_Init+0x40>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 0303 	and.w	r3, r3, #3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d130      	bne.n	8002e92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	68da      	ldr	r2, [r3, #12]
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e66:	2201      	movs	r2, #1
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4013      	ands	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	091b      	lsrs	r3, r3, #4
 8002e7c:	f003 0201 	and.w	r2, r3, #1
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	693a      	ldr	r2, [r7, #16]
 8002e90:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	2b03      	cmp	r3, #3
 8002e9c:	d017      	beq.n	8002ece <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43db      	mvns	r3, r3
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d123      	bne.n	8002f22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	08da      	lsrs	r2, r3, #3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	3208      	adds	r2, #8
 8002ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	220f      	movs	r2, #15
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	4013      	ands	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	691a      	ldr	r2, [r3, #16]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	08da      	lsrs	r2, r3, #3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3208      	adds	r2, #8
 8002f1c:	6939      	ldr	r1, [r7, #16]
 8002f1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4013      	ands	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f003 0203 	and.w	r2, r3, #3
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f000 80ac 	beq.w	80030bc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f64:	4b5e      	ldr	r3, [pc, #376]	; (80030e0 <HAL_GPIO_Init+0x2f0>)
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	4a5d      	ldr	r2, [pc, #372]	; (80030e0 <HAL_GPIO_Init+0x2f0>)
 8002f6a:	f043 0301 	orr.w	r3, r3, #1
 8002f6e:	6193      	str	r3, [r2, #24]
 8002f70:	4b5b      	ldr	r3, [pc, #364]	; (80030e0 <HAL_GPIO_Init+0x2f0>)
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f7c:	4a59      	ldr	r2, [pc, #356]	; (80030e4 <HAL_GPIO_Init+0x2f4>)
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	089b      	lsrs	r3, r3, #2
 8002f82:	3302      	adds	r3, #2
 8002f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 0303 	and.w	r3, r3, #3
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	220f      	movs	r2, #15
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002fa6:	d025      	beq.n	8002ff4 <HAL_GPIO_Init+0x204>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a4f      	ldr	r2, [pc, #316]	; (80030e8 <HAL_GPIO_Init+0x2f8>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d01f      	beq.n	8002ff0 <HAL_GPIO_Init+0x200>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a4e      	ldr	r2, [pc, #312]	; (80030ec <HAL_GPIO_Init+0x2fc>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d019      	beq.n	8002fec <HAL_GPIO_Init+0x1fc>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a4d      	ldr	r2, [pc, #308]	; (80030f0 <HAL_GPIO_Init+0x300>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d013      	beq.n	8002fe8 <HAL_GPIO_Init+0x1f8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a4c      	ldr	r2, [pc, #304]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d00d      	beq.n	8002fe4 <HAL_GPIO_Init+0x1f4>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a4b      	ldr	r2, [pc, #300]	; (80030f8 <HAL_GPIO_Init+0x308>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d007      	beq.n	8002fe0 <HAL_GPIO_Init+0x1f0>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a4a      	ldr	r2, [pc, #296]	; (80030fc <HAL_GPIO_Init+0x30c>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d101      	bne.n	8002fdc <HAL_GPIO_Init+0x1ec>
 8002fd8:	2306      	movs	r3, #6
 8002fda:	e00c      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002fdc:	2307      	movs	r3, #7
 8002fde:	e00a      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002fe0:	2305      	movs	r3, #5
 8002fe2:	e008      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	e006      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e004      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e002      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	f002 0203 	and.w	r2, r2, #3
 8002ffc:	0092      	lsls	r2, r2, #2
 8002ffe:	4093      	lsls	r3, r2
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003006:	4937      	ldr	r1, [pc, #220]	; (80030e4 <HAL_GPIO_Init+0x2f4>)
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	3302      	adds	r3, #2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003014:	4b3a      	ldr	r3, [pc, #232]	; (8003100 <HAL_GPIO_Init+0x310>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	43db      	mvns	r3, r3
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	4013      	ands	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	4313      	orrs	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003038:	4a31      	ldr	r2, [pc, #196]	; (8003100 <HAL_GPIO_Init+0x310>)
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800303e:	4b30      	ldr	r3, [pc, #192]	; (8003100 <HAL_GPIO_Init+0x310>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	43db      	mvns	r3, r3
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	4013      	ands	r3, r2
 800304c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003062:	4a27      	ldr	r2, [pc, #156]	; (8003100 <HAL_GPIO_Init+0x310>)
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003068:	4b25      	ldr	r3, [pc, #148]	; (8003100 <HAL_GPIO_Init+0x310>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	43db      	mvns	r3, r3
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4013      	ands	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d003      	beq.n	800308c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800308c:	4a1c      	ldr	r2, [pc, #112]	; (8003100 <HAL_GPIO_Init+0x310>)
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003092:	4b1b      	ldr	r3, [pc, #108]	; (8003100 <HAL_GPIO_Init+0x310>)
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	43db      	mvns	r3, r3
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4013      	ands	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80030b6:	4a12      	ldr	r2, [pc, #72]	; (8003100 <HAL_GPIO_Init+0x310>)
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	3301      	adds	r3, #1
 80030c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f47f ae97 	bne.w	8002e00 <HAL_GPIO_Init+0x10>
  }
}
 80030d2:	bf00      	nop
 80030d4:	371c      	adds	r7, #28
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010000 	.word	0x40010000
 80030e8:	48000400 	.word	0x48000400
 80030ec:	48000800 	.word	0x48000800
 80030f0:	48000c00 	.word	0x48000c00
 80030f4:	48001000 	.word	0x48001000
 80030f8:	48001400 	.word	0x48001400
 80030fc:	48001800 	.word	0x48001800
 8003100:	40010400 	.word	0x40010400

08003104 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	460b      	mov	r3, r1
 800310e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	4013      	ands	r3, r2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d002      	beq.n	8003122 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
 8003120:	e001      	b.n	8003126 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003122:	2300      	movs	r3, #0
 8003124:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003126:	7bfb      	ldrb	r3, [r7, #15]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	460b      	mov	r3, r1
 800313e:	807b      	strh	r3, [r7, #2]
 8003140:	4613      	mov	r3, r2
 8003142:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003144:	787b      	ldrb	r3, [r7, #1]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800314a:	887a      	ldrh	r2, [r7, #2]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003150:	e002      	b.n	8003158 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003152:	887a      	ldrh	r2, [r7, #2]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003176:	887a      	ldrh	r2, [r7, #2]
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4013      	ands	r3, r2
 800317c:	041a      	lsls	r2, r3, #16
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	43d9      	mvns	r1, r3
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	400b      	ands	r3, r1
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	619a      	str	r2, [r3, #24]
}
 800318c:	bf00      	nop
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031a2:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031a4:	695a      	ldr	r2, [r3, #20]
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d006      	beq.n	80031bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031ae:	4a05      	ldr	r2, [pc, #20]	; (80031c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031b0:	88fb      	ldrh	r3, [r7, #6]
 80031b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031b4:	88fb      	ldrh	r3, [r7, #6]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fd fc98 	bl	8000aec <HAL_GPIO_EXTI_Callback>
  }
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40010400 	.word	0x40010400

080031c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	1d3b      	adds	r3, r7, #4
 80031d2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031d4:	1d3b      	adds	r3, r7, #4
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d102      	bne.n	80031e2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	f000 bf01 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031e2:	1d3b      	adds	r3, r7, #4
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 8160 	beq.w	80034b2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80031f2:	4bae      	ldr	r3, [pc, #696]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d00c      	beq.n	8003218 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031fe:	4bab      	ldr	r3, [pc, #684]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	2b08      	cmp	r3, #8
 8003208:	d159      	bne.n	80032be <HAL_RCC_OscConfig+0xf6>
 800320a:	4ba8      	ldr	r3, [pc, #672]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003216:	d152      	bne.n	80032be <HAL_RCC_OscConfig+0xf6>
 8003218:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800321c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003224:	fa93 f3a3 	rbit	r3, r3
 8003228:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800322c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003230:	fab3 f383 	clz	r3, r3
 8003234:	b2db      	uxtb	r3, r3
 8003236:	095b      	lsrs	r3, r3, #5
 8003238:	b2db      	uxtb	r3, r3
 800323a:	f043 0301 	orr.w	r3, r3, #1
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b01      	cmp	r3, #1
 8003242:	d102      	bne.n	800324a <HAL_RCC_OscConfig+0x82>
 8003244:	4b99      	ldr	r3, [pc, #612]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	e015      	b.n	8003276 <HAL_RCC_OscConfig+0xae>
 800324a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800324e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003252:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003256:	fa93 f3a3 	rbit	r3, r3
 800325a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800325e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003262:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003266:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003272:	4b8e      	ldr	r3, [pc, #568]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800327a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800327e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003282:	fa92 f2a2 	rbit	r2, r2
 8003286:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800328a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800328e:	fab2 f282 	clz	r2, r2
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	f042 0220 	orr.w	r2, r2, #32
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	f002 021f 	and.w	r2, r2, #31
 800329e:	2101      	movs	r1, #1
 80032a0:	fa01 f202 	lsl.w	r2, r1, r2
 80032a4:	4013      	ands	r3, r2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	f000 8102 	beq.w	80034b0 <HAL_RCC_OscConfig+0x2e8>
 80032ac:	1d3b      	adds	r3, r7, #4
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f040 80fc 	bne.w	80034b0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	f000 be93 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032be:	1d3b      	adds	r3, r7, #4
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032c8:	d106      	bne.n	80032d8 <HAL_RCC_OscConfig+0x110>
 80032ca:	4b78      	ldr	r3, [pc, #480]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a77      	ldr	r2, [pc, #476]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80032d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	e030      	b.n	800333a <HAL_RCC_OscConfig+0x172>
 80032d8:	1d3b      	adds	r3, r7, #4
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10c      	bne.n	80032fc <HAL_RCC_OscConfig+0x134>
 80032e2:	4b72      	ldr	r3, [pc, #456]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a71      	ldr	r2, [pc, #452]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80032e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	4b6f      	ldr	r3, [pc, #444]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a6e      	ldr	r2, [pc, #440]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80032f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	e01e      	b.n	800333a <HAL_RCC_OscConfig+0x172>
 80032fc:	1d3b      	adds	r3, r7, #4
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003306:	d10c      	bne.n	8003322 <HAL_RCC_OscConfig+0x15a>
 8003308:	4b68      	ldr	r3, [pc, #416]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a67      	ldr	r2, [pc, #412]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 800330e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003312:	6013      	str	r3, [r2, #0]
 8003314:	4b65      	ldr	r3, [pc, #404]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a64      	ldr	r2, [pc, #400]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 800331a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	e00b      	b.n	800333a <HAL_RCC_OscConfig+0x172>
 8003322:	4b62      	ldr	r3, [pc, #392]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a61      	ldr	r2, [pc, #388]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	4b5f      	ldr	r3, [pc, #380]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a5e      	ldr	r2, [pc, #376]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003338:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800333a:	1d3b      	adds	r3, r7, #4
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d059      	beq.n	80033f8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003344:	f7fe fa0e 	bl	8001764 <HAL_GetTick>
 8003348:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800334c:	e00a      	b.n	8003364 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800334e:	f7fe fa09 	bl	8001764 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b64      	cmp	r3, #100	; 0x64
 800335c:	d902      	bls.n	8003364 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	f000 be40 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003364:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003368:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003370:	fa93 f3a3 	rbit	r3, r3
 8003374:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003378:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800337c:	fab3 f383 	clz	r3, r3
 8003380:	b2db      	uxtb	r3, r3
 8003382:	095b      	lsrs	r3, r3, #5
 8003384:	b2db      	uxtb	r3, r3
 8003386:	f043 0301 	orr.w	r3, r3, #1
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b01      	cmp	r3, #1
 800338e:	d102      	bne.n	8003396 <HAL_RCC_OscConfig+0x1ce>
 8003390:	4b46      	ldr	r3, [pc, #280]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	e015      	b.n	80033c2 <HAL_RCC_OscConfig+0x1fa>
 8003396:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800339a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80033aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033ae:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80033b2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80033be:	4b3b      	ldr	r3, [pc, #236]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033c6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80033ca:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80033ce:	fa92 f2a2 	rbit	r2, r2
 80033d2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80033d6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80033da:	fab2 f282 	clz	r2, r2
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	f042 0220 	orr.w	r2, r2, #32
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	f002 021f 	and.w	r2, r2, #31
 80033ea:	2101      	movs	r1, #1
 80033ec:	fa01 f202 	lsl.w	r2, r1, r2
 80033f0:	4013      	ands	r3, r2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0ab      	beq.n	800334e <HAL_RCC_OscConfig+0x186>
 80033f6:	e05c      	b.n	80034b2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f8:	f7fe f9b4 	bl	8001764 <HAL_GetTick>
 80033fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003400:	e00a      	b.n	8003418 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003402:	f7fe f9af 	bl	8001764 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b64      	cmp	r3, #100	; 0x64
 8003410:	d902      	bls.n	8003418 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	f000 bde6 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003418:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800341c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003420:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003424:	fa93 f3a3 	rbit	r3, r3
 8003428:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 800342c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003430:	fab3 f383 	clz	r3, r3
 8003434:	b2db      	uxtb	r3, r3
 8003436:	095b      	lsrs	r3, r3, #5
 8003438:	b2db      	uxtb	r3, r3
 800343a:	f043 0301 	orr.w	r3, r3, #1
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b01      	cmp	r3, #1
 8003442:	d102      	bne.n	800344a <HAL_RCC_OscConfig+0x282>
 8003444:	4b19      	ldr	r3, [pc, #100]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	e015      	b.n	8003476 <HAL_RCC_OscConfig+0x2ae>
 800344a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800344e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003456:	fa93 f3a3 	rbit	r3, r3
 800345a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800345e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003462:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003466:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800346a:	fa93 f3a3 	rbit	r3, r3
 800346e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003472:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <HAL_RCC_OscConfig+0x2e4>)
 8003474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003476:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800347a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800347e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003482:	fa92 f2a2 	rbit	r2, r2
 8003486:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800348a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800348e:	fab2 f282 	clz	r2, r2
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	f042 0220 	orr.w	r2, r2, #32
 8003498:	b2d2      	uxtb	r2, r2
 800349a:	f002 021f 	and.w	r2, r2, #31
 800349e:	2101      	movs	r1, #1
 80034a0:	fa01 f202 	lsl.w	r2, r1, r2
 80034a4:	4013      	ands	r3, r2
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1ab      	bne.n	8003402 <HAL_RCC_OscConfig+0x23a>
 80034aa:	e002      	b.n	80034b2 <HAL_RCC_OscConfig+0x2ea>
 80034ac:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b2:	1d3b      	adds	r3, r7, #4
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8170 	beq.w	80037a2 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80034c2:	4bd0      	ldr	r3, [pc, #832]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00c      	beq.n	80034e8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80034ce:	4bcd      	ldr	r3, [pc, #820]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 030c 	and.w	r3, r3, #12
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d16d      	bne.n	80035b6 <HAL_RCC_OscConfig+0x3ee>
 80034da:	4bca      	ldr	r3, [pc, #808]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80034e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034e6:	d166      	bne.n	80035b6 <HAL_RCC_OscConfig+0x3ee>
 80034e8:	2302      	movs	r3, #2
 80034ea:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ee:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80034f2:	fa93 f3a3 	rbit	r3, r3
 80034f6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80034fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034fe:	fab3 f383 	clz	r3, r3
 8003502:	b2db      	uxtb	r3, r3
 8003504:	095b      	lsrs	r3, r3, #5
 8003506:	b2db      	uxtb	r3, r3
 8003508:	f043 0301 	orr.w	r3, r3, #1
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b01      	cmp	r3, #1
 8003510:	d102      	bne.n	8003518 <HAL_RCC_OscConfig+0x350>
 8003512:	4bbc      	ldr	r3, [pc, #752]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	e013      	b.n	8003540 <HAL_RCC_OscConfig+0x378>
 8003518:	2302      	movs	r3, #2
 800351a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003522:	fa93 f3a3 	rbit	r3, r3
 8003526:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800352a:	2302      	movs	r3, #2
 800352c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003530:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003534:	fa93 f3a3 	rbit	r3, r3
 8003538:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800353c:	4bb1      	ldr	r3, [pc, #708]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	2202      	movs	r2, #2
 8003542:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003546:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800354a:	fa92 f2a2 	rbit	r2, r2
 800354e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003552:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003556:	fab2 f282 	clz	r2, r2
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	f042 0220 	orr.w	r2, r2, #32
 8003560:	b2d2      	uxtb	r2, r2
 8003562:	f002 021f 	and.w	r2, r2, #31
 8003566:	2101      	movs	r1, #1
 8003568:	fa01 f202 	lsl.w	r2, r1, r2
 800356c:	4013      	ands	r3, r2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d007      	beq.n	8003582 <HAL_RCC_OscConfig+0x3ba>
 8003572:	1d3b      	adds	r3, r7, #4
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d002      	beq.n	8003582 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	f000 bd31 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003582:	4ba0      	ldr	r3, [pc, #640]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	21f8      	movs	r1, #248	; 0xf8
 8003592:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003596:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800359a:	fa91 f1a1 	rbit	r1, r1
 800359e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80035a2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80035a6:	fab1 f181 	clz	r1, r1
 80035aa:	b2c9      	uxtb	r1, r1
 80035ac:	408b      	lsls	r3, r1
 80035ae:	4995      	ldr	r1, [pc, #596]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035b4:	e0f5      	b.n	80037a2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b6:	1d3b      	adds	r3, r7, #4
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 8085 	beq.w	80036cc <HAL_RCC_OscConfig+0x504>
 80035c2:	2301      	movs	r3, #1
 80035c4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80035cc:	fa93 f3a3 	rbit	r3, r3
 80035d0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80035d4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035d8:	fab3 f383 	clz	r3, r3
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	461a      	mov	r2, r3
 80035ea:	2301      	movs	r3, #1
 80035ec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ee:	f7fe f8b9 	bl	8001764 <HAL_GetTick>
 80035f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f6:	e00a      	b.n	800360e <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035f8:	f7fe f8b4 	bl	8001764 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	2b02      	cmp	r3, #2
 8003606:	d902      	bls.n	800360e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003608:	2303      	movs	r3, #3
 800360a:	f000 bceb 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 800360e:	2302      	movs	r3, #2
 8003610:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003614:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003618:	fa93 f3a3 	rbit	r3, r3
 800361c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003620:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003624:	fab3 f383 	clz	r3, r3
 8003628:	b2db      	uxtb	r3, r3
 800362a:	095b      	lsrs	r3, r3, #5
 800362c:	b2db      	uxtb	r3, r3
 800362e:	f043 0301 	orr.w	r3, r3, #1
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b01      	cmp	r3, #1
 8003636:	d102      	bne.n	800363e <HAL_RCC_OscConfig+0x476>
 8003638:	4b72      	ldr	r3, [pc, #456]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	e013      	b.n	8003666 <HAL_RCC_OscConfig+0x49e>
 800363e:	2302      	movs	r3, #2
 8003640:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003644:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003648:	fa93 f3a3 	rbit	r3, r3
 800364c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003650:	2302      	movs	r3, #2
 8003652:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003656:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800365a:	fa93 f3a3 	rbit	r3, r3
 800365e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003662:	4b68      	ldr	r3, [pc, #416]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	2202      	movs	r2, #2
 8003668:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800366c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003670:	fa92 f2a2 	rbit	r2, r2
 8003674:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003678:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800367c:	fab2 f282 	clz	r2, r2
 8003680:	b2d2      	uxtb	r2, r2
 8003682:	f042 0220 	orr.w	r2, r2, #32
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	f002 021f 	and.w	r2, r2, #31
 800368c:	2101      	movs	r1, #1
 800368e:	fa01 f202 	lsl.w	r2, r1, r2
 8003692:	4013      	ands	r3, r2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0af      	beq.n	80035f8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003698:	4b5a      	ldr	r3, [pc, #360]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036a0:	1d3b      	adds	r3, r7, #4
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	21f8      	movs	r1, #248	; 0xf8
 80036a8:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ac:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80036b0:	fa91 f1a1 	rbit	r1, r1
 80036b4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80036b8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80036bc:	fab1 f181 	clz	r1, r1
 80036c0:	b2c9      	uxtb	r1, r1
 80036c2:	408b      	lsls	r3, r1
 80036c4:	494f      	ldr	r1, [pc, #316]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	600b      	str	r3, [r1, #0]
 80036ca:	e06a      	b.n	80037a2 <HAL_RCC_OscConfig+0x5da>
 80036cc:	2301      	movs	r3, #1
 80036ce:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80036d6:	fa93 f3a3 	rbit	r3, r3
 80036da:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80036de:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036e2:	fab3 f383 	clz	r3, r3
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80036ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	461a      	mov	r2, r3
 80036f4:	2300      	movs	r3, #0
 80036f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f8:	f7fe f834 	bl	8001764 <HAL_GetTick>
 80036fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003700:	e00a      	b.n	8003718 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003702:	f7fe f82f 	bl	8001764 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b02      	cmp	r3, #2
 8003710:	d902      	bls.n	8003718 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	f000 bc66 	b.w	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003718:	2302      	movs	r3, #2
 800371a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003722:	fa93 f3a3 	rbit	r3, r3
 8003726:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800372a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800372e:	fab3 f383 	clz	r3, r3
 8003732:	b2db      	uxtb	r3, r3
 8003734:	095b      	lsrs	r3, r3, #5
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f043 0301 	orr.w	r3, r3, #1
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d102      	bne.n	8003748 <HAL_RCC_OscConfig+0x580>
 8003742:	4b30      	ldr	r3, [pc, #192]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	e013      	b.n	8003770 <HAL_RCC_OscConfig+0x5a8>
 8003748:	2302      	movs	r3, #2
 800374a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003752:	fa93 f3a3 	rbit	r3, r3
 8003756:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800375a:	2302      	movs	r3, #2
 800375c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003760:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003764:	fa93 f3a3 	rbit	r3, r3
 8003768:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800376c:	4b25      	ldr	r3, [pc, #148]	; (8003804 <HAL_RCC_OscConfig+0x63c>)
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	2202      	movs	r2, #2
 8003772:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003776:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800377a:	fa92 f2a2 	rbit	r2, r2
 800377e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003782:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003786:	fab2 f282 	clz	r2, r2
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	f042 0220 	orr.w	r2, r2, #32
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	f002 021f 	and.w	r2, r2, #31
 8003796:	2101      	movs	r1, #1
 8003798:	fa01 f202 	lsl.w	r2, r1, r2
 800379c:	4013      	ands	r3, r2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1af      	bne.n	8003702 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037a2:	1d3b      	adds	r3, r7, #4
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 80da 	beq.w	8003966 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037b2:	1d3b      	adds	r3, r7, #4
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d069      	beq.n	8003890 <HAL_RCC_OscConfig+0x6c8>
 80037bc:	2301      	movs	r3, #1
 80037be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80037c6:	fa93 f3a3 	rbit	r3, r3
 80037ca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80037ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037d2:	fab3 f383 	clz	r3, r3
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	461a      	mov	r2, r3
 80037da:	4b0b      	ldr	r3, [pc, #44]	; (8003808 <HAL_RCC_OscConfig+0x640>)
 80037dc:	4413      	add	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	461a      	mov	r2, r3
 80037e2:	2301      	movs	r3, #1
 80037e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e6:	f7fd ffbd 	bl	8001764 <HAL_GetTick>
 80037ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ee:	e00d      	b.n	800380c <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037f0:	f7fd ffb8 	bl	8001764 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d905      	bls.n	800380c <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e3ef      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003804:	40021000 	.word	0x40021000
 8003808:	10908120 	.word	0x10908120
 800380c:	2302      	movs	r3, #2
 800380e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003812:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003816:	fa93 f2a3 	rbit	r2, r3
 800381a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003824:	2202      	movs	r2, #2
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	fa93 f2a3 	rbit	r2, r3
 8003832:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003836:	601a      	str	r2, [r3, #0]
 8003838:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800383c:	2202      	movs	r2, #2
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	fa93 f2a3 	rbit	r2, r3
 800384a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800384e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003850:	4ba4      	ldr	r3, [pc, #656]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003854:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003858:	2102      	movs	r1, #2
 800385a:	6019      	str	r1, [r3, #0]
 800385c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	fa93 f1a3 	rbit	r1, r3
 8003866:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800386a:	6019      	str	r1, [r3, #0]
  return result;
 800386c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	fab3 f383 	clz	r3, r3
 8003876:	b2db      	uxtb	r3, r3
 8003878:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800387c:	b2db      	uxtb	r3, r3
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	2101      	movs	r1, #1
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0b0      	beq.n	80037f0 <HAL_RCC_OscConfig+0x628>
 800388e:	e06a      	b.n	8003966 <HAL_RCC_OscConfig+0x79e>
 8003890:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003894:	2201      	movs	r2, #1
 8003896:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003898:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	fa93 f2a3 	rbit	r2, r3
 80038a2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80038a6:	601a      	str	r2, [r3, #0]
  return result;
 80038a8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80038ac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	461a      	mov	r2, r3
 80038b6:	4b8c      	ldr	r3, [pc, #560]	; (8003ae8 <HAL_RCC_OscConfig+0x920>)
 80038b8:	4413      	add	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	461a      	mov	r2, r3
 80038be:	2300      	movs	r3, #0
 80038c0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c2:	f7fd ff4f 	bl	8001764 <HAL_GetTick>
 80038c6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ca:	e009      	b.n	80038e0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038cc:	f7fd ff4a 	bl	8001764 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e381      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 80038e0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80038e4:	2202      	movs	r2, #2
 80038e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	fa93 f2a3 	rbit	r2, r3
 80038f2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80038fc:	2202      	movs	r2, #2
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	fa93 f2a3 	rbit	r2, r3
 800390a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003914:	2202      	movs	r2, #2
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	fa93 f2a3 	rbit	r2, r3
 8003922:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003926:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003928:	4b6e      	ldr	r3, [pc, #440]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 800392a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800392c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003930:	2102      	movs	r1, #2
 8003932:	6019      	str	r1, [r3, #0]
 8003934:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	fa93 f1a3 	rbit	r1, r3
 800393e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003942:	6019      	str	r1, [r3, #0]
  return result;
 8003944:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	fab3 f383 	clz	r3, r3
 800394e:	b2db      	uxtb	r3, r3
 8003950:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003954:	b2db      	uxtb	r3, r3
 8003956:	f003 031f 	and.w	r3, r3, #31
 800395a:	2101      	movs	r1, #1
 800395c:	fa01 f303 	lsl.w	r3, r1, r3
 8003960:	4013      	ands	r3, r2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1b2      	bne.n	80038cc <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003966:	1d3b      	adds	r3, r7, #4
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8157 	beq.w	8003c24 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003976:	2300      	movs	r3, #0
 8003978:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800397c:	4b59      	ldr	r3, [pc, #356]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d112      	bne.n	80039ae <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003988:	4b56      	ldr	r3, [pc, #344]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 800398a:	69db      	ldr	r3, [r3, #28]
 800398c:	4a55      	ldr	r2, [pc, #340]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 800398e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003992:	61d3      	str	r3, [r2, #28]
 8003994:	4b53      	ldr	r3, [pc, #332]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003996:	69db      	ldr	r3, [r3, #28]
 8003998:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800399c:	f107 030c 	add.w	r3, r7, #12
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	f107 030c 	add.w	r3, r7, #12
 80039a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80039a8:	2301      	movs	r3, #1
 80039aa:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ae:	4b4f      	ldr	r3, [pc, #316]	; (8003aec <HAL_RCC_OscConfig+0x924>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d11a      	bne.n	80039f0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039ba:	4b4c      	ldr	r3, [pc, #304]	; (8003aec <HAL_RCC_OscConfig+0x924>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a4b      	ldr	r2, [pc, #300]	; (8003aec <HAL_RCC_OscConfig+0x924>)
 80039c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039c6:	f7fd fecd 	bl	8001764 <HAL_GetTick>
 80039ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ce:	e009      	b.n	80039e4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d0:	f7fd fec8 	bl	8001764 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	2b64      	cmp	r3, #100	; 0x64
 80039de:	d901      	bls.n	80039e4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e2ff      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039e4:	4b41      	ldr	r3, [pc, #260]	; (8003aec <HAL_RCC_OscConfig+0x924>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0ef      	beq.n	80039d0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039f0:	1d3b      	adds	r3, r7, #4
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d106      	bne.n	8003a08 <HAL_RCC_OscConfig+0x840>
 80039fa:	4b3a      	ldr	r3, [pc, #232]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	4a39      	ldr	r2, [pc, #228]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a00:	f043 0301 	orr.w	r3, r3, #1
 8003a04:	6213      	str	r3, [r2, #32]
 8003a06:	e02f      	b.n	8003a68 <HAL_RCC_OscConfig+0x8a0>
 8003a08:	1d3b      	adds	r3, r7, #4
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCC_OscConfig+0x864>
 8003a12:	4b34      	ldr	r3, [pc, #208]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4a33      	ldr	r2, [pc, #204]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a18:	f023 0301 	bic.w	r3, r3, #1
 8003a1c:	6213      	str	r3, [r2, #32]
 8003a1e:	4b31      	ldr	r3, [pc, #196]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	4a30      	ldr	r2, [pc, #192]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a24:	f023 0304 	bic.w	r3, r3, #4
 8003a28:	6213      	str	r3, [r2, #32]
 8003a2a:	e01d      	b.n	8003a68 <HAL_RCC_OscConfig+0x8a0>
 8003a2c:	1d3b      	adds	r3, r7, #4
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2b05      	cmp	r3, #5
 8003a34:	d10c      	bne.n	8003a50 <HAL_RCC_OscConfig+0x888>
 8003a36:	4b2b      	ldr	r3, [pc, #172]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	4a2a      	ldr	r2, [pc, #168]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a3c:	f043 0304 	orr.w	r3, r3, #4
 8003a40:	6213      	str	r3, [r2, #32]
 8003a42:	4b28      	ldr	r3, [pc, #160]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	4a27      	ldr	r2, [pc, #156]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a48:	f043 0301 	orr.w	r3, r3, #1
 8003a4c:	6213      	str	r3, [r2, #32]
 8003a4e:	e00b      	b.n	8003a68 <HAL_RCC_OscConfig+0x8a0>
 8003a50:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	4a23      	ldr	r2, [pc, #140]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a56:	f023 0301 	bic.w	r3, r3, #1
 8003a5a:	6213      	str	r3, [r2, #32]
 8003a5c:	4b21      	ldr	r3, [pc, #132]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	4a20      	ldr	r2, [pc, #128]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003a62:	f023 0304 	bic.w	r3, r3, #4
 8003a66:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a68:	1d3b      	adds	r3, r7, #4
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d06a      	beq.n	8003b48 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a72:	f7fd fe77 	bl	8001764 <HAL_GetTick>
 8003a76:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a7a:	e00b      	b.n	8003a94 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a7c:	f7fd fe72 	bl	8001764 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e2a7      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003a94:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003a98:	2202      	movs	r2, #2
 8003a9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	fa93 f2a3 	rbit	r2, r3
 8003aa6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	fa93 f2a3 	rbit	r2, r3
 8003abe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003ac2:	601a      	str	r2, [r3, #0]
  return result;
 8003ac4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003ac8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aca:	fab3 f383 	clz	r3, r3
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f043 0302 	orr.w	r3, r3, #2
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d108      	bne.n	8003af0 <HAL_RCC_OscConfig+0x928>
 8003ade:	4b01      	ldr	r3, [pc, #4]	; (8003ae4 <HAL_RCC_OscConfig+0x91c>)
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	e013      	b.n	8003b0c <HAL_RCC_OscConfig+0x944>
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	10908120 	.word	0x10908120
 8003aec:	40007000 	.word	0x40007000
 8003af0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003af4:	2202      	movs	r2, #2
 8003af6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	fa93 f2a3 	rbit	r2, r3
 8003b02:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	4bc0      	ldr	r3, [pc, #768]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003b10:	2102      	movs	r1, #2
 8003b12:	6011      	str	r1, [r2, #0]
 8003b14:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8003b18:	6812      	ldr	r2, [r2, #0]
 8003b1a:	fa92 f1a2 	rbit	r1, r2
 8003b1e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003b22:	6011      	str	r1, [r2, #0]
  return result;
 8003b24:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003b28:	6812      	ldr	r2, [r2, #0]
 8003b2a:	fab2 f282 	clz	r2, r2
 8003b2e:	b2d2      	uxtb	r2, r2
 8003b30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	f002 021f 	and.w	r2, r2, #31
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b40:	4013      	ands	r3, r2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d09a      	beq.n	8003a7c <HAL_RCC_OscConfig+0x8b4>
 8003b46:	e063      	b.n	8003c10 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b48:	f7fd fe0c 	bl	8001764 <HAL_GetTick>
 8003b4c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b50:	e00b      	b.n	8003b6a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b52:	f7fd fe07 	bl	8001764 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e23c      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003b6a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003b6e:	2202      	movs	r2, #2
 8003b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b72:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	fa93 f2a3 	rbit	r2, r3
 8003b7c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003b86:	2202      	movs	r2, #2
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	fa93 f2a3 	rbit	r2, r3
 8003b94:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003b98:	601a      	str	r2, [r3, #0]
  return result;
 8003b9a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003b9e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ba0:	fab3 f383 	clz	r3, r3
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	095b      	lsrs	r3, r3, #5
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	f043 0302 	orr.w	r3, r3, #2
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d102      	bne.n	8003bba <HAL_RCC_OscConfig+0x9f2>
 8003bb4:	4b95      	ldr	r3, [pc, #596]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	e00d      	b.n	8003bd6 <HAL_RCC_OscConfig+0xa0e>
 8003bba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	fa93 f2a3 	rbit	r2, r3
 8003bcc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	4b8e      	ldr	r3, [pc, #568]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8003bda:	2102      	movs	r1, #2
 8003bdc:	6011      	str	r1, [r2, #0]
 8003bde:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8003be2:	6812      	ldr	r2, [r2, #0]
 8003be4:	fa92 f1a2 	rbit	r1, r2
 8003be8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003bec:	6011      	str	r1, [r2, #0]
  return result;
 8003bee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	fab2 f282 	clz	r2, r2
 8003bf8:	b2d2      	uxtb	r2, r2
 8003bfa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bfe:	b2d2      	uxtb	r2, r2
 8003c00:	f002 021f 	and.w	r2, r2, #31
 8003c04:	2101      	movs	r1, #1
 8003c06:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1a0      	bne.n	8003b52 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c10:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d105      	bne.n	8003c24 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c18:	4b7c      	ldr	r3, [pc, #496]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	4a7b      	ldr	r2, [pc, #492]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c22:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c24:	1d3b      	adds	r3, r7, #4
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 81d9 	beq.w	8003fe2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c30:	4b76      	ldr	r3, [pc, #472]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 030c 	and.w	r3, r3, #12
 8003c38:	2b08      	cmp	r3, #8
 8003c3a:	f000 81a6 	beq.w	8003f8a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c3e:	1d3b      	adds	r3, r7, #4
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	f040 811e 	bne.w	8003e86 <HAL_RCC_OscConfig+0xcbe>
 8003c4a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003c4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c54:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	fa93 f2a3 	rbit	r2, r3
 8003c5e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003c62:	601a      	str	r2, [r3, #0]
  return result;
 8003c64:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003c68:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6a:	fab3 f383 	clz	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c80:	f7fd fd70 	bl	8001764 <HAL_GetTick>
 8003c84:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c88:	e009      	b.n	8003c9e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c8a:	f7fd fd6b 	bl	8001764 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e1a2      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003c9e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003ca2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ca6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	fa93 f2a3 	rbit	r2, r3
 8003cb2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003cb6:	601a      	str	r2, [r3, #0]
  return result;
 8003cb8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003cbc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cbe:	fab3 f383 	clz	r3, r3
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	095b      	lsrs	r3, r3, #5
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f043 0301 	orr.w	r3, r3, #1
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d102      	bne.n	8003cd8 <HAL_RCC_OscConfig+0xb10>
 8003cd2:	4b4e      	ldr	r3, [pc, #312]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	e01b      	b.n	8003d10 <HAL_RCC_OscConfig+0xb48>
 8003cd8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003cdc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ce0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	fa93 f2a3 	rbit	r2, r3
 8003cec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003cf6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	fa93 f2a3 	rbit	r2, r3
 8003d06:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	4b3f      	ldr	r3, [pc, #252]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003d14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d18:	6011      	str	r1, [r2, #0]
 8003d1a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003d1e:	6812      	ldr	r2, [r2, #0]
 8003d20:	fa92 f1a2 	rbit	r1, r2
 8003d24:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003d28:	6011      	str	r1, [r2, #0]
  return result;
 8003d2a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	fab2 f282 	clz	r2, r2
 8003d34:	b2d2      	uxtb	r2, r2
 8003d36:	f042 0220 	orr.w	r2, r2, #32
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	f002 021f 	and.w	r2, r2, #31
 8003d40:	2101      	movs	r1, #1
 8003d42:	fa01 f202 	lsl.w	r2, r1, r2
 8003d46:	4013      	ands	r3, r2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d19e      	bne.n	8003c8a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d4c:	4b2f      	ldr	r3, [pc, #188]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d50:	f023 020f 	bic.w	r2, r3, #15
 8003d54:	1d3b      	adds	r3, r7, #4
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5a:	492c      	ldr	r1, [pc, #176]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003d60:	4b2a      	ldr	r3, [pc, #168]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003d68:	1d3b      	adds	r3, r7, #4
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6a19      	ldr	r1, [r3, #32]
 8003d6e:	1d3b      	adds	r3, r7, #4
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	430b      	orrs	r3, r1
 8003d76:	4925      	ldr	r1, [pc, #148]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	604b      	str	r3, [r1, #4]
 8003d7c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003d80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d86:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	fa93 f2a3 	rbit	r2, r3
 8003d90:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003d94:	601a      	str	r2, [r3, #0]
  return result;
 8003d96:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003d9a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d9c:	fab3 f383 	clz	r3, r3
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003da6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	461a      	mov	r2, r3
 8003dae:	2301      	movs	r3, #1
 8003db0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db2:	f7fd fcd7 	bl	8001764 <HAL_GetTick>
 8003db6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dba:	e009      	b.n	8003dd0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dbc:	f7fd fcd2 	bl	8001764 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e109      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003dd0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003dd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003dd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dda:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	fa93 f2a3 	rbit	r2, r3
 8003de4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003de8:	601a      	str	r2, [r3, #0]
  return result;
 8003dea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003dee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003df0:	fab3 f383 	clz	r3, r3
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	095b      	lsrs	r3, r3, #5
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d105      	bne.n	8003e10 <HAL_RCC_OscConfig+0xc48>
 8003e04:	4b01      	ldr	r3, [pc, #4]	; (8003e0c <HAL_RCC_OscConfig+0xc44>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	e01e      	b.n	8003e48 <HAL_RCC_OscConfig+0xc80>
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003e14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	fa93 f2a3 	rbit	r2, r3
 8003e24:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003e2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	fa93 f2a3 	rbit	r2, r3
 8003e3e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	4b6a      	ldr	r3, [pc, #424]	; (8003ff0 <HAL_RCC_OscConfig+0xe28>)
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003e4c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003e50:	6011      	str	r1, [r2, #0]
 8003e52:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003e56:	6812      	ldr	r2, [r2, #0]
 8003e58:	fa92 f1a2 	rbit	r1, r2
 8003e5c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003e60:	6011      	str	r1, [r2, #0]
  return result;
 8003e62:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003e66:	6812      	ldr	r2, [r2, #0]
 8003e68:	fab2 f282 	clz	r2, r2
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	f042 0220 	orr.w	r2, r2, #32
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	f002 021f 	and.w	r2, r2, #31
 8003e78:	2101      	movs	r1, #1
 8003e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e7e:	4013      	ands	r3, r2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d09b      	beq.n	8003dbc <HAL_RCC_OscConfig+0xbf4>
 8003e84:	e0ad      	b.n	8003fe2 <HAL_RCC_OscConfig+0xe1a>
 8003e86:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003e8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e90:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	fa93 f2a3 	rbit	r2, r3
 8003e9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e9e:	601a      	str	r2, [r3, #0]
  return result;
 8003ea0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ea4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea6:	fab3 f383 	clz	r3, r3
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003eb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	2300      	movs	r3, #0
 8003eba:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebc:	f7fd fc52 	bl	8001764 <HAL_GetTick>
 8003ec0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ec4:	e009      	b.n	8003eda <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ec6:	f7fd fc4d 	bl	8001764 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e084      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
 8003eda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ede:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ee2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	fa93 f2a3 	rbit	r2, r3
 8003eee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ef2:	601a      	str	r2, [r3, #0]
  return result;
 8003ef4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ef8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003efa:	fab3 f383 	clz	r3, r3
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	095b      	lsrs	r3, r3, #5
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	f043 0301 	orr.w	r3, r3, #1
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d102      	bne.n	8003f14 <HAL_RCC_OscConfig+0xd4c>
 8003f0e:	4b38      	ldr	r3, [pc, #224]	; (8003ff0 <HAL_RCC_OscConfig+0xe28>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	e01b      	b.n	8003f4c <HAL_RCC_OscConfig+0xd84>
 8003f14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	fa93 f2a3 	rbit	r2, r3
 8003f28:	f107 0320 	add.w	r3, r7, #32
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	f107 031c 	add.w	r3, r7, #28
 8003f32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	f107 031c 	add.w	r3, r7, #28
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	fa93 f2a3 	rbit	r2, r3
 8003f42:	f107 0318 	add.w	r3, r7, #24
 8003f46:	601a      	str	r2, [r3, #0]
 8003f48:	4b29      	ldr	r3, [pc, #164]	; (8003ff0 <HAL_RCC_OscConfig+0xe28>)
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	f107 0214 	add.w	r2, r7, #20
 8003f50:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f54:	6011      	str	r1, [r2, #0]
 8003f56:	f107 0214 	add.w	r2, r7, #20
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	fa92 f1a2 	rbit	r1, r2
 8003f60:	f107 0210 	add.w	r2, r7, #16
 8003f64:	6011      	str	r1, [r2, #0]
  return result;
 8003f66:	f107 0210 	add.w	r2, r7, #16
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	fab2 f282 	clz	r2, r2
 8003f70:	b2d2      	uxtb	r2, r2
 8003f72:	f042 0220 	orr.w	r2, r2, #32
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	f002 021f 	and.w	r2, r2, #31
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f82:	4013      	ands	r3, r2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d19e      	bne.n	8003ec6 <HAL_RCC_OscConfig+0xcfe>
 8003f88:	e02b      	b.n	8003fe2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f8a:	1d3b      	adds	r3, r7, #4
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d101      	bne.n	8003f98 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e025      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f98:	4b15      	ldr	r3, [pc, #84]	; (8003ff0 <HAL_RCC_OscConfig+0xe28>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003fa0:	4b13      	ldr	r3, [pc, #76]	; (8003ff0 <HAL_RCC_OscConfig+0xe28>)
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003fa8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003fac:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003fb0:	1d3b      	adds	r3, r7, #4
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	69db      	ldr	r3, [r3, #28]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d111      	bne.n	8003fde <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003fba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003fbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fc2:	1d3b      	adds	r3, r7, #4
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d108      	bne.n	8003fde <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003fcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003fd0:	f003 020f 	and.w	r2, r3, #15
 8003fd4:	1d3b      	adds	r3, r7, #4
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d001      	beq.n	8003fe2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40021000 	.word	0x40021000

08003ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b09e      	sub	sp, #120	; 0x78
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e162      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800400c:	4b90      	ldr	r3, [pc, #576]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0307 	and.w	r3, r3, #7
 8004014:	683a      	ldr	r2, [r7, #0]
 8004016:	429a      	cmp	r2, r3
 8004018:	d910      	bls.n	800403c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800401a:	4b8d      	ldr	r3, [pc, #564]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f023 0207 	bic.w	r2, r3, #7
 8004022:	498b      	ldr	r1, [pc, #556]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	4313      	orrs	r3, r2
 8004028:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800402a:	4b89      	ldr	r3, [pc, #548]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0307 	and.w	r3, r3, #7
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	429a      	cmp	r2, r3
 8004036:	d001      	beq.n	800403c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e14a      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d008      	beq.n	800405a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004048:	4b82      	ldr	r3, [pc, #520]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	497f      	ldr	r1, [pc, #508]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 8004056:	4313      	orrs	r3, r2
 8004058:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	2b00      	cmp	r3, #0
 8004064:	f000 80dc 	beq.w	8004220 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d13c      	bne.n	80040ea <HAL_RCC_ClockConfig+0xf6>
 8004070:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004074:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004076:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004078:	fa93 f3a3 	rbit	r3, r3
 800407c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800407e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004080:	fab3 f383 	clz	r3, r3
 8004084:	b2db      	uxtb	r3, r3
 8004086:	095b      	lsrs	r3, r3, #5
 8004088:	b2db      	uxtb	r3, r3
 800408a:	f043 0301 	orr.w	r3, r3, #1
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b01      	cmp	r3, #1
 8004092:	d102      	bne.n	800409a <HAL_RCC_ClockConfig+0xa6>
 8004094:	4b6f      	ldr	r3, [pc, #444]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	e00f      	b.n	80040ba <HAL_RCC_ClockConfig+0xc6>
 800409a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800409e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80040a2:	fa93 f3a3 	rbit	r3, r3
 80040a6:	667b      	str	r3, [r7, #100]	; 0x64
 80040a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80040ac:	663b      	str	r3, [r7, #96]	; 0x60
 80040ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040b0:	fa93 f3a3 	rbit	r3, r3
 80040b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040b6:	4b67      	ldr	r3, [pc, #412]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80040be:	65ba      	str	r2, [r7, #88]	; 0x58
 80040c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040c2:	fa92 f2a2 	rbit	r2, r2
 80040c6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80040c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80040ca:	fab2 f282 	clz	r2, r2
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	f042 0220 	orr.w	r2, r2, #32
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	f002 021f 	and.w	r2, r2, #31
 80040da:	2101      	movs	r1, #1
 80040dc:	fa01 f202 	lsl.w	r2, r1, r2
 80040e0:	4013      	ands	r3, r2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d17b      	bne.n	80041de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0f3      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d13c      	bne.n	800416c <HAL_RCC_ClockConfig+0x178>
 80040f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040f6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040fa:	fa93 f3a3 	rbit	r3, r3
 80040fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004102:	fab3 f383 	clz	r3, r3
 8004106:	b2db      	uxtb	r3, r3
 8004108:	095b      	lsrs	r3, r3, #5
 800410a:	b2db      	uxtb	r3, r3
 800410c:	f043 0301 	orr.w	r3, r3, #1
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	d102      	bne.n	800411c <HAL_RCC_ClockConfig+0x128>
 8004116:	4b4f      	ldr	r3, [pc, #316]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	e00f      	b.n	800413c <HAL_RCC_ClockConfig+0x148>
 800411c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004120:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004122:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004124:	fa93 f3a3 	rbit	r3, r3
 8004128:	647b      	str	r3, [r7, #68]	; 0x44
 800412a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800412e:	643b      	str	r3, [r7, #64]	; 0x40
 8004130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004132:	fa93 f3a3 	rbit	r3, r3
 8004136:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004138:	4b46      	ldr	r3, [pc, #280]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 800413a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004140:	63ba      	str	r2, [r7, #56]	; 0x38
 8004142:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004144:	fa92 f2a2 	rbit	r2, r2
 8004148:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800414a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800414c:	fab2 f282 	clz	r2, r2
 8004150:	b2d2      	uxtb	r2, r2
 8004152:	f042 0220 	orr.w	r2, r2, #32
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	f002 021f 	and.w	r2, r2, #31
 800415c:	2101      	movs	r1, #1
 800415e:	fa01 f202 	lsl.w	r2, r1, r2
 8004162:	4013      	ands	r3, r2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d13a      	bne.n	80041de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e0b2      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
 800416c:	2302      	movs	r3, #2
 800416e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004172:	fa93 f3a3 	rbit	r3, r3
 8004176:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800417a:	fab3 f383 	clz	r3, r3
 800417e:	b2db      	uxtb	r3, r3
 8004180:	095b      	lsrs	r3, r3, #5
 8004182:	b2db      	uxtb	r3, r3
 8004184:	f043 0301 	orr.w	r3, r3, #1
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b01      	cmp	r3, #1
 800418c:	d102      	bne.n	8004194 <HAL_RCC_ClockConfig+0x1a0>
 800418e:	4b31      	ldr	r3, [pc, #196]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	e00d      	b.n	80041b0 <HAL_RCC_ClockConfig+0x1bc>
 8004194:	2302      	movs	r3, #2
 8004196:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419a:	fa93 f3a3 	rbit	r3, r3
 800419e:	627b      	str	r3, [r7, #36]	; 0x24
 80041a0:	2302      	movs	r3, #2
 80041a2:	623b      	str	r3, [r7, #32]
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	fa93 f3a3 	rbit	r3, r3
 80041aa:	61fb      	str	r3, [r7, #28]
 80041ac:	4b29      	ldr	r3, [pc, #164]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 80041ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b0:	2202      	movs	r2, #2
 80041b2:	61ba      	str	r2, [r7, #24]
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	fa92 f2a2 	rbit	r2, r2
 80041ba:	617a      	str	r2, [r7, #20]
  return result;
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	fab2 f282 	clz	r2, r2
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	f042 0220 	orr.w	r2, r2, #32
 80041c8:	b2d2      	uxtb	r2, r2
 80041ca:	f002 021f 	and.w	r2, r2, #31
 80041ce:	2101      	movs	r1, #1
 80041d0:	fa01 f202 	lsl.w	r2, r1, r2
 80041d4:	4013      	ands	r3, r2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e079      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041de:	4b1d      	ldr	r3, [pc, #116]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f023 0203 	bic.w	r2, r3, #3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	491a      	ldr	r1, [pc, #104]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041f0:	f7fd fab8 	bl	8001764 <HAL_GetTick>
 80041f4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041f6:	e00a      	b.n	800420e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041f8:	f7fd fab4 	bl	8001764 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	f241 3288 	movw	r2, #5000	; 0x1388
 8004206:	4293      	cmp	r3, r2
 8004208:	d901      	bls.n	800420e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e061      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800420e:	4b11      	ldr	r3, [pc, #68]	; (8004254 <HAL_RCC_ClockConfig+0x260>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f003 020c 	and.w	r2, r3, #12
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	429a      	cmp	r2, r3
 800421e:	d1eb      	bne.n	80041f8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004220:	4b0b      	ldr	r3, [pc, #44]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	429a      	cmp	r2, r3
 800422c:	d214      	bcs.n	8004258 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800422e:	4b08      	ldr	r3, [pc, #32]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f023 0207 	bic.w	r2, r3, #7
 8004236:	4906      	ldr	r1, [pc, #24]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	4313      	orrs	r3, r2
 800423c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800423e:	4b04      	ldr	r3, [pc, #16]	; (8004250 <HAL_RCC_ClockConfig+0x25c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	429a      	cmp	r2, r3
 800424a:	d005      	beq.n	8004258 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e040      	b.n	80042d2 <HAL_RCC_ClockConfig+0x2de>
 8004250:	40022000 	.word	0x40022000
 8004254:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b00      	cmp	r3, #0
 8004262:	d008      	beq.n	8004276 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004264:	4b1d      	ldr	r3, [pc, #116]	; (80042dc <HAL_RCC_ClockConfig+0x2e8>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	491a      	ldr	r1, [pc, #104]	; (80042dc <HAL_RCC_ClockConfig+0x2e8>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	2b00      	cmp	r3, #0
 8004280:	d009      	beq.n	8004296 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004282:	4b16      	ldr	r3, [pc, #88]	; (80042dc <HAL_RCC_ClockConfig+0x2e8>)
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4912      	ldr	r1, [pc, #72]	; (80042dc <HAL_RCC_ClockConfig+0x2e8>)
 8004292:	4313      	orrs	r3, r2
 8004294:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004296:	f000 f829 	bl	80042ec <HAL_RCC_GetSysClockFreq>
 800429a:	4601      	mov	r1, r0
 800429c:	4b0f      	ldr	r3, [pc, #60]	; (80042dc <HAL_RCC_ClockConfig+0x2e8>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042a4:	22f0      	movs	r2, #240	; 0xf0
 80042a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	fa92 f2a2 	rbit	r2, r2
 80042ae:	60fa      	str	r2, [r7, #12]
  return result;
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	fab2 f282 	clz	r2, r2
 80042b6:	b2d2      	uxtb	r2, r2
 80042b8:	40d3      	lsrs	r3, r2
 80042ba:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <HAL_RCC_ClockConfig+0x2ec>)
 80042bc:	5cd3      	ldrb	r3, [r2, r3]
 80042be:	fa21 f303 	lsr.w	r3, r1, r3
 80042c2:	4a08      	ldr	r2, [pc, #32]	; (80042e4 <HAL_RCC_ClockConfig+0x2f0>)
 80042c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80042c6:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <HAL_RCC_ClockConfig+0x2f4>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fd fa06 	bl	80016dc <HAL_InitTick>
  
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3778      	adds	r7, #120	; 0x78
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40021000 	.word	0x40021000
 80042e0:	08006bac 	.word	0x08006bac
 80042e4:	20000010 	.word	0x20000010
 80042e8:	20000014 	.word	0x20000014

080042ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b08b      	sub	sp, #44	; 0x2c
 80042f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042f2:	2300      	movs	r3, #0
 80042f4:	61fb      	str	r3, [r7, #28]
 80042f6:	2300      	movs	r3, #0
 80042f8:	61bb      	str	r3, [r7, #24]
 80042fa:	2300      	movs	r3, #0
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
 80042fe:	2300      	movs	r3, #0
 8004300:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004302:	2300      	movs	r3, #0
 8004304:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004306:	4b2a      	ldr	r3, [pc, #168]	; (80043b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	2b04      	cmp	r3, #4
 8004314:	d002      	beq.n	800431c <HAL_RCC_GetSysClockFreq+0x30>
 8004316:	2b08      	cmp	r3, #8
 8004318:	d003      	beq.n	8004322 <HAL_RCC_GetSysClockFreq+0x36>
 800431a:	e03f      	b.n	800439c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800431c:	4b25      	ldr	r3, [pc, #148]	; (80043b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800431e:	623b      	str	r3, [r7, #32]
      break;
 8004320:	e03f      	b.n	80043a2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004328:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800432c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	fa92 f2a2 	rbit	r2, r2
 8004334:	607a      	str	r2, [r7, #4]
  return result;
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	fab2 f282 	clz	r2, r2
 800433c:	b2d2      	uxtb	r2, r2
 800433e:	40d3      	lsrs	r3, r2
 8004340:	4a1d      	ldr	r2, [pc, #116]	; (80043b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004342:	5cd3      	ldrb	r3, [r2, r3]
 8004344:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004346:	4b1a      	ldr	r3, [pc, #104]	; (80043b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	220f      	movs	r2, #15
 8004350:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	fa92 f2a2 	rbit	r2, r2
 8004358:	60fa      	str	r2, [r7, #12]
  return result;
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	fab2 f282 	clz	r2, r2
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	40d3      	lsrs	r3, r2
 8004364:	4a15      	ldr	r2, [pc, #84]	; (80043bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004366:	5cd3      	ldrb	r3, [r2, r3]
 8004368:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d008      	beq.n	8004386 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004374:	4a0f      	ldr	r2, [pc, #60]	; (80043b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	fbb2 f2f3 	udiv	r2, r2, r3
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	fb02 f303 	mul.w	r3, r2, r3
 8004382:	627b      	str	r3, [r7, #36]	; 0x24
 8004384:	e007      	b.n	8004396 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004386:	4a0b      	ldr	r2, [pc, #44]	; (80043b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	fbb2 f2f3 	udiv	r2, r2, r3
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	fb02 f303 	mul.w	r3, r2, r3
 8004394:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004398:	623b      	str	r3, [r7, #32]
      break;
 800439a:	e002      	b.n	80043a2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800439c:	4b05      	ldr	r3, [pc, #20]	; (80043b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 800439e:	623b      	str	r3, [r7, #32]
      break;
 80043a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043a2:	6a3b      	ldr	r3, [r7, #32]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	372c      	adds	r7, #44	; 0x2c
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	40021000 	.word	0x40021000
 80043b4:	007a1200 	.word	0x007a1200
 80043b8:	08006bc4 	.word	0x08006bc4
 80043bc:	08006bd4 	.word	0x08006bd4

080043c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043c0:	b480      	push	{r7}
 80043c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043c4:	4b03      	ldr	r3, [pc, #12]	; (80043d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80043c6:	681b      	ldr	r3, [r3, #0]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	20000010 	.word	0x20000010

080043d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80043de:	f7ff ffef 	bl	80043c0 <HAL_RCC_GetHCLKFreq>
 80043e2:	4601      	mov	r1, r0
 80043e4:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043ec:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80043f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	fa92 f2a2 	rbit	r2, r2
 80043f8:	603a      	str	r2, [r7, #0]
  return result;
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	fab2 f282 	clz	r2, r2
 8004400:	b2d2      	uxtb	r2, r2
 8004402:	40d3      	lsrs	r3, r2
 8004404:	4a04      	ldr	r2, [pc, #16]	; (8004418 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004406:	5cd3      	ldrb	r3, [r2, r3]
 8004408:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	40021000 	.word	0x40021000
 8004418:	08006bbc 	.word	0x08006bbc

0800441c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004422:	f7ff ffcd 	bl	80043c0 <HAL_RCC_GetHCLKFreq>
 8004426:	4601      	mov	r1, r0
 8004428:	4b0b      	ldr	r3, [pc, #44]	; (8004458 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004430:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004434:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	fa92 f2a2 	rbit	r2, r2
 800443c:	603a      	str	r2, [r7, #0]
  return result;
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	fab2 f282 	clz	r2, r2
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	40d3      	lsrs	r3, r2
 8004448:	4a04      	ldr	r2, [pc, #16]	; (800445c <HAL_RCC_GetPCLK2Freq+0x40>)
 800444a:	5cd3      	ldrb	r3, [r2, r3]
 800444c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004450:	4618      	mov	r0, r3
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40021000 	.word	0x40021000
 800445c:	08006bbc 	.word	0x08006bbc

08004460 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b092      	sub	sp, #72	; 0x48
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004468:	2300      	movs	r3, #0
 800446a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004470:	2300      	movs	r3, #0
 8004472:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800447e:	2b00      	cmp	r3, #0
 8004480:	f000 80d4 	beq.w	800462c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004484:	4b4e      	ldr	r3, [pc, #312]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d10e      	bne.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004490:	4b4b      	ldr	r3, [pc, #300]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	4a4a      	ldr	r2, [pc, #296]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004496:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800449a:	61d3      	str	r3, [r2, #28]
 800449c:	4b48      	ldr	r3, [pc, #288]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800449e:	69db      	ldr	r3, [r3, #28]
 80044a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a4:	60bb      	str	r3, [r7, #8]
 80044a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044a8:	2301      	movs	r3, #1
 80044aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ae:	4b45      	ldr	r3, [pc, #276]	; (80045c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d118      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ba:	4b42      	ldr	r3, [pc, #264]	; (80045c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a41      	ldr	r2, [pc, #260]	; (80045c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044c6:	f7fd f94d 	bl	8001764 <HAL_GetTick>
 80044ca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044cc:	e008      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ce:	f7fd f949 	bl	8001764 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b64      	cmp	r3, #100	; 0x64
 80044da:	d901      	bls.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e1d6      	b.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044e0:	4b38      	ldr	r3, [pc, #224]	; (80045c4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f0      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044ec:	4b34      	ldr	r3, [pc, #208]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f000 8084 	beq.w	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004506:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004508:	429a      	cmp	r2, r3
 800450a:	d07c      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800450c:	4b2c      	ldr	r3, [pc, #176]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004514:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004516:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800451a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800451c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800451e:	fa93 f3a3 	rbit	r3, r3
 8004522:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004526:	fab3 f383 	clz	r3, r3
 800452a:	b2db      	uxtb	r3, r3
 800452c:	461a      	mov	r2, r3
 800452e:	4b26      	ldr	r3, [pc, #152]	; (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	461a      	mov	r2, r3
 8004536:	2301      	movs	r3, #1
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800453e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004542:	fa93 f3a3 	rbit	r3, r3
 8004546:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800454a:	fab3 f383 	clz	r3, r3
 800454e:	b2db      	uxtb	r3, r3
 8004550:	461a      	mov	r2, r3
 8004552:	4b1d      	ldr	r3, [pc, #116]	; (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004554:	4413      	add	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	461a      	mov	r2, r3
 800455a:	2300      	movs	r3, #0
 800455c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800455e:	4a18      	ldr	r2, [pc, #96]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004560:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004562:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d04b      	beq.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800456e:	f7fd f8f9 	bl	8001764 <HAL_GetTick>
 8004572:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004574:	e00a      	b.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004576:	f7fd f8f5 	bl	8001764 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	f241 3288 	movw	r2, #5000	; 0x1388
 8004584:	4293      	cmp	r3, r2
 8004586:	d901      	bls.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e180      	b.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800458c:	2302      	movs	r3, #2
 800458e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004592:	fa93 f3a3 	rbit	r3, r3
 8004596:	627b      	str	r3, [r7, #36]	; 0x24
 8004598:	2302      	movs	r3, #2
 800459a:	623b      	str	r3, [r7, #32]
 800459c:	6a3b      	ldr	r3, [r7, #32]
 800459e:	fa93 f3a3 	rbit	r3, r3
 80045a2:	61fb      	str	r3, [r7, #28]
  return result;
 80045a4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a6:	fab3 f383 	clz	r3, r3
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	095b      	lsrs	r3, r3, #5
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	f043 0302 	orr.w	r3, r3, #2
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d108      	bne.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80045ba:	4b01      	ldr	r3, [pc, #4]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045bc:	6a1b      	ldr	r3, [r3, #32]
 80045be:	e00d      	b.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80045c0:	40021000 	.word	0x40021000
 80045c4:	40007000 	.word	0x40007000
 80045c8:	10908100 	.word	0x10908100
 80045cc:	2302      	movs	r3, #2
 80045ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	fa93 f3a3 	rbit	r3, r3
 80045d6:	617b      	str	r3, [r7, #20]
 80045d8:	4ba0      	ldr	r3, [pc, #640]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80045da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045dc:	2202      	movs	r2, #2
 80045de:	613a      	str	r2, [r7, #16]
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	fa92 f2a2 	rbit	r2, r2
 80045e6:	60fa      	str	r2, [r7, #12]
  return result;
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	fab2 f282 	clz	r2, r2
 80045ee:	b2d2      	uxtb	r2, r2
 80045f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	f002 021f 	and.w	r2, r2, #31
 80045fa:	2101      	movs	r1, #1
 80045fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004600:	4013      	ands	r3, r2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0b7      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004606:	4b95      	ldr	r3, [pc, #596]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4992      	ldr	r1, [pc, #584]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004614:	4313      	orrs	r3, r2
 8004616:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004618:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800461c:	2b01      	cmp	r3, #1
 800461e:	d105      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004620:	4b8e      	ldr	r3, [pc, #568]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	4a8d      	ldr	r2, [pc, #564]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004626:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800462a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004638:	4b88      	ldr	r3, [pc, #544]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	f023 0203 	bic.w	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4985      	ldr	r1, [pc, #532]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004646:	4313      	orrs	r3, r2
 8004648:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d008      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004656:	4b81      	ldr	r3, [pc, #516]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	497e      	ldr	r1, [pc, #504]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004664:	4313      	orrs	r3, r2
 8004666:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0304 	and.w	r3, r3, #4
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004674:	4b79      	ldr	r3, [pc, #484]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004678:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	4976      	ldr	r1, [pc, #472]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004682:	4313      	orrs	r3, r2
 8004684:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0320 	and.w	r3, r3, #32
 800468e:	2b00      	cmp	r3, #0
 8004690:	d008      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004692:	4b72      	ldr	r3, [pc, #456]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	f023 0210 	bic.w	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	496f      	ldr	r1, [pc, #444]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d008      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80046b0:	4b6a      	ldr	r3, [pc, #424]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046bc:	4967      	ldr	r1, [pc, #412]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d008      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80046ce:	4b63      	ldr	r3, [pc, #396]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	f023 0220 	bic.w	r2, r3, #32
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	4960      	ldr	r1, [pc, #384]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d008      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046ec:	4b5b      	ldr	r3, [pc, #364]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	4958      	ldr	r1, [pc, #352]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d008      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800470a:	4b54      	ldr	r3, [pc, #336]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800470c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4951      	ldr	r1, [pc, #324]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004718:	4313      	orrs	r3, r2
 800471a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0310 	and.w	r3, r3, #16
 8004724:	2b00      	cmp	r3, #0
 8004726:	d008      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004728:	4b4c      	ldr	r3, [pc, #304]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800472a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	4949      	ldr	r1, [pc, #292]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004736:	4313      	orrs	r3, r2
 8004738:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004742:	2b00      	cmp	r3, #0
 8004744:	d008      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004746:	4b45      	ldr	r3, [pc, #276]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004752:	4942      	ldr	r1, [pc, #264]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004754:	4313      	orrs	r3, r2
 8004756:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004764:	4b3d      	ldr	r3, [pc, #244]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004770:	493a      	ldr	r1, [pc, #232]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004772:	4313      	orrs	r3, r2
 8004774:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004782:	4b36      	ldr	r3, [pc, #216]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004786:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478e:	4933      	ldr	r1, [pc, #204]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004790:	4313      	orrs	r3, r2
 8004792:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d008      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80047a0:	4b2e      	ldr	r3, [pc, #184]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ac:	492b      	ldr	r1, [pc, #172]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d008      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80047be:	4b27      	ldr	r3, [pc, #156]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	4924      	ldr	r1, [pc, #144]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047cc:	4313      	orrs	r3, r2
 80047ce:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80047dc:	4b1f      	ldr	r3, [pc, #124]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e8:	491c      	ldr	r1, [pc, #112]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d008      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80047fa:	4b18      	ldr	r3, [pc, #96]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004806:	4915      	ldr	r1, [pc, #84]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004808:	4313      	orrs	r3, r2
 800480a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004818:	4b10      	ldr	r3, [pc, #64]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800481a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004824:	490d      	ldr	r1, [pc, #52]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004826:	4313      	orrs	r3, r2
 8004828:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d008      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004836:	4b09      	ldr	r3, [pc, #36]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004842:	4906      	ldr	r1, [pc, #24]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004844:	4313      	orrs	r3, r2
 8004846:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00c      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004854:	4b01      	ldr	r3, [pc, #4]	; (800485c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004858:	e002      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000
 8004860:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004868:	490b      	ldr	r1, [pc, #44]	; (8004898 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800486a:	4313      	orrs	r3, r2
 800486c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d008      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800487a:	4b07      	ldr	r3, [pc, #28]	; (8004898 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800487c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004886:	4904      	ldr	r1, [pc, #16]	; (8004898 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004888:	4313      	orrs	r3, r2
 800488a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3748      	adds	r7, #72	; 0x48
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	40021000 	.word	0x40021000

0800489c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e049      	b.n	8004942 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fc fdbc 	bl	8001440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 f9ee 	bl	8004cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3708      	adds	r7, #8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
	...

0800494c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d001      	beq.n	8004964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e04f      	b.n	8004a04 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f042 0201 	orr.w	r2, r2, #1
 800497a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a23      	ldr	r2, [pc, #140]	; (8004a10 <HAL_TIM_Base_Start_IT+0xc4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d01d      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x76>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800498e:	d018      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x76>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a1f      	ldr	r2, [pc, #124]	; (8004a14 <HAL_TIM_Base_Start_IT+0xc8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d013      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x76>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a1e      	ldr	r2, [pc, #120]	; (8004a18 <HAL_TIM_Base_Start_IT+0xcc>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d00e      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x76>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1c      	ldr	r2, [pc, #112]	; (8004a1c <HAL_TIM_Base_Start_IT+0xd0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d009      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x76>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a1b      	ldr	r2, [pc, #108]	; (8004a20 <HAL_TIM_Base_Start_IT+0xd4>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d004      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x76>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a19      	ldr	r2, [pc, #100]	; (8004a24 <HAL_TIM_Base_Start_IT+0xd8>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d115      	bne.n	80049ee <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <HAL_TIM_Base_Start_IT+0xdc>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2b06      	cmp	r3, #6
 80049d2:	d015      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0xb4>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049da:	d011      	beq.n	8004a00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0201 	orr.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ec:	e008      	b.n	8004a00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f042 0201 	orr.w	r2, r2, #1
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	e000      	b.n	8004a02 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a00:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3714      	adds	r7, #20
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	40012c00 	.word	0x40012c00
 8004a14:	40000400 	.word	0x40000400
 8004a18:	40000800 	.word	0x40000800
 8004a1c:	40013400 	.word	0x40013400
 8004a20:	40014000 	.word	0x40014000
 8004a24:	40015000 	.word	0x40015000
 8004a28:	00010007 	.word	0x00010007

08004a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d122      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0302 	and.w	r3, r3, #2
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d11b      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0202 	mvn.w	r2, #2
 8004a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f905 	bl	8004c7e <HAL_TIM_IC_CaptureCallback>
 8004a74:	e005      	b.n	8004a82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f8f7 	bl	8004c6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 f908 	bl	8004c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d122      	bne.n	8004adc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d11b      	bne.n	8004adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0204 	mvn.w	r2, #4
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f000 f8db 	bl	8004c7e <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f8cd 	bl	8004c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 f8de 	bl	8004c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d122      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b08      	cmp	r3, #8
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0208 	mvn.w	r2, #8
 8004b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2204      	movs	r2, #4
 8004b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f8b1 	bl	8004c7e <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f8a3 	bl	8004c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f8b4 	bl	8004c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0310 	and.w	r3, r3, #16
 8004b3a:	2b10      	cmp	r3, #16
 8004b3c:	d122      	bne.n	8004b84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0310 	and.w	r3, r3, #16
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d11b      	bne.n	8004b84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0210 	mvn.w	r2, #16
 8004b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2208      	movs	r2, #8
 8004b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f887 	bl	8004c7e <HAL_TIM_IC_CaptureCallback>
 8004b70:	e005      	b.n	8004b7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f879 	bl	8004c6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f88a 	bl	8004c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d10e      	bne.n	8004bb0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d107      	bne.n	8004bb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0201 	mvn.w	r2, #1
 8004ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fc fbca 	bl	8001344 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bba:	2b80      	cmp	r3, #128	; 0x80
 8004bbc:	d10e      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc8:	2b80      	cmp	r3, #128	; 0x80
 8004bca:	d107      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f918 	bl	8004e0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bea:	d10e      	bne.n	8004c0a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf6:	2b80      	cmp	r3, #128	; 0x80
 8004bf8:	d107      	bne.n	8004c0a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f90b 	bl	8004e20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c14:	2b40      	cmp	r3, #64	; 0x40
 8004c16:	d10e      	bne.n	8004c36 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c22:	2b40      	cmp	r3, #64	; 0x40
 8004c24:	d107      	bne.n	8004c36 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f838 	bl	8004ca6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	f003 0320 	and.w	r3, r3, #32
 8004c40:	2b20      	cmp	r3, #32
 8004c42:	d10e      	bne.n	8004c62 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f003 0320 	and.w	r3, r3, #32
 8004c4e:	2b20      	cmp	r3, #32
 8004c50:	d107      	bne.n	8004c62 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f06f 0220 	mvn.w	r2, #32
 8004c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f8cb 	bl	8004df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c62:	bf00      	nop
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c92:	b480      	push	{r7}
 8004c94:	b083      	sub	sp, #12
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c9a:	bf00      	nop
 8004c9c:	370c      	adds	r7, #12
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr

08004ca6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
	...

08004cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a42      	ldr	r2, [pc, #264]	; (8004dd8 <TIM_Base_SetConfig+0x11c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d013      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cda:	d00f      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a3f      	ldr	r2, [pc, #252]	; (8004ddc <TIM_Base_SetConfig+0x120>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d00b      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a3e      	ldr	r2, [pc, #248]	; (8004de0 <TIM_Base_SetConfig+0x124>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d007      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a3d      	ldr	r2, [pc, #244]	; (8004de4 <TIM_Base_SetConfig+0x128>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a3c      	ldr	r2, [pc, #240]	; (8004de8 <TIM_Base_SetConfig+0x12c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d108      	bne.n	8004d0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a31      	ldr	r2, [pc, #196]	; (8004dd8 <TIM_Base_SetConfig+0x11c>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d01f      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1c:	d01b      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a2e      	ldr	r2, [pc, #184]	; (8004ddc <TIM_Base_SetConfig+0x120>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d017      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a2d      	ldr	r2, [pc, #180]	; (8004de0 <TIM_Base_SetConfig+0x124>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d013      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a2c      	ldr	r2, [pc, #176]	; (8004de4 <TIM_Base_SetConfig+0x128>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00f      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a2c      	ldr	r2, [pc, #176]	; (8004dec <TIM_Base_SetConfig+0x130>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d00b      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a2b      	ldr	r2, [pc, #172]	; (8004df0 <TIM_Base_SetConfig+0x134>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d007      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a2a      	ldr	r2, [pc, #168]	; (8004df4 <TIM_Base_SetConfig+0x138>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d003      	beq.n	8004d56 <TIM_Base_SetConfig+0x9a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a25      	ldr	r2, [pc, #148]	; (8004de8 <TIM_Base_SetConfig+0x12c>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d108      	bne.n	8004d68 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	689a      	ldr	r2, [r3, #8]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a12      	ldr	r2, [pc, #72]	; (8004dd8 <TIM_Base_SetConfig+0x11c>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d013      	beq.n	8004dbc <TIM_Base_SetConfig+0x100>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a13      	ldr	r2, [pc, #76]	; (8004de4 <TIM_Base_SetConfig+0x128>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d00f      	beq.n	8004dbc <TIM_Base_SetConfig+0x100>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a13      	ldr	r2, [pc, #76]	; (8004dec <TIM_Base_SetConfig+0x130>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00b      	beq.n	8004dbc <TIM_Base_SetConfig+0x100>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <TIM_Base_SetConfig+0x134>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d007      	beq.n	8004dbc <TIM_Base_SetConfig+0x100>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a11      	ldr	r2, [pc, #68]	; (8004df4 <TIM_Base_SetConfig+0x138>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d003      	beq.n	8004dbc <TIM_Base_SetConfig+0x100>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a0c      	ldr	r2, [pc, #48]	; (8004de8 <TIM_Base_SetConfig+0x12c>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d103      	bne.n	8004dc4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	691a      	ldr	r2, [r3, #16]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	615a      	str	r2, [r3, #20]
}
 8004dca:	bf00      	nop
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40012c00 	.word	0x40012c00
 8004ddc:	40000400 	.word	0x40000400
 8004de0:	40000800 	.word	0x40000800
 8004de4:	40013400 	.word	0x40013400
 8004de8:	40015000 	.word	0x40015000
 8004dec:	40014000 	.word	0x40014000
 8004df0:	40014400 	.word	0x40014400
 8004df4:	40014800 	.word	0x40014800

08004df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e040      	b.n	8004ec8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7fc fb18 	bl	800148c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2224      	movs	r2, #36	; 0x24
 8004e60:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0201 	bic.w	r2, r2, #1
 8004e70:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 fc0e 	bl	8005694 <UART_SetConfig>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d101      	bne.n	8004e82 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e022      	b.n	8004ec8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d002      	beq.n	8004e90 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 fdd6 	bl	8005a3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004e9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689a      	ldr	r2, [r3, #8]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004eae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 fe5d 	bl	8005b80 <UART_CheckIdleState>
 8004ec6:	4603      	mov	r3, r0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3708      	adds	r7, #8
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b08a      	sub	sp, #40	; 0x28
 8004ed4:	af02      	add	r7, sp, #8
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	4613      	mov	r3, r2
 8004ede:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	f040 8082 	bne.w	8004fee <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d002      	beq.n	8004ef6 <HAL_UART_Transmit+0x26>
 8004ef0:	88fb      	ldrh	r3, [r7, #6]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d101      	bne.n	8004efa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e07a      	b.n	8004ff0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d101      	bne.n	8004f08 <HAL_UART_Transmit+0x38>
 8004f04:	2302      	movs	r3, #2
 8004f06:	e073      	b.n	8004ff0 <HAL_UART_Transmit+0x120>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2221      	movs	r2, #33	; 0x21
 8004f1c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f1e:	f7fc fc21 	bl	8001764 <HAL_GetTick>
 8004f22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	88fa      	ldrh	r2, [r7, #6]
 8004f28:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	88fa      	ldrh	r2, [r7, #6]
 8004f30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f3c:	d108      	bne.n	8004f50 <HAL_UART_Transmit+0x80>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d104      	bne.n	8004f50 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004f46:	2300      	movs	r3, #0
 8004f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	e003      	b.n	8004f58 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f54:	2300      	movs	r3, #0
 8004f56:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004f60:	e02d      	b.n	8004fbe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	9300      	str	r3, [sp, #0]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	2180      	movs	r1, #128	; 0x80
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 fe50 	bl	8005c12 <UART_WaitOnFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e039      	b.n	8004ff0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	881a      	ldrh	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f8e:	b292      	uxth	r2, r2
 8004f90:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	3302      	adds	r3, #2
 8004f96:	61bb      	str	r3, [r7, #24]
 8004f98:	e008      	b.n	8004fac <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	781a      	ldrb	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	b292      	uxth	r2, r2
 8004fa4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	3301      	adds	r3, #1
 8004faa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1cb      	bne.n	8004f62 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	9300      	str	r3, [sp, #0]
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2140      	movs	r1, #64	; 0x40
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 fe1c 	bl	8005c12 <UART_WaitOnFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e005      	b.n	8004ff0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004fea:	2300      	movs	r3, #0
 8004fec:	e000      	b.n	8004ff0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004fee:	2302      	movs	r3, #2
  }
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3720      	adds	r7, #32
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08a      	sub	sp, #40	; 0x28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	4613      	mov	r3, r2
 8005004:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800500a:	2b20      	cmp	r3, #32
 800500c:	d13d      	bne.n	800508a <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <HAL_UART_Receive_IT+0x22>
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e036      	b.n	800508c <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_UART_Receive_IT+0x34>
 8005028:	2302      	movs	r3, #2
 800502a:	e02f      	b.n	800508c <HAL_UART_Receive_IT+0x94>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d018      	beq.n	800507a <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	e853 3f00 	ldrex	r3, [r3]
 8005054:	613b      	str	r3, [r7, #16]
   return(result);
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800505c:	627b      	str	r3, [r7, #36]	; 0x24
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005066:	623b      	str	r3, [r7, #32]
 8005068:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506a:	69f9      	ldr	r1, [r7, #28]
 800506c:	6a3a      	ldr	r2, [r7, #32]
 800506e:	e841 2300 	strex	r3, r2, [r1]
 8005072:	61bb      	str	r3, [r7, #24]
   return(result);
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1e6      	bne.n	8005048 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800507a:	88fb      	ldrh	r3, [r7, #6]
 800507c:	461a      	mov	r2, r3
 800507e:	68b9      	ldr	r1, [r7, #8]
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f000 fe8b 	bl	8005d9c <UART_Start_Receive_IT>
 8005086:	4603      	mov	r3, r0
 8005088:	e000      	b.n	800508c <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800508a:	2302      	movs	r3, #2
  }
}
 800508c:	4618      	mov	r0, r3
 800508e:	3728      	adds	r7, #40	; 0x28
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b0ba      	sub	sp, #232	; 0xe8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80050ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80050be:	f640 030f 	movw	r3, #2063	; 0x80f
 80050c2:	4013      	ands	r3, r2
 80050c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80050c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d115      	bne.n	80050fc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80050d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050d4:	f003 0320 	and.w	r3, r3, #32
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00f      	beq.n	80050fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d009      	beq.n	80050fc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 82a4 	beq.w	800563a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	4798      	blx	r3
      }
      return;
 80050fa:	e29e      	b.n	800563a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80050fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 8117 	beq.w	8005334 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d106      	bne.n	8005120 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005112:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005116:	4b85      	ldr	r3, [pc, #532]	; (800532c <HAL_UART_IRQHandler+0x298>)
 8005118:	4013      	ands	r3, r2
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 810a 	beq.w	8005334 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b00      	cmp	r3, #0
 800512a:	d011      	beq.n	8005150 <HAL_UART_IRQHandler+0xbc>
 800512c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00b      	beq.n	8005150 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2201      	movs	r2, #1
 800513e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005146:	f043 0201 	orr.w	r2, r3, #1
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d011      	beq.n	8005180 <HAL_UART_IRQHandler+0xec>
 800515c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00b      	beq.n	8005180 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2202      	movs	r2, #2
 800516e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005176:	f043 0204 	orr.w	r2, r3, #4
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b00      	cmp	r3, #0
 800518a:	d011      	beq.n	80051b0 <HAL_UART_IRQHandler+0x11c>
 800518c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00b      	beq.n	80051b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2204      	movs	r2, #4
 800519e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051a6:	f043 0202 	orr.w	r2, r3, #2
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80051b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051b4:	f003 0308 	and.w	r3, r3, #8
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d017      	beq.n	80051ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051c0:	f003 0320 	and.w	r3, r3, #32
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d105      	bne.n	80051d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80051c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d00b      	beq.n	80051ec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2208      	movs	r2, #8
 80051da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051e2:	f043 0208 	orr.w	r2, r3, #8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80051ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d012      	beq.n	800521e <HAL_UART_IRQHandler+0x18a>
 80051f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00c      	beq.n	800521e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800520c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005214:	f043 0220 	orr.w	r2, r3, #32
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005224:	2b00      	cmp	r3, #0
 8005226:	f000 820a 	beq.w	800563e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800522a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800522e:	f003 0320 	and.w	r3, r3, #32
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00d      	beq.n	8005252 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800523a:	f003 0320 	and.w	r3, r3, #32
 800523e:	2b00      	cmp	r3, #0
 8005240:	d007      	beq.n	8005252 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005258:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005266:	2b40      	cmp	r3, #64	; 0x40
 8005268:	d005      	beq.n	8005276 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800526a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800526e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005272:	2b00      	cmp	r3, #0
 8005274:	d04f      	beq.n	8005316 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 fe3c 	bl	8005ef4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005286:	2b40      	cmp	r3, #64	; 0x40
 8005288:	d141      	bne.n	800530e <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	3308      	adds	r3, #8
 8005290:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005298:	e853 3f00 	ldrex	r3, [r3]
 800529c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80052a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	3308      	adds	r3, #8
 80052b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80052b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80052ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80052c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80052ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1d9      	bne.n	800528a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d013      	beq.n	8005306 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052e2:	4a13      	ldr	r2, [pc, #76]	; (8005330 <HAL_UART_IRQHandler+0x29c>)
 80052e4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fd fd42 	bl	8002d74 <HAL_DMA_Abort_IT>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d017      	beq.n	8005326 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005300:	4610      	mov	r0, r2
 8005302:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005304:	e00f      	b.n	8005326 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 f9ae 	bl	8005668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800530c:	e00b      	b.n	8005326 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f9aa 	bl	8005668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005314:	e007      	b.n	8005326 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f9a6 	bl	8005668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005324:	e18b      	b.n	800563e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005326:	bf00      	nop
    return;
 8005328:	e189      	b.n	800563e <HAL_UART_IRQHandler+0x5aa>
 800532a:	bf00      	nop
 800532c:	04000120 	.word	0x04000120
 8005330:	08005fbb 	.word	0x08005fbb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005338:	2b01      	cmp	r3, #1
 800533a:	f040 8143 	bne.w	80055c4 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800533e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005342:	f003 0310 	and.w	r3, r3, #16
 8005346:	2b00      	cmp	r3, #0
 8005348:	f000 813c 	beq.w	80055c4 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800534c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005350:	f003 0310 	and.w	r3, r3, #16
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8135 	beq.w	80055c4 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2210      	movs	r2, #16
 8005360:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800536c:	2b40      	cmp	r3, #64	; 0x40
 800536e:	f040 80b1 	bne.w	80054d4 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800537e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005382:	2b00      	cmp	r3, #0
 8005384:	f000 815d 	beq.w	8005642 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800538e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005392:	429a      	cmp	r2, r3
 8005394:	f080 8155 	bcs.w	8005642 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800539e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	f000 8085 	beq.w	80054b8 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053ba:	e853 3f00 	ldrex	r3, [r3]
 80053be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80053c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80053d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80053dc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80053e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80053e8:	e841 2300 	strex	r3, r2, [r1]
 80053ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80053f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1da      	bne.n	80053ae <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	3308      	adds	r3, #8
 80053fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005402:	e853 3f00 	ldrex	r3, [r3]
 8005406:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005408:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800540a:	f023 0301 	bic.w	r3, r3, #1
 800540e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	3308      	adds	r3, #8
 8005418:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800541c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005420:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005422:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005424:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005428:	e841 2300 	strex	r3, r2, [r1]
 800542c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800542e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1e1      	bne.n	80053f8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	3308      	adds	r3, #8
 800543a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800543e:	e853 3f00 	ldrex	r3, [r3]
 8005442:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005444:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005446:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800544a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	3308      	adds	r3, #8
 8005454:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005458:	66fa      	str	r2, [r7, #108]	; 0x6c
 800545a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800545e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005460:	e841 2300 	strex	r3, r2, [r1]
 8005464:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005466:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1e3      	bne.n	8005434 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2220      	movs	r2, #32
 8005470:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005486:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005488:	f023 0310 	bic.w	r3, r3, #16
 800548c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800549a:	65bb      	str	r3, [r7, #88]	; 0x58
 800549c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80054a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80054a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e4      	bne.n	8005478 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fd fc25 	bl	8002d02 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	4619      	mov	r1, r3
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 f8d5 	bl	800567c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054d2:	e0b6      	b.n	8005642 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 80a8 	beq.w	8005646 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80054f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 80a3 	beq.w	8005646 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800550e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005510:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005514:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	461a      	mov	r2, r3
 800551e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005522:	647b      	str	r3, [r7, #68]	; 0x44
 8005524:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005526:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005528:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1e4      	bne.n	8005500 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3308      	adds	r3, #8
 800553c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005540:	e853 3f00 	ldrex	r3, [r3]
 8005544:	623b      	str	r3, [r7, #32]
   return(result);
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	f023 0301 	bic.w	r3, r3, #1
 800554c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	3308      	adds	r3, #8
 8005556:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800555a:	633a      	str	r2, [r7, #48]	; 0x30
 800555c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005562:	e841 2300 	strex	r3, r2, [r1]
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1e3      	bne.n	8005536 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	60fb      	str	r3, [r7, #12]
   return(result);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f023 0310 	bic.w	r3, r3, #16
 8005594:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	461a      	mov	r2, r3
 800559e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055a2:	61fb      	str	r3, [r7, #28]
 80055a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a6:	69b9      	ldr	r1, [r7, #24]
 80055a8:	69fa      	ldr	r2, [r7, #28]
 80055aa:	e841 2300 	strex	r3, r2, [r1]
 80055ae:	617b      	str	r3, [r7, #20]
   return(result);
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1e4      	bne.n	8005580 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055ba:	4619      	mov	r1, r3
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f85d 	bl	800567c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80055c2:	e040      	b.n	8005646 <HAL_UART_IRQHandler+0x5b2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80055c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00e      	beq.n	80055ee <HAL_UART_IRQHandler+0x55a>
 80055d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d008      	beq.n	80055ee <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80055e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fe83 	bl	80062f2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055ec:	e02e      	b.n	800564c <HAL_UART_IRQHandler+0x5b8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80055ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d00e      	beq.n	8005618 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80055fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005602:	2b00      	cmp	r3, #0
 8005604:	d008      	beq.n	8005618 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800560a:	2b00      	cmp	r3, #0
 800560c:	d01d      	beq.n	800564a <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	4798      	blx	r3
    }
    return;
 8005616:	e018      	b.n	800564a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800561c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005620:	2b00      	cmp	r3, #0
 8005622:	d013      	beq.n	800564c <HAL_UART_IRQHandler+0x5b8>
 8005624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00d      	beq.n	800564c <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 fcd8 	bl	8005fe6 <UART_EndTransmit_IT>
    return;
 8005636:	bf00      	nop
 8005638:	e008      	b.n	800564c <HAL_UART_IRQHandler+0x5b8>
      return;
 800563a:	bf00      	nop
 800563c:	e006      	b.n	800564c <HAL_UART_IRQHandler+0x5b8>
    return;
 800563e:	bf00      	nop
 8005640:	e004      	b.n	800564c <HAL_UART_IRQHandler+0x5b8>
      return;
 8005642:	bf00      	nop
 8005644:	e002      	b.n	800564c <HAL_UART_IRQHandler+0x5b8>
      return;
 8005646:	bf00      	nop
 8005648:	e000      	b.n	800564c <HAL_UART_IRQHandler+0x5b8>
    return;
 800564a:	bf00      	nop
  }

}
 800564c:	37e8      	adds	r7, #232	; 0xe8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop

08005654 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	460b      	mov	r3, r1
 8005686:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b088      	sub	sp, #32
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800569c:	2300      	movs	r3, #0
 800569e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	431a      	orrs	r2, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	4baa      	ldr	r3, [pc, #680]	; (8005968 <UART_SetConfig+0x2d4>)
 80056c0:	4013      	ands	r3, r2
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	6812      	ldr	r2, [r2, #0]
 80056c6:	6979      	ldr	r1, [r7, #20]
 80056c8:	430b      	orrs	r3, r1
 80056ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	430a      	orrs	r2, r1
 8005704:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a98      	ldr	r2, [pc, #608]	; (800596c <UART_SetConfig+0x2d8>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d121      	bne.n	8005754 <UART_SetConfig+0xc0>
 8005710:	4b97      	ldr	r3, [pc, #604]	; (8005970 <UART_SetConfig+0x2dc>)
 8005712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005714:	f003 0303 	and.w	r3, r3, #3
 8005718:	2b03      	cmp	r3, #3
 800571a:	d817      	bhi.n	800574c <UART_SetConfig+0xb8>
 800571c:	a201      	add	r2, pc, #4	; (adr r2, 8005724 <UART_SetConfig+0x90>)
 800571e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005722:	bf00      	nop
 8005724:	08005735 	.word	0x08005735
 8005728:	08005741 	.word	0x08005741
 800572c:	08005747 	.word	0x08005747
 8005730:	0800573b 	.word	0x0800573b
 8005734:	2301      	movs	r3, #1
 8005736:	77fb      	strb	r3, [r7, #31]
 8005738:	e0b2      	b.n	80058a0 <UART_SetConfig+0x20c>
 800573a:	2302      	movs	r3, #2
 800573c:	77fb      	strb	r3, [r7, #31]
 800573e:	e0af      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005740:	2304      	movs	r3, #4
 8005742:	77fb      	strb	r3, [r7, #31]
 8005744:	e0ac      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005746:	2308      	movs	r3, #8
 8005748:	77fb      	strb	r3, [r7, #31]
 800574a:	e0a9      	b.n	80058a0 <UART_SetConfig+0x20c>
 800574c:	2310      	movs	r3, #16
 800574e:	77fb      	strb	r3, [r7, #31]
 8005750:	bf00      	nop
 8005752:	e0a5      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a86      	ldr	r2, [pc, #536]	; (8005974 <UART_SetConfig+0x2e0>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d123      	bne.n	80057a6 <UART_SetConfig+0x112>
 800575e:	4b84      	ldr	r3, [pc, #528]	; (8005970 <UART_SetConfig+0x2dc>)
 8005760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005762:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005766:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800576a:	d012      	beq.n	8005792 <UART_SetConfig+0xfe>
 800576c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005770:	d802      	bhi.n	8005778 <UART_SetConfig+0xe4>
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <UART_SetConfig+0xf2>
 8005776:	e012      	b.n	800579e <UART_SetConfig+0x10a>
 8005778:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800577c:	d00c      	beq.n	8005798 <UART_SetConfig+0x104>
 800577e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005782:	d003      	beq.n	800578c <UART_SetConfig+0xf8>
 8005784:	e00b      	b.n	800579e <UART_SetConfig+0x10a>
 8005786:	2300      	movs	r3, #0
 8005788:	77fb      	strb	r3, [r7, #31]
 800578a:	e089      	b.n	80058a0 <UART_SetConfig+0x20c>
 800578c:	2302      	movs	r3, #2
 800578e:	77fb      	strb	r3, [r7, #31]
 8005790:	e086      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005792:	2304      	movs	r3, #4
 8005794:	77fb      	strb	r3, [r7, #31]
 8005796:	e083      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005798:	2308      	movs	r3, #8
 800579a:	77fb      	strb	r3, [r7, #31]
 800579c:	e080      	b.n	80058a0 <UART_SetConfig+0x20c>
 800579e:	2310      	movs	r3, #16
 80057a0:	77fb      	strb	r3, [r7, #31]
 80057a2:	bf00      	nop
 80057a4:	e07c      	b.n	80058a0 <UART_SetConfig+0x20c>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a73      	ldr	r2, [pc, #460]	; (8005978 <UART_SetConfig+0x2e4>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d123      	bne.n	80057f8 <UART_SetConfig+0x164>
 80057b0:	4b6f      	ldr	r3, [pc, #444]	; (8005970 <UART_SetConfig+0x2dc>)
 80057b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80057b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057bc:	d012      	beq.n	80057e4 <UART_SetConfig+0x150>
 80057be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057c2:	d802      	bhi.n	80057ca <UART_SetConfig+0x136>
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d007      	beq.n	80057d8 <UART_SetConfig+0x144>
 80057c8:	e012      	b.n	80057f0 <UART_SetConfig+0x15c>
 80057ca:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057ce:	d00c      	beq.n	80057ea <UART_SetConfig+0x156>
 80057d0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80057d4:	d003      	beq.n	80057de <UART_SetConfig+0x14a>
 80057d6:	e00b      	b.n	80057f0 <UART_SetConfig+0x15c>
 80057d8:	2300      	movs	r3, #0
 80057da:	77fb      	strb	r3, [r7, #31]
 80057dc:	e060      	b.n	80058a0 <UART_SetConfig+0x20c>
 80057de:	2302      	movs	r3, #2
 80057e0:	77fb      	strb	r3, [r7, #31]
 80057e2:	e05d      	b.n	80058a0 <UART_SetConfig+0x20c>
 80057e4:	2304      	movs	r3, #4
 80057e6:	77fb      	strb	r3, [r7, #31]
 80057e8:	e05a      	b.n	80058a0 <UART_SetConfig+0x20c>
 80057ea:	2308      	movs	r3, #8
 80057ec:	77fb      	strb	r3, [r7, #31]
 80057ee:	e057      	b.n	80058a0 <UART_SetConfig+0x20c>
 80057f0:	2310      	movs	r3, #16
 80057f2:	77fb      	strb	r3, [r7, #31]
 80057f4:	bf00      	nop
 80057f6:	e053      	b.n	80058a0 <UART_SetConfig+0x20c>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a5f      	ldr	r2, [pc, #380]	; (800597c <UART_SetConfig+0x2e8>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d123      	bne.n	800584a <UART_SetConfig+0x1b6>
 8005802:	4b5b      	ldr	r3, [pc, #364]	; (8005970 <UART_SetConfig+0x2dc>)
 8005804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005806:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800580a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800580e:	d012      	beq.n	8005836 <UART_SetConfig+0x1a2>
 8005810:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005814:	d802      	bhi.n	800581c <UART_SetConfig+0x188>
 8005816:	2b00      	cmp	r3, #0
 8005818:	d007      	beq.n	800582a <UART_SetConfig+0x196>
 800581a:	e012      	b.n	8005842 <UART_SetConfig+0x1ae>
 800581c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005820:	d00c      	beq.n	800583c <UART_SetConfig+0x1a8>
 8005822:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005826:	d003      	beq.n	8005830 <UART_SetConfig+0x19c>
 8005828:	e00b      	b.n	8005842 <UART_SetConfig+0x1ae>
 800582a:	2300      	movs	r3, #0
 800582c:	77fb      	strb	r3, [r7, #31]
 800582e:	e037      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005830:	2302      	movs	r3, #2
 8005832:	77fb      	strb	r3, [r7, #31]
 8005834:	e034      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005836:	2304      	movs	r3, #4
 8005838:	77fb      	strb	r3, [r7, #31]
 800583a:	e031      	b.n	80058a0 <UART_SetConfig+0x20c>
 800583c:	2308      	movs	r3, #8
 800583e:	77fb      	strb	r3, [r7, #31]
 8005840:	e02e      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005842:	2310      	movs	r3, #16
 8005844:	77fb      	strb	r3, [r7, #31]
 8005846:	bf00      	nop
 8005848:	e02a      	b.n	80058a0 <UART_SetConfig+0x20c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a4c      	ldr	r2, [pc, #304]	; (8005980 <UART_SetConfig+0x2ec>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d123      	bne.n	800589c <UART_SetConfig+0x208>
 8005854:	4b46      	ldr	r3, [pc, #280]	; (8005970 <UART_SetConfig+0x2dc>)
 8005856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005858:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800585c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005860:	d012      	beq.n	8005888 <UART_SetConfig+0x1f4>
 8005862:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005866:	d802      	bhi.n	800586e <UART_SetConfig+0x1da>
 8005868:	2b00      	cmp	r3, #0
 800586a:	d007      	beq.n	800587c <UART_SetConfig+0x1e8>
 800586c:	e012      	b.n	8005894 <UART_SetConfig+0x200>
 800586e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005872:	d00c      	beq.n	800588e <UART_SetConfig+0x1fa>
 8005874:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005878:	d003      	beq.n	8005882 <UART_SetConfig+0x1ee>
 800587a:	e00b      	b.n	8005894 <UART_SetConfig+0x200>
 800587c:	2300      	movs	r3, #0
 800587e:	77fb      	strb	r3, [r7, #31]
 8005880:	e00e      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005882:	2302      	movs	r3, #2
 8005884:	77fb      	strb	r3, [r7, #31]
 8005886:	e00b      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005888:	2304      	movs	r3, #4
 800588a:	77fb      	strb	r3, [r7, #31]
 800588c:	e008      	b.n	80058a0 <UART_SetConfig+0x20c>
 800588e:	2308      	movs	r3, #8
 8005890:	77fb      	strb	r3, [r7, #31]
 8005892:	e005      	b.n	80058a0 <UART_SetConfig+0x20c>
 8005894:	2310      	movs	r3, #16
 8005896:	77fb      	strb	r3, [r7, #31]
 8005898:	bf00      	nop
 800589a:	e001      	b.n	80058a0 <UART_SetConfig+0x20c>
 800589c:	2310      	movs	r3, #16
 800589e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	69db      	ldr	r3, [r3, #28]
 80058a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058a8:	d16e      	bne.n	8005988 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80058aa:	7ffb      	ldrb	r3, [r7, #31]
 80058ac:	2b08      	cmp	r3, #8
 80058ae:	d828      	bhi.n	8005902 <UART_SetConfig+0x26e>
 80058b0:	a201      	add	r2, pc, #4	; (adr r2, 80058b8 <UART_SetConfig+0x224>)
 80058b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b6:	bf00      	nop
 80058b8:	080058dd 	.word	0x080058dd
 80058bc:	080058e5 	.word	0x080058e5
 80058c0:	080058ed 	.word	0x080058ed
 80058c4:	08005903 	.word	0x08005903
 80058c8:	080058f3 	.word	0x080058f3
 80058cc:	08005903 	.word	0x08005903
 80058d0:	08005903 	.word	0x08005903
 80058d4:	08005903 	.word	0x08005903
 80058d8:	080058fb 	.word	0x080058fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058dc:	f7fe fd7c 	bl	80043d8 <HAL_RCC_GetPCLK1Freq>
 80058e0:	61b8      	str	r0, [r7, #24]
        break;
 80058e2:	e013      	b.n	800590c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058e4:	f7fe fd9a 	bl	800441c <HAL_RCC_GetPCLK2Freq>
 80058e8:	61b8      	str	r0, [r7, #24]
        break;
 80058ea:	e00f      	b.n	800590c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058ec:	4b25      	ldr	r3, [pc, #148]	; (8005984 <UART_SetConfig+0x2f0>)
 80058ee:	61bb      	str	r3, [r7, #24]
        break;
 80058f0:	e00c      	b.n	800590c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058f2:	f7fe fcfb 	bl	80042ec <HAL_RCC_GetSysClockFreq>
 80058f6:	61b8      	str	r0, [r7, #24]
        break;
 80058f8:	e008      	b.n	800590c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058fe:	61bb      	str	r3, [r7, #24]
        break;
 8005900:	e004      	b.n	800590c <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8005902:	2300      	movs	r3, #0
 8005904:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	77bb      	strb	r3, [r7, #30]
        break;
 800590a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 8086 	beq.w	8005a20 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	005a      	lsls	r2, r3, #1
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	085b      	lsrs	r3, r3, #1
 800591e:	441a      	add	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	fbb2 f3f3 	udiv	r3, r2, r3
 8005928:	b29b      	uxth	r3, r3
 800592a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	2b0f      	cmp	r3, #15
 8005930:	d916      	bls.n	8005960 <UART_SetConfig+0x2cc>
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005938:	d212      	bcs.n	8005960 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	b29b      	uxth	r3, r3
 800593e:	f023 030f 	bic.w	r3, r3, #15
 8005942:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	085b      	lsrs	r3, r3, #1
 8005948:	b29b      	uxth	r3, r3
 800594a:	f003 0307 	and.w	r3, r3, #7
 800594e:	b29a      	uxth	r2, r3
 8005950:	89fb      	ldrh	r3, [r7, #14]
 8005952:	4313      	orrs	r3, r2
 8005954:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	89fa      	ldrh	r2, [r7, #14]
 800595c:	60da      	str	r2, [r3, #12]
 800595e:	e05f      	b.n	8005a20 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	77bb      	strb	r3, [r7, #30]
 8005964:	e05c      	b.n	8005a20 <UART_SetConfig+0x38c>
 8005966:	bf00      	nop
 8005968:	efff69f3 	.word	0xefff69f3
 800596c:	40013800 	.word	0x40013800
 8005970:	40021000 	.word	0x40021000
 8005974:	40004400 	.word	0x40004400
 8005978:	40004800 	.word	0x40004800
 800597c:	40004c00 	.word	0x40004c00
 8005980:	40005000 	.word	0x40005000
 8005984:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8005988:	7ffb      	ldrb	r3, [r7, #31]
 800598a:	2b08      	cmp	r3, #8
 800598c:	d827      	bhi.n	80059de <UART_SetConfig+0x34a>
 800598e:	a201      	add	r2, pc, #4	; (adr r2, 8005994 <UART_SetConfig+0x300>)
 8005990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005994:	080059b9 	.word	0x080059b9
 8005998:	080059c1 	.word	0x080059c1
 800599c:	080059c9 	.word	0x080059c9
 80059a0:	080059df 	.word	0x080059df
 80059a4:	080059cf 	.word	0x080059cf
 80059a8:	080059df 	.word	0x080059df
 80059ac:	080059df 	.word	0x080059df
 80059b0:	080059df 	.word	0x080059df
 80059b4:	080059d7 	.word	0x080059d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059b8:	f7fe fd0e 	bl	80043d8 <HAL_RCC_GetPCLK1Freq>
 80059bc:	61b8      	str	r0, [r7, #24]
        break;
 80059be:	e013      	b.n	80059e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059c0:	f7fe fd2c 	bl	800441c <HAL_RCC_GetPCLK2Freq>
 80059c4:	61b8      	str	r0, [r7, #24]
        break;
 80059c6:	e00f      	b.n	80059e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059c8:	4b1b      	ldr	r3, [pc, #108]	; (8005a38 <UART_SetConfig+0x3a4>)
 80059ca:	61bb      	str	r3, [r7, #24]
        break;
 80059cc:	e00c      	b.n	80059e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059ce:	f7fe fc8d 	bl	80042ec <HAL_RCC_GetSysClockFreq>
 80059d2:	61b8      	str	r0, [r7, #24]
        break;
 80059d4:	e008      	b.n	80059e8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059da:	61bb      	str	r3, [r7, #24]
        break;
 80059dc:	e004      	b.n	80059e8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80059de:	2300      	movs	r3, #0
 80059e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	77bb      	strb	r3, [r7, #30]
        break;
 80059e6:	bf00      	nop
    }

    if (pclk != 0U)
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d018      	beq.n	8005a20 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	085a      	lsrs	r2, r3, #1
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	441a      	add	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	2b0f      	cmp	r3, #15
 8005a08:	d908      	bls.n	8005a1c <UART_SetConfig+0x388>
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a10:	d204      	bcs.n	8005a1c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	60da      	str	r2, [r3, #12]
 8005a1a:	e001      	b.n	8005a20 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005a2c:	7fbb      	ldrb	r3, [r7, #30]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3720      	adds	r7, #32
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	007a1200 	.word	0x007a1200

08005a3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00a      	beq.n	8005a66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00a      	beq.n	8005a88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	430a      	orrs	r2, r1
 8005a86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	f003 0304 	and.w	r3, r3, #4
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d00a      	beq.n	8005aaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00a      	beq.n	8005acc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	430a      	orrs	r2, r1
 8005aca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad0:	f003 0310 	and.w	r3, r3, #16
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d00a      	beq.n	8005aee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	430a      	orrs	r2, r1
 8005aec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af2:	f003 0320 	and.w	r3, r3, #32
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00a      	beq.n	8005b10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01a      	beq.n	8005b52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b3a:	d10a      	bne.n	8005b52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00a      	beq.n	8005b74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	605a      	str	r2, [r3, #4]
  }
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af02      	add	r7, sp, #8
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b90:	f7fb fde8 	bl	8001764 <HAL_GetTick>
 8005b94:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0308 	and.w	r3, r3, #8
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d10e      	bne.n	8005bc2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ba4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ba8:	9300      	str	r3, [sp, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f82d 	bl	8005c12 <UART_WaitOnFlagUntilTimeout>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e023      	b.n	8005c0a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0304 	and.w	r3, r3, #4
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d10e      	bne.n	8005bee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005bd4:	9300      	str	r3, [sp, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f817 	bl	8005c12 <UART_WaitOnFlagUntilTimeout>
 8005be4:	4603      	mov	r3, r0
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e00d      	b.n	8005c0a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2220      	movs	r2, #32
 8005bf8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3710      	adds	r7, #16
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b09c      	sub	sp, #112	; 0x70
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	60f8      	str	r0, [r7, #12]
 8005c1a:	60b9      	str	r1, [r7, #8]
 8005c1c:	603b      	str	r3, [r7, #0]
 8005c1e:	4613      	mov	r3, r2
 8005c20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c22:	e0a5      	b.n	8005d70 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2a:	f000 80a1 	beq.w	8005d70 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c2e:	f7fb fd99 	bl	8001764 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d302      	bcc.n	8005c44 <UART_WaitOnFlagUntilTimeout+0x32>
 8005c3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d13e      	bne.n	8005cc2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c4c:	e853 3f00 	ldrex	r3, [r3]
 8005c50:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c58:	667b      	str	r3, [r7, #100]	; 0x64
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c64:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c66:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005c68:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c6a:	e841 2300 	strex	r3, r2, [r1]
 8005c6e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005c70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1e6      	bne.n	8005c44 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3308      	adds	r3, #8
 8005c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c80:	e853 3f00 	ldrex	r3, [r3]
 8005c84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c88:	f023 0301 	bic.w	r3, r3, #1
 8005c8c:	663b      	str	r3, [r7, #96]	; 0x60
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	3308      	adds	r3, #8
 8005c94:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005c96:	64ba      	str	r2, [r7, #72]	; 0x48
 8005c98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005c9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c9e:	e841 2300 	strex	r3, r2, [r1]
 8005ca2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005ca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1e5      	bne.n	8005c76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2220      	movs	r2, #32
 8005cae:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	e067      	b.n	8005d92 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0304 	and.w	r3, r3, #4
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d04f      	beq.n	8005d70 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	69db      	ldr	r3, [r3, #28]
 8005cd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cde:	d147      	bne.n	8005d70 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ce8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf2:	e853 3f00 	ldrex	r3, [r3]
 8005cf6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005cfe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	461a      	mov	r2, r3
 8005d06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d08:	637b      	str	r3, [r7, #52]	; 0x34
 8005d0a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d10:	e841 2300 	strex	r3, r2, [r1]
 8005d14:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1e6      	bne.n	8005cea <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3308      	adds	r3, #8
 8005d22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	e853 3f00 	ldrex	r3, [r3]
 8005d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f023 0301 	bic.w	r3, r3, #1
 8005d32:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	3308      	adds	r3, #8
 8005d3a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d3c:	623a      	str	r2, [r7, #32]
 8005d3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d40:	69f9      	ldr	r1, [r7, #28]
 8005d42:	6a3a      	ldr	r2, [r7, #32]
 8005d44:	e841 2300 	strex	r3, r2, [r1]
 8005d48:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1e5      	bne.n	8005d1c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2220      	movs	r2, #32
 8005d54:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e010      	b.n	8005d92 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	69da      	ldr	r2, [r3, #28]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	bf0c      	ite	eq
 8005d80:	2301      	moveq	r3, #1
 8005d82:	2300      	movne	r3, #0
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	461a      	mov	r2, r3
 8005d88:	79fb      	ldrb	r3, [r7, #7]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	f43f af4a 	beq.w	8005c24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3770      	adds	r7, #112	; 0x70
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
	...

08005d9c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b091      	sub	sp, #68	; 0x44
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	4613      	mov	r3, r2
 8005da8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	88fa      	ldrh	r2, [r7, #6]
 8005db4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	88fa      	ldrh	r2, [r7, #6]
 8005dbc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dce:	d10e      	bne.n	8005dee <UART_Start_Receive_IT+0x52>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d105      	bne.n	8005de4 <UART_Start_Receive_IT+0x48>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005dde:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005de2:	e02d      	b.n	8005e40 <UART_Start_Receive_IT+0xa4>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	22ff      	movs	r2, #255	; 0xff
 8005de8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005dec:	e028      	b.n	8005e40 <UART_Start_Receive_IT+0xa4>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d10d      	bne.n	8005e12 <UART_Start_Receive_IT+0x76>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d104      	bne.n	8005e08 <UART_Start_Receive_IT+0x6c>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	22ff      	movs	r2, #255	; 0xff
 8005e02:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e06:	e01b      	b.n	8005e40 <UART_Start_Receive_IT+0xa4>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	227f      	movs	r2, #127	; 0x7f
 8005e0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e10:	e016      	b.n	8005e40 <UART_Start_Receive_IT+0xa4>
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e1a:	d10d      	bne.n	8005e38 <UART_Start_Receive_IT+0x9c>
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d104      	bne.n	8005e2e <UART_Start_Receive_IT+0x92>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	227f      	movs	r2, #127	; 0x7f
 8005e28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e2c:	e008      	b.n	8005e40 <UART_Start_Receive_IT+0xa4>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	223f      	movs	r2, #63	; 0x3f
 8005e32:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005e36:	e003      	b.n	8005e40 <UART_Start_Receive_IT+0xa4>
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2222      	movs	r2, #34	; 0x22
 8005e4c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	3308      	adds	r3, #8
 8005e54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e58:	e853 3f00 	ldrex	r3, [r3]
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	f043 0301 	orr.w	r3, r3, #1
 8005e64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	3308      	adds	r3, #8
 8005e6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e6e:	637a      	str	r2, [r7, #52]	; 0x34
 8005e70:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1e5      	bne.n	8005e4e <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e8a:	d107      	bne.n	8005e9c <UART_Start_Receive_IT+0x100>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d103      	bne.n	8005e9c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4a15      	ldr	r2, [pc, #84]	; (8005eec <UART_Start_Receive_IT+0x150>)
 8005e98:	665a      	str	r2, [r3, #100]	; 0x64
 8005e9a:	e002      	b.n	8005ea2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	4a14      	ldr	r2, [pc, #80]	; (8005ef0 <UART_Start_Receive_IT+0x154>)
 8005ea0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	e853 3f00 	ldrex	r3, [r3]
 8005eb6:	613b      	str	r3, [r7, #16]
   return(result);
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005ebe:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ec8:	623b      	str	r3, [r7, #32]
 8005eca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ecc:	69f9      	ldr	r1, [r7, #28]
 8005ece:	6a3a      	ldr	r2, [r7, #32]
 8005ed0:	e841 2300 	strex	r3, r2, [r1]
 8005ed4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d1e6      	bne.n	8005eaa <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3744      	adds	r7, #68	; 0x44
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	08006197 	.word	0x08006197
 8005ef0:	0800603b 	.word	0x0800603b

08005ef4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b095      	sub	sp, #84	; 0x54
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f04:	e853 3f00 	ldrex	r3, [r3]
 8005f08:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	461a      	mov	r2, r3
 8005f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f1a:	643b      	str	r3, [r7, #64]	; 0x40
 8005f1c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1e6      	bne.n	8005efc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	3308      	adds	r3, #8
 8005f34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f36:	6a3b      	ldr	r3, [r7, #32]
 8005f38:	e853 3f00 	ldrex	r3, [r3]
 8005f3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	f023 0301 	bic.w	r3, r3, #1
 8005f44:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3308      	adds	r3, #8
 8005f4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f4e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1e5      	bne.n	8005f2e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d118      	bne.n	8005f9c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	e853 3f00 	ldrex	r3, [r3]
 8005f76:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f023 0310 	bic.w	r3, r3, #16
 8005f7e:	647b      	str	r3, [r7, #68]	; 0x44
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	461a      	mov	r2, r3
 8005f86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f88:	61bb      	str	r3, [r7, #24]
 8005f8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8c:	6979      	ldr	r1, [r7, #20]
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	e841 2300 	strex	r3, r2, [r1]
 8005f94:	613b      	str	r3, [r7, #16]
   return(result);
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1e6      	bne.n	8005f6a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2220      	movs	r2, #32
 8005fa0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005fae:	bf00      	nop
 8005fb0:	3754      	adds	r7, #84	; 0x54
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr

08005fba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f7ff fb45 	bl	8005668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fde:	bf00      	nop
 8005fe0:	3710      	adds	r7, #16
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b088      	sub	sp, #32
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	e853 3f00 	ldrex	r3, [r3]
 8005ffa:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006002:	61fb      	str	r3, [r7, #28]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	461a      	mov	r2, r3
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	61bb      	str	r3, [r7, #24]
 800600e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006010:	6979      	ldr	r1, [r7, #20]
 8006012:	69ba      	ldr	r2, [r7, #24]
 8006014:	e841 2300 	strex	r3, r2, [r1]
 8006018:	613b      	str	r3, [r7, #16]
   return(result);
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1e6      	bne.n	8005fee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2220      	movs	r2, #32
 8006024:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f7ff fb11 	bl	8005654 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006032:	bf00      	nop
 8006034:	3720      	adds	r7, #32
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800603a:	b580      	push	{r7, lr}
 800603c:	b096      	sub	sp, #88	; 0x58
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006048:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006050:	2b22      	cmp	r3, #34	; 0x22
 8006052:	f040 8094 	bne.w	800617e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800605c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006060:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006064:	b2d9      	uxtb	r1, r3
 8006066:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800606a:	b2da      	uxtb	r2, r3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006070:	400a      	ands	r2, r1
 8006072:	b2d2      	uxtb	r2, r2
 8006074:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006098:	b29b      	uxth	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d177      	bne.n	800618e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060a6:	e853 3f00 	ldrex	r3, [r3]
 80060aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80060ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060b2:	653b      	str	r3, [r7, #80]	; 0x50
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	461a      	mov	r2, r3
 80060ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060bc:	647b      	str	r3, [r7, #68]	; 0x44
 80060be:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80060c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80060ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e6      	bne.n	800609e <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3308      	adds	r3, #8
 80060d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	e853 3f00 	ldrex	r3, [r3]
 80060de:	623b      	str	r3, [r7, #32]
   return(result);
 80060e0:	6a3b      	ldr	r3, [r7, #32]
 80060e2:	f023 0301 	bic.w	r3, r3, #1
 80060e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	3308      	adds	r3, #8
 80060ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060f0:	633a      	str	r2, [r7, #48]	; 0x30
 80060f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060f8:	e841 2300 	strex	r3, r2, [r1]
 80060fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e5      	bne.n	80060d0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2220      	movs	r2, #32
 8006108:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006114:	2b01      	cmp	r3, #1
 8006116:	d12e      	bne.n	8006176 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	e853 3f00 	ldrex	r3, [r3]
 800612a:	60fb      	str	r3, [r7, #12]
   return(result);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f023 0310 	bic.w	r3, r3, #16
 8006132:	64bb      	str	r3, [r7, #72]	; 0x48
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	461a      	mov	r2, r3
 800613a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800613c:	61fb      	str	r3, [r7, #28]
 800613e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006140:	69b9      	ldr	r1, [r7, #24]
 8006142:	69fa      	ldr	r2, [r7, #28]
 8006144:	e841 2300 	strex	r3, r2, [r1]
 8006148:	617b      	str	r3, [r7, #20]
   return(result);
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1e6      	bne.n	800611e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	69db      	ldr	r3, [r3, #28]
 8006156:	f003 0310 	and.w	r3, r3, #16
 800615a:	2b10      	cmp	r3, #16
 800615c:	d103      	bne.n	8006166 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2210      	movs	r2, #16
 8006164:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800616c:	4619      	mov	r1, r3
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff fa84 	bl	800567c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006174:	e00b      	b.n	800618e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fa fca8 	bl	8000acc <HAL_UART_RxCpltCallback>
}
 800617c:	e007      	b.n	800618e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	699a      	ldr	r2, [r3, #24]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f042 0208 	orr.w	r2, r2, #8
 800618c:	619a      	str	r2, [r3, #24]
}
 800618e:	bf00      	nop
 8006190:	3758      	adds	r7, #88	; 0x58
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006196:	b580      	push	{r7, lr}
 8006198:	b096      	sub	sp, #88	; 0x58
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80061a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061ac:	2b22      	cmp	r3, #34	; 0x22
 80061ae:	f040 8094 	bne.w	80062da <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80061b8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061c0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80061c2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80061c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80061ca:	4013      	ands	r3, r2
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061d0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d6:	1c9a      	adds	r2, r3, #2
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	3b01      	subs	r3, #1
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d177      	bne.n	80062ea <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006202:	e853 3f00 	ldrex	r3, [r3]
 8006206:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800620a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800620e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	461a      	mov	r2, r3
 8006216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006218:	643b      	str	r3, [r7, #64]	; 0x40
 800621a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800621e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006220:	e841 2300 	strex	r3, r2, [r1]
 8006224:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1e6      	bne.n	80061fa <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	3308      	adds	r3, #8
 8006232:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	e853 3f00 	ldrex	r3, [r3]
 800623a:	61fb      	str	r3, [r7, #28]
   return(result);
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	f023 0301 	bic.w	r3, r3, #1
 8006242:	64bb      	str	r3, [r7, #72]	; 0x48
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	3308      	adds	r3, #8
 800624a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800624c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800624e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006250:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006254:	e841 2300 	strex	r3, r2, [r1]
 8006258:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800625a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1e5      	bne.n	800622c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2220      	movs	r2, #32
 8006264:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006270:	2b01      	cmp	r3, #1
 8006272:	d12e      	bne.n	80062d2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	e853 3f00 	ldrex	r3, [r3]
 8006286:	60bb      	str	r3, [r7, #8]
   return(result);
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	f023 0310 	bic.w	r3, r3, #16
 800628e:	647b      	str	r3, [r7, #68]	; 0x44
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629c:	6979      	ldr	r1, [r7, #20]
 800629e:	69ba      	ldr	r2, [r7, #24]
 80062a0:	e841 2300 	strex	r3, r2, [r1]
 80062a4:	613b      	str	r3, [r7, #16]
   return(result);
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1e6      	bne.n	800627a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f003 0310 	and.w	r3, r3, #16
 80062b6:	2b10      	cmp	r3, #16
 80062b8:	d103      	bne.n	80062c2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2210      	movs	r2, #16
 80062c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80062c8:	4619      	mov	r1, r3
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7ff f9d6 	bl	800567c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80062d0:	e00b      	b.n	80062ea <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f7fa fbfa 	bl	8000acc <HAL_UART_RxCpltCallback>
}
 80062d8:	e007      	b.n	80062ea <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	699a      	ldr	r2, [r3, #24]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f042 0208 	orr.w	r2, r2, #8
 80062e8:	619a      	str	r2, [r3, #24]
}
 80062ea:	bf00      	nop
 80062ec:	3758      	adds	r7, #88	; 0x58
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80062f2:	b480      	push	{r7}
 80062f4:	b083      	sub	sp, #12
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80062fa:	bf00      	nop
 80062fc:	370c      	adds	r7, #12
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
	...

08006308 <__errno>:
 8006308:	4b01      	ldr	r3, [pc, #4]	; (8006310 <__errno+0x8>)
 800630a:	6818      	ldr	r0, [r3, #0]
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	2000001c 	.word	0x2000001c

08006314 <__libc_init_array>:
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	4e0d      	ldr	r6, [pc, #52]	; (800634c <__libc_init_array+0x38>)
 8006318:	4c0d      	ldr	r4, [pc, #52]	; (8006350 <__libc_init_array+0x3c>)
 800631a:	1ba4      	subs	r4, r4, r6
 800631c:	10a4      	asrs	r4, r4, #2
 800631e:	2500      	movs	r5, #0
 8006320:	42a5      	cmp	r5, r4
 8006322:	d109      	bne.n	8006338 <__libc_init_array+0x24>
 8006324:	4e0b      	ldr	r6, [pc, #44]	; (8006354 <__libc_init_array+0x40>)
 8006326:	4c0c      	ldr	r4, [pc, #48]	; (8006358 <__libc_init_array+0x44>)
 8006328:	f000 fc26 	bl	8006b78 <_init>
 800632c:	1ba4      	subs	r4, r4, r6
 800632e:	10a4      	asrs	r4, r4, #2
 8006330:	2500      	movs	r5, #0
 8006332:	42a5      	cmp	r5, r4
 8006334:	d105      	bne.n	8006342 <__libc_init_array+0x2e>
 8006336:	bd70      	pop	{r4, r5, r6, pc}
 8006338:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800633c:	4798      	blx	r3
 800633e:	3501      	adds	r5, #1
 8006340:	e7ee      	b.n	8006320 <__libc_init_array+0xc>
 8006342:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006346:	4798      	blx	r3
 8006348:	3501      	adds	r5, #1
 800634a:	e7f2      	b.n	8006332 <__libc_init_array+0x1e>
 800634c:	08006c18 	.word	0x08006c18
 8006350:	08006c18 	.word	0x08006c18
 8006354:	08006c18 	.word	0x08006c18
 8006358:	08006c1c 	.word	0x08006c1c

0800635c <memset>:
 800635c:	4402      	add	r2, r0
 800635e:	4603      	mov	r3, r0
 8006360:	4293      	cmp	r3, r2
 8006362:	d100      	bne.n	8006366 <memset+0xa>
 8006364:	4770      	bx	lr
 8006366:	f803 1b01 	strb.w	r1, [r3], #1
 800636a:	e7f9      	b.n	8006360 <memset+0x4>

0800636c <siprintf>:
 800636c:	b40e      	push	{r1, r2, r3}
 800636e:	b500      	push	{lr}
 8006370:	b09c      	sub	sp, #112	; 0x70
 8006372:	ab1d      	add	r3, sp, #116	; 0x74
 8006374:	9002      	str	r0, [sp, #8]
 8006376:	9006      	str	r0, [sp, #24]
 8006378:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800637c:	4809      	ldr	r0, [pc, #36]	; (80063a4 <siprintf+0x38>)
 800637e:	9107      	str	r1, [sp, #28]
 8006380:	9104      	str	r1, [sp, #16]
 8006382:	4909      	ldr	r1, [pc, #36]	; (80063a8 <siprintf+0x3c>)
 8006384:	f853 2b04 	ldr.w	r2, [r3], #4
 8006388:	9105      	str	r1, [sp, #20]
 800638a:	6800      	ldr	r0, [r0, #0]
 800638c:	9301      	str	r3, [sp, #4]
 800638e:	a902      	add	r1, sp, #8
 8006390:	f000 f866 	bl	8006460 <_svfiprintf_r>
 8006394:	9b02      	ldr	r3, [sp, #8]
 8006396:	2200      	movs	r2, #0
 8006398:	701a      	strb	r2, [r3, #0]
 800639a:	b01c      	add	sp, #112	; 0x70
 800639c:	f85d eb04 	ldr.w	lr, [sp], #4
 80063a0:	b003      	add	sp, #12
 80063a2:	4770      	bx	lr
 80063a4:	2000001c 	.word	0x2000001c
 80063a8:	ffff0208 	.word	0xffff0208

080063ac <__ssputs_r>:
 80063ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b0:	688e      	ldr	r6, [r1, #8]
 80063b2:	429e      	cmp	r6, r3
 80063b4:	4682      	mov	sl, r0
 80063b6:	460c      	mov	r4, r1
 80063b8:	4690      	mov	r8, r2
 80063ba:	4699      	mov	r9, r3
 80063bc:	d837      	bhi.n	800642e <__ssputs_r+0x82>
 80063be:	898a      	ldrh	r2, [r1, #12]
 80063c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80063c4:	d031      	beq.n	800642a <__ssputs_r+0x7e>
 80063c6:	6825      	ldr	r5, [r4, #0]
 80063c8:	6909      	ldr	r1, [r1, #16]
 80063ca:	1a6f      	subs	r7, r5, r1
 80063cc:	6965      	ldr	r5, [r4, #20]
 80063ce:	2302      	movs	r3, #2
 80063d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063d4:	fb95 f5f3 	sdiv	r5, r5, r3
 80063d8:	f109 0301 	add.w	r3, r9, #1
 80063dc:	443b      	add	r3, r7
 80063de:	429d      	cmp	r5, r3
 80063e0:	bf38      	it	cc
 80063e2:	461d      	movcc	r5, r3
 80063e4:	0553      	lsls	r3, r2, #21
 80063e6:	d530      	bpl.n	800644a <__ssputs_r+0x9e>
 80063e8:	4629      	mov	r1, r5
 80063ea:	f000 fb2b 	bl	8006a44 <_malloc_r>
 80063ee:	4606      	mov	r6, r0
 80063f0:	b950      	cbnz	r0, 8006408 <__ssputs_r+0x5c>
 80063f2:	230c      	movs	r3, #12
 80063f4:	f8ca 3000 	str.w	r3, [sl]
 80063f8:	89a3      	ldrh	r3, [r4, #12]
 80063fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063fe:	81a3      	strh	r3, [r4, #12]
 8006400:	f04f 30ff 	mov.w	r0, #4294967295
 8006404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006408:	463a      	mov	r2, r7
 800640a:	6921      	ldr	r1, [r4, #16]
 800640c:	f000 faa8 	bl	8006960 <memcpy>
 8006410:	89a3      	ldrh	r3, [r4, #12]
 8006412:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800641a:	81a3      	strh	r3, [r4, #12]
 800641c:	6126      	str	r6, [r4, #16]
 800641e:	6165      	str	r5, [r4, #20]
 8006420:	443e      	add	r6, r7
 8006422:	1bed      	subs	r5, r5, r7
 8006424:	6026      	str	r6, [r4, #0]
 8006426:	60a5      	str	r5, [r4, #8]
 8006428:	464e      	mov	r6, r9
 800642a:	454e      	cmp	r6, r9
 800642c:	d900      	bls.n	8006430 <__ssputs_r+0x84>
 800642e:	464e      	mov	r6, r9
 8006430:	4632      	mov	r2, r6
 8006432:	4641      	mov	r1, r8
 8006434:	6820      	ldr	r0, [r4, #0]
 8006436:	f000 fa9e 	bl	8006976 <memmove>
 800643a:	68a3      	ldr	r3, [r4, #8]
 800643c:	1b9b      	subs	r3, r3, r6
 800643e:	60a3      	str	r3, [r4, #8]
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	441e      	add	r6, r3
 8006444:	6026      	str	r6, [r4, #0]
 8006446:	2000      	movs	r0, #0
 8006448:	e7dc      	b.n	8006404 <__ssputs_r+0x58>
 800644a:	462a      	mov	r2, r5
 800644c:	f000 fb54 	bl	8006af8 <_realloc_r>
 8006450:	4606      	mov	r6, r0
 8006452:	2800      	cmp	r0, #0
 8006454:	d1e2      	bne.n	800641c <__ssputs_r+0x70>
 8006456:	6921      	ldr	r1, [r4, #16]
 8006458:	4650      	mov	r0, sl
 800645a:	f000 faa5 	bl	80069a8 <_free_r>
 800645e:	e7c8      	b.n	80063f2 <__ssputs_r+0x46>

08006460 <_svfiprintf_r>:
 8006460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006464:	461d      	mov	r5, r3
 8006466:	898b      	ldrh	r3, [r1, #12]
 8006468:	061f      	lsls	r7, r3, #24
 800646a:	b09d      	sub	sp, #116	; 0x74
 800646c:	4680      	mov	r8, r0
 800646e:	460c      	mov	r4, r1
 8006470:	4616      	mov	r6, r2
 8006472:	d50f      	bpl.n	8006494 <_svfiprintf_r+0x34>
 8006474:	690b      	ldr	r3, [r1, #16]
 8006476:	b96b      	cbnz	r3, 8006494 <_svfiprintf_r+0x34>
 8006478:	2140      	movs	r1, #64	; 0x40
 800647a:	f000 fae3 	bl	8006a44 <_malloc_r>
 800647e:	6020      	str	r0, [r4, #0]
 8006480:	6120      	str	r0, [r4, #16]
 8006482:	b928      	cbnz	r0, 8006490 <_svfiprintf_r+0x30>
 8006484:	230c      	movs	r3, #12
 8006486:	f8c8 3000 	str.w	r3, [r8]
 800648a:	f04f 30ff 	mov.w	r0, #4294967295
 800648e:	e0c8      	b.n	8006622 <_svfiprintf_r+0x1c2>
 8006490:	2340      	movs	r3, #64	; 0x40
 8006492:	6163      	str	r3, [r4, #20]
 8006494:	2300      	movs	r3, #0
 8006496:	9309      	str	r3, [sp, #36]	; 0x24
 8006498:	2320      	movs	r3, #32
 800649a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800649e:	2330      	movs	r3, #48	; 0x30
 80064a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064a4:	9503      	str	r5, [sp, #12]
 80064a6:	f04f 0b01 	mov.w	fp, #1
 80064aa:	4637      	mov	r7, r6
 80064ac:	463d      	mov	r5, r7
 80064ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 80064b2:	b10b      	cbz	r3, 80064b8 <_svfiprintf_r+0x58>
 80064b4:	2b25      	cmp	r3, #37	; 0x25
 80064b6:	d13e      	bne.n	8006536 <_svfiprintf_r+0xd6>
 80064b8:	ebb7 0a06 	subs.w	sl, r7, r6
 80064bc:	d00b      	beq.n	80064d6 <_svfiprintf_r+0x76>
 80064be:	4653      	mov	r3, sl
 80064c0:	4632      	mov	r2, r6
 80064c2:	4621      	mov	r1, r4
 80064c4:	4640      	mov	r0, r8
 80064c6:	f7ff ff71 	bl	80063ac <__ssputs_r>
 80064ca:	3001      	adds	r0, #1
 80064cc:	f000 80a4 	beq.w	8006618 <_svfiprintf_r+0x1b8>
 80064d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064d2:	4453      	add	r3, sl
 80064d4:	9309      	str	r3, [sp, #36]	; 0x24
 80064d6:	783b      	ldrb	r3, [r7, #0]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 809d 	beq.w	8006618 <_svfiprintf_r+0x1b8>
 80064de:	2300      	movs	r3, #0
 80064e0:	f04f 32ff 	mov.w	r2, #4294967295
 80064e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064e8:	9304      	str	r3, [sp, #16]
 80064ea:	9307      	str	r3, [sp, #28]
 80064ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064f0:	931a      	str	r3, [sp, #104]	; 0x68
 80064f2:	462f      	mov	r7, r5
 80064f4:	2205      	movs	r2, #5
 80064f6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80064fa:	4850      	ldr	r0, [pc, #320]	; (800663c <_svfiprintf_r+0x1dc>)
 80064fc:	f7f9 fe78 	bl	80001f0 <memchr>
 8006500:	9b04      	ldr	r3, [sp, #16]
 8006502:	b9d0      	cbnz	r0, 800653a <_svfiprintf_r+0xda>
 8006504:	06d9      	lsls	r1, r3, #27
 8006506:	bf44      	itt	mi
 8006508:	2220      	movmi	r2, #32
 800650a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800650e:	071a      	lsls	r2, r3, #28
 8006510:	bf44      	itt	mi
 8006512:	222b      	movmi	r2, #43	; 0x2b
 8006514:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006518:	782a      	ldrb	r2, [r5, #0]
 800651a:	2a2a      	cmp	r2, #42	; 0x2a
 800651c:	d015      	beq.n	800654a <_svfiprintf_r+0xea>
 800651e:	9a07      	ldr	r2, [sp, #28]
 8006520:	462f      	mov	r7, r5
 8006522:	2000      	movs	r0, #0
 8006524:	250a      	movs	r5, #10
 8006526:	4639      	mov	r1, r7
 8006528:	f811 3b01 	ldrb.w	r3, [r1], #1
 800652c:	3b30      	subs	r3, #48	; 0x30
 800652e:	2b09      	cmp	r3, #9
 8006530:	d94d      	bls.n	80065ce <_svfiprintf_r+0x16e>
 8006532:	b1b8      	cbz	r0, 8006564 <_svfiprintf_r+0x104>
 8006534:	e00f      	b.n	8006556 <_svfiprintf_r+0xf6>
 8006536:	462f      	mov	r7, r5
 8006538:	e7b8      	b.n	80064ac <_svfiprintf_r+0x4c>
 800653a:	4a40      	ldr	r2, [pc, #256]	; (800663c <_svfiprintf_r+0x1dc>)
 800653c:	1a80      	subs	r0, r0, r2
 800653e:	fa0b f000 	lsl.w	r0, fp, r0
 8006542:	4318      	orrs	r0, r3
 8006544:	9004      	str	r0, [sp, #16]
 8006546:	463d      	mov	r5, r7
 8006548:	e7d3      	b.n	80064f2 <_svfiprintf_r+0x92>
 800654a:	9a03      	ldr	r2, [sp, #12]
 800654c:	1d11      	adds	r1, r2, #4
 800654e:	6812      	ldr	r2, [r2, #0]
 8006550:	9103      	str	r1, [sp, #12]
 8006552:	2a00      	cmp	r2, #0
 8006554:	db01      	blt.n	800655a <_svfiprintf_r+0xfa>
 8006556:	9207      	str	r2, [sp, #28]
 8006558:	e004      	b.n	8006564 <_svfiprintf_r+0x104>
 800655a:	4252      	negs	r2, r2
 800655c:	f043 0302 	orr.w	r3, r3, #2
 8006560:	9207      	str	r2, [sp, #28]
 8006562:	9304      	str	r3, [sp, #16]
 8006564:	783b      	ldrb	r3, [r7, #0]
 8006566:	2b2e      	cmp	r3, #46	; 0x2e
 8006568:	d10c      	bne.n	8006584 <_svfiprintf_r+0x124>
 800656a:	787b      	ldrb	r3, [r7, #1]
 800656c:	2b2a      	cmp	r3, #42	; 0x2a
 800656e:	d133      	bne.n	80065d8 <_svfiprintf_r+0x178>
 8006570:	9b03      	ldr	r3, [sp, #12]
 8006572:	1d1a      	adds	r2, r3, #4
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	9203      	str	r2, [sp, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	bfb8      	it	lt
 800657c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006580:	3702      	adds	r7, #2
 8006582:	9305      	str	r3, [sp, #20]
 8006584:	4d2e      	ldr	r5, [pc, #184]	; (8006640 <_svfiprintf_r+0x1e0>)
 8006586:	7839      	ldrb	r1, [r7, #0]
 8006588:	2203      	movs	r2, #3
 800658a:	4628      	mov	r0, r5
 800658c:	f7f9 fe30 	bl	80001f0 <memchr>
 8006590:	b138      	cbz	r0, 80065a2 <_svfiprintf_r+0x142>
 8006592:	2340      	movs	r3, #64	; 0x40
 8006594:	1b40      	subs	r0, r0, r5
 8006596:	fa03 f000 	lsl.w	r0, r3, r0
 800659a:	9b04      	ldr	r3, [sp, #16]
 800659c:	4303      	orrs	r3, r0
 800659e:	3701      	adds	r7, #1
 80065a0:	9304      	str	r3, [sp, #16]
 80065a2:	7839      	ldrb	r1, [r7, #0]
 80065a4:	4827      	ldr	r0, [pc, #156]	; (8006644 <_svfiprintf_r+0x1e4>)
 80065a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065aa:	2206      	movs	r2, #6
 80065ac:	1c7e      	adds	r6, r7, #1
 80065ae:	f7f9 fe1f 	bl	80001f0 <memchr>
 80065b2:	2800      	cmp	r0, #0
 80065b4:	d038      	beq.n	8006628 <_svfiprintf_r+0x1c8>
 80065b6:	4b24      	ldr	r3, [pc, #144]	; (8006648 <_svfiprintf_r+0x1e8>)
 80065b8:	bb13      	cbnz	r3, 8006600 <_svfiprintf_r+0x1a0>
 80065ba:	9b03      	ldr	r3, [sp, #12]
 80065bc:	3307      	adds	r3, #7
 80065be:	f023 0307 	bic.w	r3, r3, #7
 80065c2:	3308      	adds	r3, #8
 80065c4:	9303      	str	r3, [sp, #12]
 80065c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065c8:	444b      	add	r3, r9
 80065ca:	9309      	str	r3, [sp, #36]	; 0x24
 80065cc:	e76d      	b.n	80064aa <_svfiprintf_r+0x4a>
 80065ce:	fb05 3202 	mla	r2, r5, r2, r3
 80065d2:	2001      	movs	r0, #1
 80065d4:	460f      	mov	r7, r1
 80065d6:	e7a6      	b.n	8006526 <_svfiprintf_r+0xc6>
 80065d8:	2300      	movs	r3, #0
 80065da:	3701      	adds	r7, #1
 80065dc:	9305      	str	r3, [sp, #20]
 80065de:	4619      	mov	r1, r3
 80065e0:	250a      	movs	r5, #10
 80065e2:	4638      	mov	r0, r7
 80065e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065e8:	3a30      	subs	r2, #48	; 0x30
 80065ea:	2a09      	cmp	r2, #9
 80065ec:	d903      	bls.n	80065f6 <_svfiprintf_r+0x196>
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d0c8      	beq.n	8006584 <_svfiprintf_r+0x124>
 80065f2:	9105      	str	r1, [sp, #20]
 80065f4:	e7c6      	b.n	8006584 <_svfiprintf_r+0x124>
 80065f6:	fb05 2101 	mla	r1, r5, r1, r2
 80065fa:	2301      	movs	r3, #1
 80065fc:	4607      	mov	r7, r0
 80065fe:	e7f0      	b.n	80065e2 <_svfiprintf_r+0x182>
 8006600:	ab03      	add	r3, sp, #12
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	4622      	mov	r2, r4
 8006606:	4b11      	ldr	r3, [pc, #68]	; (800664c <_svfiprintf_r+0x1ec>)
 8006608:	a904      	add	r1, sp, #16
 800660a:	4640      	mov	r0, r8
 800660c:	f3af 8000 	nop.w
 8006610:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006614:	4681      	mov	r9, r0
 8006616:	d1d6      	bne.n	80065c6 <_svfiprintf_r+0x166>
 8006618:	89a3      	ldrh	r3, [r4, #12]
 800661a:	065b      	lsls	r3, r3, #25
 800661c:	f53f af35 	bmi.w	800648a <_svfiprintf_r+0x2a>
 8006620:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006622:	b01d      	add	sp, #116	; 0x74
 8006624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006628:	ab03      	add	r3, sp, #12
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	4622      	mov	r2, r4
 800662e:	4b07      	ldr	r3, [pc, #28]	; (800664c <_svfiprintf_r+0x1ec>)
 8006630:	a904      	add	r1, sp, #16
 8006632:	4640      	mov	r0, r8
 8006634:	f000 f882 	bl	800673c <_printf_i>
 8006638:	e7ea      	b.n	8006610 <_svfiprintf_r+0x1b0>
 800663a:	bf00      	nop
 800663c:	08006be4 	.word	0x08006be4
 8006640:	08006bea 	.word	0x08006bea
 8006644:	08006bee 	.word	0x08006bee
 8006648:	00000000 	.word	0x00000000
 800664c:	080063ad 	.word	0x080063ad

08006650 <_printf_common>:
 8006650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006654:	4691      	mov	r9, r2
 8006656:	461f      	mov	r7, r3
 8006658:	688a      	ldr	r2, [r1, #8]
 800665a:	690b      	ldr	r3, [r1, #16]
 800665c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006660:	4293      	cmp	r3, r2
 8006662:	bfb8      	it	lt
 8006664:	4613      	movlt	r3, r2
 8006666:	f8c9 3000 	str.w	r3, [r9]
 800666a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800666e:	4606      	mov	r6, r0
 8006670:	460c      	mov	r4, r1
 8006672:	b112      	cbz	r2, 800667a <_printf_common+0x2a>
 8006674:	3301      	adds	r3, #1
 8006676:	f8c9 3000 	str.w	r3, [r9]
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	0699      	lsls	r1, r3, #26
 800667e:	bf42      	ittt	mi
 8006680:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006684:	3302      	addmi	r3, #2
 8006686:	f8c9 3000 	strmi.w	r3, [r9]
 800668a:	6825      	ldr	r5, [r4, #0]
 800668c:	f015 0506 	ands.w	r5, r5, #6
 8006690:	d107      	bne.n	80066a2 <_printf_common+0x52>
 8006692:	f104 0a19 	add.w	sl, r4, #25
 8006696:	68e3      	ldr	r3, [r4, #12]
 8006698:	f8d9 2000 	ldr.w	r2, [r9]
 800669c:	1a9b      	subs	r3, r3, r2
 800669e:	42ab      	cmp	r3, r5
 80066a0:	dc28      	bgt.n	80066f4 <_printf_common+0xa4>
 80066a2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80066a6:	6822      	ldr	r2, [r4, #0]
 80066a8:	3300      	adds	r3, #0
 80066aa:	bf18      	it	ne
 80066ac:	2301      	movne	r3, #1
 80066ae:	0692      	lsls	r2, r2, #26
 80066b0:	d42d      	bmi.n	800670e <_printf_common+0xbe>
 80066b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066b6:	4639      	mov	r1, r7
 80066b8:	4630      	mov	r0, r6
 80066ba:	47c0      	blx	r8
 80066bc:	3001      	adds	r0, #1
 80066be:	d020      	beq.n	8006702 <_printf_common+0xb2>
 80066c0:	6823      	ldr	r3, [r4, #0]
 80066c2:	68e5      	ldr	r5, [r4, #12]
 80066c4:	f8d9 2000 	ldr.w	r2, [r9]
 80066c8:	f003 0306 	and.w	r3, r3, #6
 80066cc:	2b04      	cmp	r3, #4
 80066ce:	bf08      	it	eq
 80066d0:	1aad      	subeq	r5, r5, r2
 80066d2:	68a3      	ldr	r3, [r4, #8]
 80066d4:	6922      	ldr	r2, [r4, #16]
 80066d6:	bf0c      	ite	eq
 80066d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066dc:	2500      	movne	r5, #0
 80066de:	4293      	cmp	r3, r2
 80066e0:	bfc4      	itt	gt
 80066e2:	1a9b      	subgt	r3, r3, r2
 80066e4:	18ed      	addgt	r5, r5, r3
 80066e6:	f04f 0900 	mov.w	r9, #0
 80066ea:	341a      	adds	r4, #26
 80066ec:	454d      	cmp	r5, r9
 80066ee:	d11a      	bne.n	8006726 <_printf_common+0xd6>
 80066f0:	2000      	movs	r0, #0
 80066f2:	e008      	b.n	8006706 <_printf_common+0xb6>
 80066f4:	2301      	movs	r3, #1
 80066f6:	4652      	mov	r2, sl
 80066f8:	4639      	mov	r1, r7
 80066fa:	4630      	mov	r0, r6
 80066fc:	47c0      	blx	r8
 80066fe:	3001      	adds	r0, #1
 8006700:	d103      	bne.n	800670a <_printf_common+0xba>
 8006702:	f04f 30ff 	mov.w	r0, #4294967295
 8006706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800670a:	3501      	adds	r5, #1
 800670c:	e7c3      	b.n	8006696 <_printf_common+0x46>
 800670e:	18e1      	adds	r1, r4, r3
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	2030      	movs	r0, #48	; 0x30
 8006714:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006718:	4422      	add	r2, r4
 800671a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800671e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006722:	3302      	adds	r3, #2
 8006724:	e7c5      	b.n	80066b2 <_printf_common+0x62>
 8006726:	2301      	movs	r3, #1
 8006728:	4622      	mov	r2, r4
 800672a:	4639      	mov	r1, r7
 800672c:	4630      	mov	r0, r6
 800672e:	47c0      	blx	r8
 8006730:	3001      	adds	r0, #1
 8006732:	d0e6      	beq.n	8006702 <_printf_common+0xb2>
 8006734:	f109 0901 	add.w	r9, r9, #1
 8006738:	e7d8      	b.n	80066ec <_printf_common+0x9c>
	...

0800673c <_printf_i>:
 800673c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006740:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006744:	460c      	mov	r4, r1
 8006746:	7e09      	ldrb	r1, [r1, #24]
 8006748:	b085      	sub	sp, #20
 800674a:	296e      	cmp	r1, #110	; 0x6e
 800674c:	4617      	mov	r7, r2
 800674e:	4606      	mov	r6, r0
 8006750:	4698      	mov	r8, r3
 8006752:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006754:	f000 80b3 	beq.w	80068be <_printf_i+0x182>
 8006758:	d822      	bhi.n	80067a0 <_printf_i+0x64>
 800675a:	2963      	cmp	r1, #99	; 0x63
 800675c:	d036      	beq.n	80067cc <_printf_i+0x90>
 800675e:	d80a      	bhi.n	8006776 <_printf_i+0x3a>
 8006760:	2900      	cmp	r1, #0
 8006762:	f000 80b9 	beq.w	80068d8 <_printf_i+0x19c>
 8006766:	2958      	cmp	r1, #88	; 0x58
 8006768:	f000 8083 	beq.w	8006872 <_printf_i+0x136>
 800676c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006770:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006774:	e032      	b.n	80067dc <_printf_i+0xa0>
 8006776:	2964      	cmp	r1, #100	; 0x64
 8006778:	d001      	beq.n	800677e <_printf_i+0x42>
 800677a:	2969      	cmp	r1, #105	; 0x69
 800677c:	d1f6      	bne.n	800676c <_printf_i+0x30>
 800677e:	6820      	ldr	r0, [r4, #0]
 8006780:	6813      	ldr	r3, [r2, #0]
 8006782:	0605      	lsls	r5, r0, #24
 8006784:	f103 0104 	add.w	r1, r3, #4
 8006788:	d52a      	bpl.n	80067e0 <_printf_i+0xa4>
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6011      	str	r1, [r2, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	da03      	bge.n	800679a <_printf_i+0x5e>
 8006792:	222d      	movs	r2, #45	; 0x2d
 8006794:	425b      	negs	r3, r3
 8006796:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800679a:	486f      	ldr	r0, [pc, #444]	; (8006958 <_printf_i+0x21c>)
 800679c:	220a      	movs	r2, #10
 800679e:	e039      	b.n	8006814 <_printf_i+0xd8>
 80067a0:	2973      	cmp	r1, #115	; 0x73
 80067a2:	f000 809d 	beq.w	80068e0 <_printf_i+0x1a4>
 80067a6:	d808      	bhi.n	80067ba <_printf_i+0x7e>
 80067a8:	296f      	cmp	r1, #111	; 0x6f
 80067aa:	d020      	beq.n	80067ee <_printf_i+0xb2>
 80067ac:	2970      	cmp	r1, #112	; 0x70
 80067ae:	d1dd      	bne.n	800676c <_printf_i+0x30>
 80067b0:	6823      	ldr	r3, [r4, #0]
 80067b2:	f043 0320 	orr.w	r3, r3, #32
 80067b6:	6023      	str	r3, [r4, #0]
 80067b8:	e003      	b.n	80067c2 <_printf_i+0x86>
 80067ba:	2975      	cmp	r1, #117	; 0x75
 80067bc:	d017      	beq.n	80067ee <_printf_i+0xb2>
 80067be:	2978      	cmp	r1, #120	; 0x78
 80067c0:	d1d4      	bne.n	800676c <_printf_i+0x30>
 80067c2:	2378      	movs	r3, #120	; 0x78
 80067c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80067c8:	4864      	ldr	r0, [pc, #400]	; (800695c <_printf_i+0x220>)
 80067ca:	e055      	b.n	8006878 <_printf_i+0x13c>
 80067cc:	6813      	ldr	r3, [r2, #0]
 80067ce:	1d19      	adds	r1, r3, #4
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6011      	str	r1, [r2, #0]
 80067d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067dc:	2301      	movs	r3, #1
 80067de:	e08c      	b.n	80068fa <_printf_i+0x1be>
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	6011      	str	r1, [r2, #0]
 80067e4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067e8:	bf18      	it	ne
 80067ea:	b21b      	sxthne	r3, r3
 80067ec:	e7cf      	b.n	800678e <_printf_i+0x52>
 80067ee:	6813      	ldr	r3, [r2, #0]
 80067f0:	6825      	ldr	r5, [r4, #0]
 80067f2:	1d18      	adds	r0, r3, #4
 80067f4:	6010      	str	r0, [r2, #0]
 80067f6:	0628      	lsls	r0, r5, #24
 80067f8:	d501      	bpl.n	80067fe <_printf_i+0xc2>
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	e002      	b.n	8006804 <_printf_i+0xc8>
 80067fe:	0668      	lsls	r0, r5, #25
 8006800:	d5fb      	bpl.n	80067fa <_printf_i+0xbe>
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	4854      	ldr	r0, [pc, #336]	; (8006958 <_printf_i+0x21c>)
 8006806:	296f      	cmp	r1, #111	; 0x6f
 8006808:	bf14      	ite	ne
 800680a:	220a      	movne	r2, #10
 800680c:	2208      	moveq	r2, #8
 800680e:	2100      	movs	r1, #0
 8006810:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006814:	6865      	ldr	r5, [r4, #4]
 8006816:	60a5      	str	r5, [r4, #8]
 8006818:	2d00      	cmp	r5, #0
 800681a:	f2c0 8095 	blt.w	8006948 <_printf_i+0x20c>
 800681e:	6821      	ldr	r1, [r4, #0]
 8006820:	f021 0104 	bic.w	r1, r1, #4
 8006824:	6021      	str	r1, [r4, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d13d      	bne.n	80068a6 <_printf_i+0x16a>
 800682a:	2d00      	cmp	r5, #0
 800682c:	f040 808e 	bne.w	800694c <_printf_i+0x210>
 8006830:	4665      	mov	r5, ip
 8006832:	2a08      	cmp	r2, #8
 8006834:	d10b      	bne.n	800684e <_printf_i+0x112>
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	07db      	lsls	r3, r3, #31
 800683a:	d508      	bpl.n	800684e <_printf_i+0x112>
 800683c:	6923      	ldr	r3, [r4, #16]
 800683e:	6862      	ldr	r2, [r4, #4]
 8006840:	429a      	cmp	r2, r3
 8006842:	bfde      	ittt	le
 8006844:	2330      	movle	r3, #48	; 0x30
 8006846:	f805 3c01 	strble.w	r3, [r5, #-1]
 800684a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800684e:	ebac 0305 	sub.w	r3, ip, r5
 8006852:	6123      	str	r3, [r4, #16]
 8006854:	f8cd 8000 	str.w	r8, [sp]
 8006858:	463b      	mov	r3, r7
 800685a:	aa03      	add	r2, sp, #12
 800685c:	4621      	mov	r1, r4
 800685e:	4630      	mov	r0, r6
 8006860:	f7ff fef6 	bl	8006650 <_printf_common>
 8006864:	3001      	adds	r0, #1
 8006866:	d14d      	bne.n	8006904 <_printf_i+0x1c8>
 8006868:	f04f 30ff 	mov.w	r0, #4294967295
 800686c:	b005      	add	sp, #20
 800686e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006872:	4839      	ldr	r0, [pc, #228]	; (8006958 <_printf_i+0x21c>)
 8006874:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006878:	6813      	ldr	r3, [r2, #0]
 800687a:	6821      	ldr	r1, [r4, #0]
 800687c:	1d1d      	adds	r5, r3, #4
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6015      	str	r5, [r2, #0]
 8006882:	060a      	lsls	r2, r1, #24
 8006884:	d50b      	bpl.n	800689e <_printf_i+0x162>
 8006886:	07ca      	lsls	r2, r1, #31
 8006888:	bf44      	itt	mi
 800688a:	f041 0120 	orrmi.w	r1, r1, #32
 800688e:	6021      	strmi	r1, [r4, #0]
 8006890:	b91b      	cbnz	r3, 800689a <_printf_i+0x15e>
 8006892:	6822      	ldr	r2, [r4, #0]
 8006894:	f022 0220 	bic.w	r2, r2, #32
 8006898:	6022      	str	r2, [r4, #0]
 800689a:	2210      	movs	r2, #16
 800689c:	e7b7      	b.n	800680e <_printf_i+0xd2>
 800689e:	064d      	lsls	r5, r1, #25
 80068a0:	bf48      	it	mi
 80068a2:	b29b      	uxthmi	r3, r3
 80068a4:	e7ef      	b.n	8006886 <_printf_i+0x14a>
 80068a6:	4665      	mov	r5, ip
 80068a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80068ac:	fb02 3311 	mls	r3, r2, r1, r3
 80068b0:	5cc3      	ldrb	r3, [r0, r3]
 80068b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80068b6:	460b      	mov	r3, r1
 80068b8:	2900      	cmp	r1, #0
 80068ba:	d1f5      	bne.n	80068a8 <_printf_i+0x16c>
 80068bc:	e7b9      	b.n	8006832 <_printf_i+0xf6>
 80068be:	6813      	ldr	r3, [r2, #0]
 80068c0:	6825      	ldr	r5, [r4, #0]
 80068c2:	6961      	ldr	r1, [r4, #20]
 80068c4:	1d18      	adds	r0, r3, #4
 80068c6:	6010      	str	r0, [r2, #0]
 80068c8:	0628      	lsls	r0, r5, #24
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	d501      	bpl.n	80068d2 <_printf_i+0x196>
 80068ce:	6019      	str	r1, [r3, #0]
 80068d0:	e002      	b.n	80068d8 <_printf_i+0x19c>
 80068d2:	066a      	lsls	r2, r5, #25
 80068d4:	d5fb      	bpl.n	80068ce <_printf_i+0x192>
 80068d6:	8019      	strh	r1, [r3, #0]
 80068d8:	2300      	movs	r3, #0
 80068da:	6123      	str	r3, [r4, #16]
 80068dc:	4665      	mov	r5, ip
 80068de:	e7b9      	b.n	8006854 <_printf_i+0x118>
 80068e0:	6813      	ldr	r3, [r2, #0]
 80068e2:	1d19      	adds	r1, r3, #4
 80068e4:	6011      	str	r1, [r2, #0]
 80068e6:	681d      	ldr	r5, [r3, #0]
 80068e8:	6862      	ldr	r2, [r4, #4]
 80068ea:	2100      	movs	r1, #0
 80068ec:	4628      	mov	r0, r5
 80068ee:	f7f9 fc7f 	bl	80001f0 <memchr>
 80068f2:	b108      	cbz	r0, 80068f8 <_printf_i+0x1bc>
 80068f4:	1b40      	subs	r0, r0, r5
 80068f6:	6060      	str	r0, [r4, #4]
 80068f8:	6863      	ldr	r3, [r4, #4]
 80068fa:	6123      	str	r3, [r4, #16]
 80068fc:	2300      	movs	r3, #0
 80068fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006902:	e7a7      	b.n	8006854 <_printf_i+0x118>
 8006904:	6923      	ldr	r3, [r4, #16]
 8006906:	462a      	mov	r2, r5
 8006908:	4639      	mov	r1, r7
 800690a:	4630      	mov	r0, r6
 800690c:	47c0      	blx	r8
 800690e:	3001      	adds	r0, #1
 8006910:	d0aa      	beq.n	8006868 <_printf_i+0x12c>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	079b      	lsls	r3, r3, #30
 8006916:	d413      	bmi.n	8006940 <_printf_i+0x204>
 8006918:	68e0      	ldr	r0, [r4, #12]
 800691a:	9b03      	ldr	r3, [sp, #12]
 800691c:	4298      	cmp	r0, r3
 800691e:	bfb8      	it	lt
 8006920:	4618      	movlt	r0, r3
 8006922:	e7a3      	b.n	800686c <_printf_i+0x130>
 8006924:	2301      	movs	r3, #1
 8006926:	464a      	mov	r2, r9
 8006928:	4639      	mov	r1, r7
 800692a:	4630      	mov	r0, r6
 800692c:	47c0      	blx	r8
 800692e:	3001      	adds	r0, #1
 8006930:	d09a      	beq.n	8006868 <_printf_i+0x12c>
 8006932:	3501      	adds	r5, #1
 8006934:	68e3      	ldr	r3, [r4, #12]
 8006936:	9a03      	ldr	r2, [sp, #12]
 8006938:	1a9b      	subs	r3, r3, r2
 800693a:	42ab      	cmp	r3, r5
 800693c:	dcf2      	bgt.n	8006924 <_printf_i+0x1e8>
 800693e:	e7eb      	b.n	8006918 <_printf_i+0x1dc>
 8006940:	2500      	movs	r5, #0
 8006942:	f104 0919 	add.w	r9, r4, #25
 8006946:	e7f5      	b.n	8006934 <_printf_i+0x1f8>
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1ac      	bne.n	80068a6 <_printf_i+0x16a>
 800694c:	7803      	ldrb	r3, [r0, #0]
 800694e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006952:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006956:	e76c      	b.n	8006832 <_printf_i+0xf6>
 8006958:	08006bf5 	.word	0x08006bf5
 800695c:	08006c06 	.word	0x08006c06

08006960 <memcpy>:
 8006960:	b510      	push	{r4, lr}
 8006962:	1e43      	subs	r3, r0, #1
 8006964:	440a      	add	r2, r1
 8006966:	4291      	cmp	r1, r2
 8006968:	d100      	bne.n	800696c <memcpy+0xc>
 800696a:	bd10      	pop	{r4, pc}
 800696c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006970:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006974:	e7f7      	b.n	8006966 <memcpy+0x6>

08006976 <memmove>:
 8006976:	4288      	cmp	r0, r1
 8006978:	b510      	push	{r4, lr}
 800697a:	eb01 0302 	add.w	r3, r1, r2
 800697e:	d807      	bhi.n	8006990 <memmove+0x1a>
 8006980:	1e42      	subs	r2, r0, #1
 8006982:	4299      	cmp	r1, r3
 8006984:	d00a      	beq.n	800699c <memmove+0x26>
 8006986:	f811 4b01 	ldrb.w	r4, [r1], #1
 800698a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800698e:	e7f8      	b.n	8006982 <memmove+0xc>
 8006990:	4283      	cmp	r3, r0
 8006992:	d9f5      	bls.n	8006980 <memmove+0xa>
 8006994:	1881      	adds	r1, r0, r2
 8006996:	1ad2      	subs	r2, r2, r3
 8006998:	42d3      	cmn	r3, r2
 800699a:	d100      	bne.n	800699e <memmove+0x28>
 800699c:	bd10      	pop	{r4, pc}
 800699e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069a2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80069a6:	e7f7      	b.n	8006998 <memmove+0x22>

080069a8 <_free_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	4605      	mov	r5, r0
 80069ac:	2900      	cmp	r1, #0
 80069ae:	d045      	beq.n	8006a3c <_free_r+0x94>
 80069b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069b4:	1f0c      	subs	r4, r1, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	bfb8      	it	lt
 80069ba:	18e4      	addlt	r4, r4, r3
 80069bc:	f000 f8d2 	bl	8006b64 <__malloc_lock>
 80069c0:	4a1f      	ldr	r2, [pc, #124]	; (8006a40 <_free_r+0x98>)
 80069c2:	6813      	ldr	r3, [r2, #0]
 80069c4:	4610      	mov	r0, r2
 80069c6:	b933      	cbnz	r3, 80069d6 <_free_r+0x2e>
 80069c8:	6063      	str	r3, [r4, #4]
 80069ca:	6014      	str	r4, [r2, #0]
 80069cc:	4628      	mov	r0, r5
 80069ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069d2:	f000 b8c8 	b.w	8006b66 <__malloc_unlock>
 80069d6:	42a3      	cmp	r3, r4
 80069d8:	d90c      	bls.n	80069f4 <_free_r+0x4c>
 80069da:	6821      	ldr	r1, [r4, #0]
 80069dc:	1862      	adds	r2, r4, r1
 80069de:	4293      	cmp	r3, r2
 80069e0:	bf04      	itt	eq
 80069e2:	681a      	ldreq	r2, [r3, #0]
 80069e4:	685b      	ldreq	r3, [r3, #4]
 80069e6:	6063      	str	r3, [r4, #4]
 80069e8:	bf04      	itt	eq
 80069ea:	1852      	addeq	r2, r2, r1
 80069ec:	6022      	streq	r2, [r4, #0]
 80069ee:	6004      	str	r4, [r0, #0]
 80069f0:	e7ec      	b.n	80069cc <_free_r+0x24>
 80069f2:	4613      	mov	r3, r2
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	b10a      	cbz	r2, 80069fc <_free_r+0x54>
 80069f8:	42a2      	cmp	r2, r4
 80069fa:	d9fa      	bls.n	80069f2 <_free_r+0x4a>
 80069fc:	6819      	ldr	r1, [r3, #0]
 80069fe:	1858      	adds	r0, r3, r1
 8006a00:	42a0      	cmp	r0, r4
 8006a02:	d10b      	bne.n	8006a1c <_free_r+0x74>
 8006a04:	6820      	ldr	r0, [r4, #0]
 8006a06:	4401      	add	r1, r0
 8006a08:	1858      	adds	r0, r3, r1
 8006a0a:	4282      	cmp	r2, r0
 8006a0c:	6019      	str	r1, [r3, #0]
 8006a0e:	d1dd      	bne.n	80069cc <_free_r+0x24>
 8006a10:	6810      	ldr	r0, [r2, #0]
 8006a12:	6852      	ldr	r2, [r2, #4]
 8006a14:	605a      	str	r2, [r3, #4]
 8006a16:	4401      	add	r1, r0
 8006a18:	6019      	str	r1, [r3, #0]
 8006a1a:	e7d7      	b.n	80069cc <_free_r+0x24>
 8006a1c:	d902      	bls.n	8006a24 <_free_r+0x7c>
 8006a1e:	230c      	movs	r3, #12
 8006a20:	602b      	str	r3, [r5, #0]
 8006a22:	e7d3      	b.n	80069cc <_free_r+0x24>
 8006a24:	6820      	ldr	r0, [r4, #0]
 8006a26:	1821      	adds	r1, r4, r0
 8006a28:	428a      	cmp	r2, r1
 8006a2a:	bf04      	itt	eq
 8006a2c:	6811      	ldreq	r1, [r2, #0]
 8006a2e:	6852      	ldreq	r2, [r2, #4]
 8006a30:	6062      	str	r2, [r4, #4]
 8006a32:	bf04      	itt	eq
 8006a34:	1809      	addeq	r1, r1, r0
 8006a36:	6021      	streq	r1, [r4, #0]
 8006a38:	605c      	str	r4, [r3, #4]
 8006a3a:	e7c7      	b.n	80069cc <_free_r+0x24>
 8006a3c:	bd38      	pop	{r3, r4, r5, pc}
 8006a3e:	bf00      	nop
 8006a40:	200000ac 	.word	0x200000ac

08006a44 <_malloc_r>:
 8006a44:	b570      	push	{r4, r5, r6, lr}
 8006a46:	1ccd      	adds	r5, r1, #3
 8006a48:	f025 0503 	bic.w	r5, r5, #3
 8006a4c:	3508      	adds	r5, #8
 8006a4e:	2d0c      	cmp	r5, #12
 8006a50:	bf38      	it	cc
 8006a52:	250c      	movcc	r5, #12
 8006a54:	2d00      	cmp	r5, #0
 8006a56:	4606      	mov	r6, r0
 8006a58:	db01      	blt.n	8006a5e <_malloc_r+0x1a>
 8006a5a:	42a9      	cmp	r1, r5
 8006a5c:	d903      	bls.n	8006a66 <_malloc_r+0x22>
 8006a5e:	230c      	movs	r3, #12
 8006a60:	6033      	str	r3, [r6, #0]
 8006a62:	2000      	movs	r0, #0
 8006a64:	bd70      	pop	{r4, r5, r6, pc}
 8006a66:	f000 f87d 	bl	8006b64 <__malloc_lock>
 8006a6a:	4a21      	ldr	r2, [pc, #132]	; (8006af0 <_malloc_r+0xac>)
 8006a6c:	6814      	ldr	r4, [r2, #0]
 8006a6e:	4621      	mov	r1, r4
 8006a70:	b991      	cbnz	r1, 8006a98 <_malloc_r+0x54>
 8006a72:	4c20      	ldr	r4, [pc, #128]	; (8006af4 <_malloc_r+0xb0>)
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	b91b      	cbnz	r3, 8006a80 <_malloc_r+0x3c>
 8006a78:	4630      	mov	r0, r6
 8006a7a:	f000 f863 	bl	8006b44 <_sbrk_r>
 8006a7e:	6020      	str	r0, [r4, #0]
 8006a80:	4629      	mov	r1, r5
 8006a82:	4630      	mov	r0, r6
 8006a84:	f000 f85e 	bl	8006b44 <_sbrk_r>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d124      	bne.n	8006ad6 <_malloc_r+0x92>
 8006a8c:	230c      	movs	r3, #12
 8006a8e:	6033      	str	r3, [r6, #0]
 8006a90:	4630      	mov	r0, r6
 8006a92:	f000 f868 	bl	8006b66 <__malloc_unlock>
 8006a96:	e7e4      	b.n	8006a62 <_malloc_r+0x1e>
 8006a98:	680b      	ldr	r3, [r1, #0]
 8006a9a:	1b5b      	subs	r3, r3, r5
 8006a9c:	d418      	bmi.n	8006ad0 <_malloc_r+0x8c>
 8006a9e:	2b0b      	cmp	r3, #11
 8006aa0:	d90f      	bls.n	8006ac2 <_malloc_r+0x7e>
 8006aa2:	600b      	str	r3, [r1, #0]
 8006aa4:	50cd      	str	r5, [r1, r3]
 8006aa6:	18cc      	adds	r4, r1, r3
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f000 f85c 	bl	8006b66 <__malloc_unlock>
 8006aae:	f104 000b 	add.w	r0, r4, #11
 8006ab2:	1d23      	adds	r3, r4, #4
 8006ab4:	f020 0007 	bic.w	r0, r0, #7
 8006ab8:	1ac3      	subs	r3, r0, r3
 8006aba:	d0d3      	beq.n	8006a64 <_malloc_r+0x20>
 8006abc:	425a      	negs	r2, r3
 8006abe:	50e2      	str	r2, [r4, r3]
 8006ac0:	e7d0      	b.n	8006a64 <_malloc_r+0x20>
 8006ac2:	428c      	cmp	r4, r1
 8006ac4:	684b      	ldr	r3, [r1, #4]
 8006ac6:	bf16      	itet	ne
 8006ac8:	6063      	strne	r3, [r4, #4]
 8006aca:	6013      	streq	r3, [r2, #0]
 8006acc:	460c      	movne	r4, r1
 8006ace:	e7eb      	b.n	8006aa8 <_malloc_r+0x64>
 8006ad0:	460c      	mov	r4, r1
 8006ad2:	6849      	ldr	r1, [r1, #4]
 8006ad4:	e7cc      	b.n	8006a70 <_malloc_r+0x2c>
 8006ad6:	1cc4      	adds	r4, r0, #3
 8006ad8:	f024 0403 	bic.w	r4, r4, #3
 8006adc:	42a0      	cmp	r0, r4
 8006ade:	d005      	beq.n	8006aec <_malloc_r+0xa8>
 8006ae0:	1a21      	subs	r1, r4, r0
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	f000 f82e 	bl	8006b44 <_sbrk_r>
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d0cf      	beq.n	8006a8c <_malloc_r+0x48>
 8006aec:	6025      	str	r5, [r4, #0]
 8006aee:	e7db      	b.n	8006aa8 <_malloc_r+0x64>
 8006af0:	200000ac 	.word	0x200000ac
 8006af4:	200000b0 	.word	0x200000b0

08006af8 <_realloc_r>:
 8006af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afa:	4607      	mov	r7, r0
 8006afc:	4614      	mov	r4, r2
 8006afe:	460e      	mov	r6, r1
 8006b00:	b921      	cbnz	r1, 8006b0c <_realloc_r+0x14>
 8006b02:	4611      	mov	r1, r2
 8006b04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006b08:	f7ff bf9c 	b.w	8006a44 <_malloc_r>
 8006b0c:	b922      	cbnz	r2, 8006b18 <_realloc_r+0x20>
 8006b0e:	f7ff ff4b 	bl	80069a8 <_free_r>
 8006b12:	4625      	mov	r5, r4
 8006b14:	4628      	mov	r0, r5
 8006b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b18:	f000 f826 	bl	8006b68 <_malloc_usable_size_r>
 8006b1c:	42a0      	cmp	r0, r4
 8006b1e:	d20f      	bcs.n	8006b40 <_realloc_r+0x48>
 8006b20:	4621      	mov	r1, r4
 8006b22:	4638      	mov	r0, r7
 8006b24:	f7ff ff8e 	bl	8006a44 <_malloc_r>
 8006b28:	4605      	mov	r5, r0
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	d0f2      	beq.n	8006b14 <_realloc_r+0x1c>
 8006b2e:	4631      	mov	r1, r6
 8006b30:	4622      	mov	r2, r4
 8006b32:	f7ff ff15 	bl	8006960 <memcpy>
 8006b36:	4631      	mov	r1, r6
 8006b38:	4638      	mov	r0, r7
 8006b3a:	f7ff ff35 	bl	80069a8 <_free_r>
 8006b3e:	e7e9      	b.n	8006b14 <_realloc_r+0x1c>
 8006b40:	4635      	mov	r5, r6
 8006b42:	e7e7      	b.n	8006b14 <_realloc_r+0x1c>

08006b44 <_sbrk_r>:
 8006b44:	b538      	push	{r3, r4, r5, lr}
 8006b46:	4c06      	ldr	r4, [pc, #24]	; (8006b60 <_sbrk_r+0x1c>)
 8006b48:	2300      	movs	r3, #0
 8006b4a:	4605      	mov	r5, r0
 8006b4c:	4608      	mov	r0, r1
 8006b4e:	6023      	str	r3, [r4, #0]
 8006b50:	f7fa fd46 	bl	80015e0 <_sbrk>
 8006b54:	1c43      	adds	r3, r0, #1
 8006b56:	d102      	bne.n	8006b5e <_sbrk_r+0x1a>
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	b103      	cbz	r3, 8006b5e <_sbrk_r+0x1a>
 8006b5c:	602b      	str	r3, [r5, #0]
 8006b5e:	bd38      	pop	{r3, r4, r5, pc}
 8006b60:	200001dc 	.word	0x200001dc

08006b64 <__malloc_lock>:
 8006b64:	4770      	bx	lr

08006b66 <__malloc_unlock>:
 8006b66:	4770      	bx	lr

08006b68 <_malloc_usable_size_r>:
 8006b68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b6c:	1f18      	subs	r0, r3, #4
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	bfbc      	itt	lt
 8006b72:	580b      	ldrlt	r3, [r1, r0]
 8006b74:	18c0      	addlt	r0, r0, r3
 8006b76:	4770      	bx	lr

08006b78 <_init>:
 8006b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7a:	bf00      	nop
 8006b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b7e:	bc08      	pop	{r3}
 8006b80:	469e      	mov	lr, r3
 8006b82:	4770      	bx	lr

08006b84 <_fini>:
 8006b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b86:	bf00      	nop
 8006b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b8a:	bc08      	pop	{r3}
 8006b8c:	469e      	mov	lr, r3
 8006b8e:	4770      	bx	lr
