C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/mem_tg_v1_0_9
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap mem_tg_v1_0_9 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/mem_tg_v1_0_9
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L axis_vio_v1_0_7 -L mem_tg_v1_0_9 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work mem_tg_v1_0_9 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/mem_tg_v1_0_9/.cxl.systemverilog.mem_tg_v1_0_9.mem_tg_v1_0_9.nt64.cmf
