Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun May 25 22:40:08 2025
| Host         : MertMihci running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys_A7_timing_summary_routed.rpt -pb Nexys_A7_timing_summary_routed.pb -rpx Nexys_A7_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys_A7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3076)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7148)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3076)
---------------------------
 There are 3076 register/latch pins with no clock driven by root clock pin: debouncer_0/genblk1[4].out_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7148)
---------------------------------------------------
 There are 7148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.501        0.000                      0                  455        0.099        0.000                      0                  455        3.750        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.703        0.000                      0                  417        0.099        0.000                      0                  417        3.750        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.501        0.000                      0                   38        1.876        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.456ns (6.002%)  route 7.142ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.142    12.925    riscpcc/dp/uartinstance/rx_fifo/buttons[0]
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[0]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.429    14.629    riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.456ns (6.002%)  route 7.142ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.142    12.925    riscpcc/dp/uartinstance/rx_fifo/buttons[0]
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.429    14.629    riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.456ns (6.002%)  route 7.142ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.142    12.925    riscpcc/dp/uartinstance/rx_fifo/buttons[0]
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[2]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.429    14.629    riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 0.456ns (6.002%)  route 7.142ns (93.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.142    12.925    riscpcc/dp/uartinstance/rx_fifo/buttons[0]
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[3]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y121        FDRE (Setup_fdre_C_R)       -0.429    14.629    riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 2.097ns (28.174%)  route 5.346ns (71.826%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.720     5.323    debouncer_0/CLK
    SLICE_X79Y58         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          3.440     9.219    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.315 r  buttons_BUFG[4]_inst/O
                         net (fo=3106, routed)        1.906    11.221    debouncer_0/DI[0]
    SLICE_X78Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.741 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.858 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.975 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.975    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.092 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.092    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.326 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.326    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.443 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.443    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.766 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.766    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_6
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.595    15.018    debouncer_0/CLK
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][29]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y63         FDRE (Setup_fdre_C_D)        0.109    15.367    debouncer_0/genblk1[4].count_reg[4][29]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.089ns (28.096%)  route 5.346ns (71.904%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.720     5.323    debouncer_0/CLK
    SLICE_X79Y58         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          3.440     9.219    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.315 r  buttons_BUFG[4]_inst/O
                         net (fo=3106, routed)        1.906    11.221    debouncer_0/DI[0]
    SLICE_X78Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.741 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.858 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.975 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.975    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.092 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.092    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.326 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.326    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.443 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.443    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.758 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.758    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_4
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.595    15.018    debouncer_0/CLK
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y63         FDRE (Setup_fdre_C_D)        0.109    15.367    debouncer_0/genblk1[4].count_reg[4][31]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.758    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 2.013ns (27.354%)  route 5.346ns (72.646%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.720     5.323    debouncer_0/CLK
    SLICE_X79Y58         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          3.440     9.219    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.315 r  buttons_BUFG[4]_inst/O
                         net (fo=3106, routed)        1.906    11.221    debouncer_0/DI[0]
    SLICE_X78Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.741 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.858 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.975 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.975    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.092 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.092    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.326 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.326    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.443 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.443    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.682 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.682    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_5
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.595    15.018    debouncer_0/CLK
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][30]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y63         FDRE (Setup_fdre_C_D)        0.109    15.367    debouncer_0/genblk1[4].count_reg[4][30]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 1.993ns (27.156%)  route 5.346ns (72.844%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.720     5.323    debouncer_0/CLK
    SLICE_X79Y58         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          3.440     9.219    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.315 r  buttons_BUFG[4]_inst/O
                         net (fo=3106, routed)        1.906    11.221    debouncer_0/DI[0]
    SLICE_X78Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.741 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.858 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.975 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.975    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.092 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.092    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.326 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.326    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.443 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.443    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.662 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.662    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_7
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.595    15.018    debouncer_0/CLK
    SLICE_X78Y63         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][28]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y63         FDRE (Setup_fdre_C_D)        0.109    15.367    debouncer_0/genblk1[4].count_reg[4][28]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.980ns (27.026%)  route 5.346ns (72.974%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.720     5.323    debouncer_0/CLK
    SLICE_X79Y58         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          3.440     9.219    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.315 r  buttons_BUFG[4]_inst/O
                         net (fo=3106, routed)        1.906    11.221    debouncer_0/DI[0]
    SLICE_X78Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.741 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.858 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.975 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.975    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.092 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.092    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.326 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.326    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.649 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.649    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_6
    SLICE_X78Y62         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.596    15.019    debouncer_0/CLK
    SLICE_X78Y62         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][25]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X78Y62         FDRE (Setup_fdre_C_D)        0.109    15.368    debouncer_0/genblk1[4].count_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 1.972ns (26.947%)  route 5.346ns (73.053%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.720     5.323    debouncer_0/CLK
    SLICE_X79Y58         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y58         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          3.440     9.219    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.315 r  buttons_BUFG[4]_inst/O
                         net (fo=3106, routed)        1.906    11.221    debouncer_0/DI[0]
    SLICE_X78Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.741 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.858 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.858    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.975 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.975    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.092 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.092    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.209 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.209    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.326 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.326    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.641 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.641    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_4
    SLICE_X78Y62         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.596    15.019    debouncer_0/CLK
    SLICE_X78Y62         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][27]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X78Y62         FDRE (Setup_fdre_C_D)        0.109    15.368    debouncer_0/genblk1[4].count_reg[4][27]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -12.641    
  -------------------------------------------------------------------
                         slack                                  2.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X38Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.116     1.752    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/DIA0
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.820     1.985    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.505    
    SLICE_X42Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.652    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/tx_inst/tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.475    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDSE (Prop_fdse_C_Q)         0.141     1.616 r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.673    riscpcc/dp/uartinstance/tx_inst/shift_reg_reg_n_0_[8]
    SLICE_X46Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  riscpcc/dp/uartinstance/tx_inst/tx_i_3/O
                         net (fo=1, routed)           0.000     1.718    riscpcc/dp/uartinstance/tx_inst/tx_i_3_n_0
    SLICE_X46Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.991    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X46Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/tx_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X46Y113        FDSE (Hold_fdse_C_D)         0.120     1.608    riscpcc/dp/uartinstance/tx_inst/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.538%)  route 0.265ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.265     1.867    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/A1
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.823     1.988    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/WCLK
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X34Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.742    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.538%)  route 0.265ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.265     1.867    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/A1
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.823     1.988    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/WCLK
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X34Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.742    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.538%)  route 0.265ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.265     1.867    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/A1
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.823     1.988    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/WCLK
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X34Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.742    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.538%)  route 0.265ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.265     1.867    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/A1
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.823     1.988    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/WCLK
    SLICE_X34Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.487    
    SLICE_X34Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.742    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.648%)  route 0.127ns (47.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.555     1.474    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X32Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  riscpcc/dp/uartinstance/rx_inst/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.127     1.742    riscpcc/dp/uartinstance/rx_inst/shift_reg_reg_n_0_[7]
    SLICE_X35Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.823     1.988    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X35Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X35Y121        FDCE (Hold_fdce_C_D)         0.070     1.578    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.477%)  route 0.338ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.338     1.939    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/ADDRD1
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.820     1.985    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.505    
    SLICE_X42Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.760    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.477%)  route 0.338ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.338     1.939    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/ADDRD1
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.820     1.985    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.479     1.505    
    SLICE_X42Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.760    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.477%)  route 0.338ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.554     1.473    riscpcc/dp/uartinstance/rx_fifo/CLK
    SLICE_X37Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.128     1.601 r  riscpcc/dp/uartinstance/rx_fifo/write_pointer_reg[1]/Q
                         net (fo=18, routed)          0.338     1.939    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/ADDRD1
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.820     1.985    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.505    
    SLICE_X42Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.760    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y54     debouncer_0/genblk1[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y56     debouncer_0/genblk1[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y56     debouncer_0/genblk1[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y57     debouncer_0/genblk1[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y57     debouncer_0/genblk1[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y57     debouncer_0/genblk1[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y57     debouncer_0/genblk1[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y58     debouncer_0/genblk1[0].count_reg[0][16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y58     debouncer_0/genblk1[0].count_reg[0][17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y121   riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 0.456ns (5.765%)  route 7.454ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.454    13.238    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X38Y120        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X38Y120        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X38Y120        FDCE (Recov_fdce_C_CLR)     -0.319    14.739    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.456ns (5.886%)  route 7.292ns (94.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.292    13.076    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X39Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    14.912    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X39Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_ready_reg/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X39Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.652    riscpcc/dp/uartinstance/rx_inst/rx_ready_reg
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 0.456ns (5.894%)  route 7.281ns (94.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.281    13.065    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X35Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X35Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[4]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X35Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.653    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 0.456ns (5.894%)  route 7.281ns (94.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.281    13.065    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X35Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X35Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[6]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X35Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.653    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 0.456ns (5.894%)  route 7.281ns (94.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.281    13.065    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X35Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.491    14.913    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X35Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]/C
                         clock pessimism              0.180    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X35Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.653    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.456ns (5.886%)  route 7.292ns (94.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.292    13.076    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X38Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    14.912    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X38Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X38Y121        FDCE (Recov_fdce_C_CLR)     -0.319    14.738    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.456ns (5.886%)  route 7.292ns (94.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.292    13.076    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X38Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    14.912    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X38Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X38Y121        FDCE (Recov_fdce_C_CLR)     -0.319    14.738    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.456ns (5.886%)  route 7.292ns (94.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.292    13.076    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X38Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    14.912    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X38Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[2]/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X38Y121        FDCE (Recov_fdce_C_CLR)     -0.319    14.738    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/rx_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.456ns (5.886%)  route 7.292ns (94.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        7.292    13.076    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X38Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    14.912    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X38Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X38Y121        FDCE (Recov_fdce_C_CLR)     -0.319    14.738    riscpcc/dp/uartinstance/rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/tx_start_prev_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.456ns (7.160%)  route 5.913ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        5.913    11.697    riscpcc/dp/uartinstance/buttons[0]
    SLICE_X50Y113        FDCE                                         f  riscpcc/dp/uartinstance/tx_start_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.490    14.912    riscpcc/dp/uartinstance/CLK
    SLICE_X50Y113        FDCE                                         r  riscpcc/dp/uartinstance/tx_start_prev_reg/C
                         clock pessimism              0.180    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X50Y113        FDCE (Recov_fdce_C_CLR)     -0.319    14.738    riscpcc/dp/uartinstance/tx_start_prev_reg
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  3.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.862     3.527    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X29Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X29Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[0]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    riscpcc/dp/uartinstance/rx_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.862     3.527    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X29Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X29Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[1]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    riscpcc/dp/uartinstance/rx_inst/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/clk_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.862     3.527    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X29Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X29Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[2]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    riscpcc/dp/uartinstance/rx_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/clk_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.862     3.527    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X29Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X29Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[3]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    riscpcc/dp/uartinstance/rx_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/clk_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.141ns (7.038%)  route 1.862ns (92.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.862     3.527    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X29Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X29Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[4]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    riscpcc/dp/uartinstance/rx_inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/clk_count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.141ns (7.023%)  route 1.867ns (92.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.867     3.531    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X28Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X28Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/clk_count_reg[8]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X28Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    riscpcc/dp/uartinstance/rx_inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/bit_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.141ns (6.720%)  route 1.957ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.957     3.622    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X30Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X30Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[0]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X30Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.676    riscpcc/dp/uartinstance/rx_inst/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/bit_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.141ns (6.720%)  route 1.957ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.957     3.622    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X30Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X30Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[1]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X30Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.676    riscpcc/dp/uartinstance/rx_inst/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/bit_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.141ns (6.720%)  route 1.957ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.957     3.622    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X30Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X30Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[2]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X30Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.676    riscpcc/dp/uartinstance/rx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/uartinstance/rx_inst/bit_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.141ns (6.720%)  route 1.957ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.604     1.523    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)        1.957     3.622    riscpcc/dp/uartinstance/rx_inst/buttons[0]
    SLICE_X30Y121        FDCE                                         f  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/rx_inst/CLK
    SLICE_X30Y121        FDCE                                         r  riscpcc/dp/uartinstance/rx_inst/bit_index_reg[3]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X30Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.676    riscpcc/dp/uartinstance/rx_inst/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  1.945    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6143 Endpoints
Min Delay          6143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[158][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.564ns  (logic 3.096ns (6.509%)  route 44.468ns (93.491%))
  Logic Levels:           18  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[3]/C
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[3]/Q
                         net (fo=39, routed)          2.211     2.667    riscpcc/dp/Q[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I2_O)        0.124     2.791 r  riscpcc/dp/g0_b0__1/O
                         net (fo=257, routed)         6.704     9.494    riscpcc/dp/Register_File/registers[15].Reg/OUT_reg[0]_i_37
    SLICE_X43Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  riscpcc/dp/Register_File/registers[15].Reg/i__i_183/O
                         net (fo=1, routed)           0.000     9.618    riscpcc/dp/Register_File/registers[11].Reg/i__i_40
    SLICE_X43Y136        MUXF7 (Prop_muxf7_I1_O)      0.217     9.835 r  riscpcc/dp/Register_File/registers[11].Reg/i__i_85/O
                         net (fo=2, routed)           0.000     9.835    riscpcc/dp/Register_File/registers[3].Reg/OUT[26]_i_18__0
    SLICE_X43Y136        MUXF8 (Prop_muxf8_I1_O)      0.094     9.929 r  riscpcc/dp/Register_File/registers[3].Reg/mem_reg[90][0]_i_106/O
                         net (fo=2, routed)           1.337    11.266    riscpcc/dp/SrcAMux/OUT[0]_i_47_1
    SLICE_X45Y130        LUT5 (Prop_lut5_I3_O)        0.316    11.582 r  riscpcc/dp/SrcAMux/mem[90][0]_i_71/O
                         net (fo=21, routed)          1.008    12.589    riscpcc/dp/PC_Register/SrcA[31]
    SLICE_X46Y128        LUT2 (Prop_lut2_I0_O)        0.124    12.713 r  riscpcc/dp/PC_Register/OUT[31]_i_22/O
                         net (fo=4, routed)           1.092    13.805    riscpcc/dp/PC_Register/OUT[30]_i_31_n_0
    SLICE_X43Y124        LUT3 (Prop_lut3_I2_O)        0.124    13.929 r  riscpcc/dp/PC_Register/OUT[0]_i_60/O
                         net (fo=1, routed)           0.000    13.929    riscpcc/dp/PC_Register/OUT[0]_i_60_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.330 f  riscpcc/dp/PC_Register/OUT_reg[0]_i_45__0/CO[3]
                         net (fo=1, routed)           1.154    15.484    riscpcc/dp/PC_Register/ALU_Unit/data3
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124    15.608 f  riscpcc/dp/PC_Register/OUT[0]_i_42/O
                         net (fo=1, routed)           1.052    16.660    riscpcc/dp/PC_Register/OUT[0]_i_42_n_0
    SLICE_X46Y120        LUT5 (Prop_lut5_I0_O)        0.124    16.784 f  riscpcc/dp/PC_Register/OUT[0]_i_23/O
                         net (fo=1, routed)           0.761    17.545    riscpcc/dp/PC_Register/OUT[0]_i_23_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I5_O)        0.124    17.669 f  riscpcc/dp/PC_Register/OUT[0]_i_6/O
                         net (fo=6, routed)           0.693    18.362    riscpcc/dp/PC_Register/OUT[0]_i_23_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  riscpcc/dp/PC_Register/mem[174][5]_i_5/O
                         net (fo=915, routed)        14.436    32.922    riscpcc/dp/PC_Register/OUT[0]_i_6_2
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    33.046 r  riscpcc/dp/PC_Register/mem[222][7]_i_5/O
                         net (fo=102, routed)        10.358    43.405    riscpcc/dp/PC_Register/mem[222][7]_i_5_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124    43.529 r  riscpcc/dp/PC_Register/mem[158][6]_i_5/O
                         net (fo=9, routed)           2.600    46.129    riscpcc/dp/PC_Register/mem[93][7]_i_9_1
    SLICE_X45Y81         LUT6 (Prop_lut6_I1_O)        0.124    46.253 r  riscpcc/dp/PC_Register/mem[158][4]_i_3/O
                         net (fo=2, routed)           0.630    46.883    riscpcc/dp/PC_Register/Data_Memory/p_1_in[1268]
    SLICE_X45Y83         LUT6 (Prop_lut6_I0_O)        0.124    47.007 r  riscpcc/dp/PC_Register/mem[158][4]_i_4/O
                         net (fo=1, routed)           0.433    47.440    riscpcc/dp/PC_Register/Data_Memory/p_2_in[1268]
    SLICE_X45Y83         LUT5 (Prop_lut5_I4_O)        0.124    47.564 r  riscpcc/dp/PC_Register/mem[158][4]_i_1/O
                         net (fo=1, routed)           0.000    47.564    riscpcc/dp/Data_Memory/mem_reg[158][7]_1[4]
    SLICE_X45Y83         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[158][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[90][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.522ns  (logic 2.782ns (5.854%)  route 44.740ns (94.146%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 f  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 f  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 f  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 f  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        18.497    36.121    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.152    36.273 r  riscpcc/dp/PC_Register/mem[43][7]_i_13/O
                         net (fo=118, routed)         9.179    45.452    riscpcc/dp/PC_Register/mem[43][7]_i_13_n_0
    SLICE_X38Y98         LUT5 (Prop_lut5_I3_O)        0.332    45.784 f  riscpcc/dp/PC_Register/mem[90][3]_i_7/O
                         net (fo=1, routed)           0.670    46.454    riscpcc/dp/PC_Register/mem[90][3]_i_7_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124    46.578 r  riscpcc/dp/PC_Register/mem[90][3]_i_2/O
                         net (fo=1, routed)           0.820    47.398    riscpcc/dp/PC_Register/mem[90][3]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    47.522 r  riscpcc/dp/PC_Register/mem[90][3]_i_1/O
                         net (fo=1, routed)           0.000    47.522    riscpcc/dp/Data_Memory/mem_reg[90][7]_1[3]
    SLICE_X38Y98         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[90][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[158][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.401ns  (logic 3.096ns (6.532%)  route 44.305ns (93.468%))
  Logic Levels:           18  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[3]/C
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[3]/Q
                         net (fo=39, routed)          2.211     2.667    riscpcc/dp/Q[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I2_O)        0.124     2.791 r  riscpcc/dp/g0_b0__1/O
                         net (fo=257, routed)         6.704     9.494    riscpcc/dp/Register_File/registers[15].Reg/OUT_reg[0]_i_37
    SLICE_X43Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  riscpcc/dp/Register_File/registers[15].Reg/i__i_183/O
                         net (fo=1, routed)           0.000     9.618    riscpcc/dp/Register_File/registers[11].Reg/i__i_40
    SLICE_X43Y136        MUXF7 (Prop_muxf7_I1_O)      0.217     9.835 r  riscpcc/dp/Register_File/registers[11].Reg/i__i_85/O
                         net (fo=2, routed)           0.000     9.835    riscpcc/dp/Register_File/registers[3].Reg/OUT[26]_i_18__0
    SLICE_X43Y136        MUXF8 (Prop_muxf8_I1_O)      0.094     9.929 r  riscpcc/dp/Register_File/registers[3].Reg/mem_reg[90][0]_i_106/O
                         net (fo=2, routed)           1.337    11.266    riscpcc/dp/SrcAMux/OUT[0]_i_47_1
    SLICE_X45Y130        LUT5 (Prop_lut5_I3_O)        0.316    11.582 r  riscpcc/dp/SrcAMux/mem[90][0]_i_71/O
                         net (fo=21, routed)          1.008    12.589    riscpcc/dp/PC_Register/SrcA[31]
    SLICE_X46Y128        LUT2 (Prop_lut2_I0_O)        0.124    12.713 r  riscpcc/dp/PC_Register/OUT[31]_i_22/O
                         net (fo=4, routed)           1.092    13.805    riscpcc/dp/PC_Register/OUT[30]_i_31_n_0
    SLICE_X43Y124        LUT3 (Prop_lut3_I2_O)        0.124    13.929 r  riscpcc/dp/PC_Register/OUT[0]_i_60/O
                         net (fo=1, routed)           0.000    13.929    riscpcc/dp/PC_Register/OUT[0]_i_60_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.330 r  riscpcc/dp/PC_Register/OUT_reg[0]_i_45__0/CO[3]
                         net (fo=1, routed)           1.154    15.484    riscpcc/dp/PC_Register/ALU_Unit/data3
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124    15.608 r  riscpcc/dp/PC_Register/OUT[0]_i_42/O
                         net (fo=1, routed)           1.052    16.660    riscpcc/dp/PC_Register/OUT[0]_i_42_n_0
    SLICE_X46Y120        LUT5 (Prop_lut5_I0_O)        0.124    16.784 r  riscpcc/dp/PC_Register/OUT[0]_i_23/O
                         net (fo=1, routed)           0.761    17.545    riscpcc/dp/PC_Register/OUT[0]_i_23_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I5_O)        0.124    17.669 r  riscpcc/dp/PC_Register/OUT[0]_i_6/O
                         net (fo=6, routed)           0.693    18.362    riscpcc/dp/PC_Register/OUT[0]_i_23_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.486 r  riscpcc/dp/PC_Register/mem[174][5]_i_5/O
                         net (fo=915, routed)        14.436    32.922    riscpcc/dp/PC_Register/OUT[0]_i_6_2
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    33.046 f  riscpcc/dp/PC_Register/mem[222][7]_i_5/O
                         net (fo=102, routed)        10.358    43.405    riscpcc/dp/PC_Register/mem[222][7]_i_5_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124    43.529 f  riscpcc/dp/PC_Register/mem[158][6]_i_5/O
                         net (fo=9, routed)           2.255    45.784    riscpcc/dp/PC_Register/mem[93][7]_i_9_1
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.124    45.908 r  riscpcc/dp/PC_Register/mem[158][0]_i_3/O
                         net (fo=2, routed)           1.083    46.991    riscpcc/dp/PC_Register/Data_Memory/p_1_in[1264]
    SLICE_X40Y83         LUT6 (Prop_lut6_I0_O)        0.124    47.115 r  riscpcc/dp/PC_Register/mem[158][0]_i_4/O
                         net (fo=1, routed)           0.162    47.277    riscpcc/dp/PC_Register/Data_Memory/p_2_in[1264]
    SLICE_X40Y83         LUT5 (Prop_lut5_I4_O)        0.124    47.401 r  riscpcc/dp/PC_Register/mem[158][0]_i_1/O
                         net (fo=1, routed)           0.000    47.401    riscpcc/dp/Data_Memory/mem_reg[158][7]_1[0]
    SLICE_X40Y83         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[158][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[83][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.217ns  (logic 2.782ns (5.892%)  route 44.435ns (94.108%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 f  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 f  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 f  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 f  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        18.497    36.121    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.152    36.273 r  riscpcc/dp/PC_Register/mem[43][7]_i_13/O
                         net (fo=118, routed)         8.507    44.780    riscpcc/dp/PC_Register/mem[43][7]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.332    45.112 f  riscpcc/dp/PC_Register/mem[83][6]_i_5/O
                         net (fo=6, routed)           1.191    46.303    riscpcc/dp/PC_Register/mem[84][5]_i_5_2
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    46.427 r  riscpcc/dp/PC_Register/mem[83][6]_i_3/O
                         net (fo=1, routed)           0.667    47.093    riscpcc/dp/PC_Register/mem[83][6]_i_3_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124    47.217 r  riscpcc/dp/PC_Register/mem[83][6]_i_1/O
                         net (fo=1, routed)           0.000    47.217    riscpcc/dp/Data_Memory/mem_reg[83][7]_1[6]
    SLICE_X39Y95         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[83][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[83][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.191ns  (logic 2.782ns (5.895%)  route 44.409ns (94.105%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 f  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 r  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 r  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 r  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 r  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 r  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 r  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 r  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 r  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 r  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        18.497    36.121    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.152    36.273 f  riscpcc/dp/PC_Register/mem[43][7]_i_13/O
                         net (fo=118, routed)         8.507    44.780    riscpcc/dp/PC_Register/mem[43][7]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.332    45.112 r  riscpcc/dp/PC_Register/mem[83][6]_i_5/O
                         net (fo=6, routed)           1.166    46.278    riscpcc/dp/Register_File/registers[27].Reg/mem_reg[83][5]_1
    SLICE_X39Y97         LUT5 (Prop_lut5_I1_O)        0.124    46.402 r  riscpcc/dp/Register_File/registers[27].Reg/mem[83][0]_i_3/O
                         net (fo=1, routed)           0.665    47.067    riscpcc/dp/PC_Register/mem_reg[83][0]
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.124    47.191 r  riscpcc/dp/PC_Register/mem[83][0]_i_1/O
                         net (fo=1, routed)           0.000    47.191    riscpcc/dp/Data_Memory/mem_reg[83][7]_1[0]
    SLICE_X39Y97         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[83][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[107][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.102ns  (logic 2.782ns (5.906%)  route 44.320ns (94.094%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 f  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 r  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 r  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 r  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 r  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 r  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 r  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 r  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 r  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 r  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        18.497    36.121    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.152    36.273 f  riscpcc/dp/PC_Register/mem[43][7]_i_13/O
                         net (fo=118, routed)         8.533    44.806    riscpcc/dp/PC_Register/mem[43][7]_i_13_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.332    45.138 r  riscpcc/dp/PC_Register/mem[107][7]_i_5/O
                         net (fo=5, routed)           1.051    46.189    riscpcc/dp/Register_File/registers[27].Reg/mem_reg[107][7]_0
    SLICE_X57Y99         LUT5 (Prop_lut5_I1_O)        0.124    46.313 r  riscpcc/dp/Register_File/registers[27].Reg/mem[107][7]_i_3/O
                         net (fo=1, routed)           0.665    46.978    riscpcc/dp/PC_Register/mem_reg[107][7]_0
    SLICE_X57Y99         LUT6 (Prop_lut6_I3_O)        0.124    47.102 r  riscpcc/dp/PC_Register/mem[107][7]_i_1/O
                         net (fo=1, routed)           0.000    47.102    riscpcc/dp/Data_Memory/mem_reg[107][7]_1[7]
    SLICE_X57Y99         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[107][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[158][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.068ns  (logic 3.096ns (6.578%)  route 43.971ns (93.422%))
  Logic Levels:           18  (CARRY4=1 FDRE=1 LUT2=1 LUT3=2 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[3]/C
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[3]/Q
                         net (fo=39, routed)          2.211     2.667    riscpcc/dp/Q[1]
    SLICE_X37Y119        LUT5 (Prop_lut5_I2_O)        0.124     2.791 r  riscpcc/dp/g0_b0__1/O
                         net (fo=257, routed)         6.704     9.494    riscpcc/dp/Register_File/registers[15].Reg/OUT_reg[0]_i_37
    SLICE_X43Y136        LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  riscpcc/dp/Register_File/registers[15].Reg/i__i_183/O
                         net (fo=1, routed)           0.000     9.618    riscpcc/dp/Register_File/registers[11].Reg/i__i_40
    SLICE_X43Y136        MUXF7 (Prop_muxf7_I1_O)      0.217     9.835 r  riscpcc/dp/Register_File/registers[11].Reg/i__i_85/O
                         net (fo=2, routed)           0.000     9.835    riscpcc/dp/Register_File/registers[3].Reg/OUT[26]_i_18__0
    SLICE_X43Y136        MUXF8 (Prop_muxf8_I1_O)      0.094     9.929 r  riscpcc/dp/Register_File/registers[3].Reg/mem_reg[90][0]_i_106/O
                         net (fo=2, routed)           1.337    11.266    riscpcc/dp/SrcAMux/OUT[0]_i_47_1
    SLICE_X45Y130        LUT5 (Prop_lut5_I3_O)        0.316    11.582 r  riscpcc/dp/SrcAMux/mem[90][0]_i_71/O
                         net (fo=21, routed)          1.008    12.589    riscpcc/dp/PC_Register/SrcA[31]
    SLICE_X46Y128        LUT2 (Prop_lut2_I0_O)        0.124    12.713 r  riscpcc/dp/PC_Register/OUT[31]_i_22/O
                         net (fo=4, routed)           1.092    13.805    riscpcc/dp/PC_Register/OUT[30]_i_31_n_0
    SLICE_X43Y124        LUT3 (Prop_lut3_I2_O)        0.124    13.929 r  riscpcc/dp/PC_Register/OUT[0]_i_60/O
                         net (fo=1, routed)           0.000    13.929    riscpcc/dp/PC_Register/OUT[0]_i_60_n_0
    SLICE_X43Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.330 f  riscpcc/dp/PC_Register/OUT_reg[0]_i_45__0/CO[3]
                         net (fo=1, routed)           1.154    15.484    riscpcc/dp/PC_Register/ALU_Unit/data3
    SLICE_X45Y125        LUT6 (Prop_lut6_I5_O)        0.124    15.608 f  riscpcc/dp/PC_Register/OUT[0]_i_42/O
                         net (fo=1, routed)           1.052    16.660    riscpcc/dp/PC_Register/OUT[0]_i_42_n_0
    SLICE_X46Y120        LUT5 (Prop_lut5_I0_O)        0.124    16.784 f  riscpcc/dp/PC_Register/OUT[0]_i_23/O
                         net (fo=1, routed)           0.761    17.545    riscpcc/dp/PC_Register/OUT[0]_i_23_n_0
    SLICE_X52Y119        LUT6 (Prop_lut6_I5_O)        0.124    17.669 f  riscpcc/dp/PC_Register/OUT[0]_i_6/O
                         net (fo=6, routed)           0.693    18.362    riscpcc/dp/PC_Register/OUT[0]_i_23_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I5_O)        0.124    18.486 f  riscpcc/dp/PC_Register/mem[174][5]_i_5/O
                         net (fo=915, routed)        14.436    32.922    riscpcc/dp/PC_Register/OUT[0]_i_6_2
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    33.046 r  riscpcc/dp/PC_Register/mem[222][7]_i_5/O
                         net (fo=102, routed)        10.358    43.405    riscpcc/dp/PC_Register/mem[222][7]_i_5_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124    43.529 r  riscpcc/dp/PC_Register/mem[158][6]_i_5/O
                         net (fo=9, routed)           2.836    46.365    riscpcc/dp/PC_Register/mem[93][7]_i_9_1
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124    46.489 r  riscpcc/dp/PC_Register/mem[158][2]_i_3/O
                         net (fo=2, routed)           0.169    46.658    riscpcc/dp/PC_Register/Data_Memory/p_1_in[1266]
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.124    46.782 r  riscpcc/dp/PC_Register/mem[158][2]_i_4/O
                         net (fo=1, routed)           0.162    46.943    riscpcc/dp/PC_Register/Data_Memory/p_2_in[1266]
    SLICE_X48Y82         LUT5 (Prop_lut5_I4_O)        0.124    47.067 r  riscpcc/dp/PC_Register/mem[158][2]_i_1/O
                         net (fo=1, routed)           0.000    47.067    riscpcc/dp/Data_Memory/mem_reg[158][7]_1[2]
    SLICE_X48Y82         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[158][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[30][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.946ns  (logic 2.546ns (5.423%)  route 44.400ns (94.577%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 f  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 r  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 r  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 r  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 r  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 r  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 r  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 r  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 r  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 r  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        19.263    36.886    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124    37.010 f  riscpcc/dp/PC_Register/mem[30][6]_i_7/O
                         net (fo=183, routed)         7.796    44.807    riscpcc/dp/PC_Register/mem[30][6]_i_7_n_0
    SLICE_X75Y75         LUT6 (Prop_lut6_I4_O)        0.124    44.931 f  riscpcc/dp/PC_Register/mem[30][7]_i_10/O
                         net (fo=7, routed)           1.316    46.246    riscpcc/dp/PC_Register/mem[74][0]_i_7_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I0_O)        0.124    46.370 r  riscpcc/dp/PC_Register/mem[30][7]_i_4/O
                         net (fo=1, routed)           0.452    46.822    riscpcc/dp/PC_Register/mem[30][7]_i_4_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I4_O)        0.124    46.946 r  riscpcc/dp/PC_Register/mem[30][7]_i_1/O
                         net (fo=1, routed)           0.000    46.946    riscpcc/dp/Data_Memory/mem_reg[30][7]_1[7]
    SLICE_X70Y79         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[83][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.870ns  (logic 2.782ns (5.936%)  route 44.088ns (94.064%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 f  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 r  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 r  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 r  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 r  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 r  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 r  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 r  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 r  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 r  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        18.497    36.121    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.152    36.273 f  riscpcc/dp/PC_Register/mem[43][7]_i_13/O
                         net (fo=118, routed)         8.507    44.780    riscpcc/dp/PC_Register/mem[43][7]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.332    45.112 r  riscpcc/dp/PC_Register/mem[83][6]_i_5/O
                         net (fo=6, routed)           0.845    45.957    riscpcc/dp/Register_File/registers[27].Reg/mem_reg[83][5]_1
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.124    46.081 r  riscpcc/dp/Register_File/registers[27].Reg/mem[83][3]_i_3/O
                         net (fo=1, routed)           0.665    46.746    riscpcc/dp/PC_Register/mem_reg[83][3]
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.124    46.870 r  riscpcc/dp/PC_Register/mem[83][3]_i_1/O
                         net (fo=1, routed)           0.000    46.870    riscpcc/dp/Data_Memory/mem_reg[83][7]_1[3]
    SLICE_X41Y97         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[83][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[83][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.869ns  (logic 2.782ns (5.936%)  route 44.087ns (94.064%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 f  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 r  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 r  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 r  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 f  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 r  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 r  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          1.093    13.712    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X41Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.836 r  riscpcc/dp/PC_Register/OUT[31]_i_18/O
                         net (fo=34, routed)          2.055    15.891    riscpcc/dp/PC_Register/OUT[31]_i_18_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.124    16.015 r  riscpcc/dp/PC_Register/OUT[1]_i_9/O
                         net (fo=1, routed)           0.433    16.447    riscpcc/dp/PC_Register/OUT[1]_i_9_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I2_O)        0.124    16.571 r  riscpcc/dp/PC_Register/OUT[1]_i_4/O
                         net (fo=6, routed)           0.928    17.499    riscpcc/dp/PC_Register/OUT[1]_i_10_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.124    17.623 r  riscpcc/dp/PC_Register/mem[24][7]_i_11/O
                         net (fo=900, routed)        18.497    36.121    riscpcc/dp/PC_Register/OUT[1]_i_8__0_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I1_O)        0.152    36.273 f  riscpcc/dp/PC_Register/mem[43][7]_i_13/O
                         net (fo=118, routed)         8.507    44.780    riscpcc/dp/PC_Register/mem[43][7]_i_13_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.332    45.112 r  riscpcc/dp/PC_Register/mem[83][6]_i_5/O
                         net (fo=6, routed)           0.842    45.954    riscpcc/dp/Register_File/registers[27].Reg/mem_reg[83][5]_1
    SLICE_X40Y95         LUT5 (Prop_lut5_I1_O)        0.124    46.078 r  riscpcc/dp/Register_File/registers[27].Reg/mem[83][5]_i_3/O
                         net (fo=1, routed)           0.667    46.745    riscpcc/dp/PC_Register/mem_reg[83][5]
    SLICE_X40Y95         LUT6 (Prop_lut6_I3_O)        0.124    46.869 r  riscpcc/dp/PC_Register/mem[83][5]_i_1/O
                         net (fo=1, routed)           0.000    46.869    riscpcc/dp/Data_Memory/mem_reg[83][7]_1[5]
    SLICE_X40Y95         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[83][5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/PC_Register/OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[1]/C
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/PC_Register/OUT_reg[1]/Q
                         net (fo=39, routed)          0.168     0.309    riscpcc/dp/PCSrcMux/Q[1]
    SLICE_X49Y120        LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  riscpcc/dp/PCSrcMux/OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    riscpcc/dp/PC_Register/OUT_reg[31]_1[1]
    SLICE_X49Y120        FDRE                                         r  riscpcc/dp/PC_Register/OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/PC_Register/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          0.170     0.311    riscpcc/dp/PCSrcMux/Q[0]
    SLICE_X51Y118        LUT5 (Prop_lut5_I3_O)        0.045     0.356 r  riscpcc/dp/PCSrcMux/OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    riscpcc/dp/PC_Register/OUT_reg[31]_1[0]
    SLICE_X51Y118        FDRE                                         r  riscpcc/dp/PC_Register/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE                         0.000     0.000 r  riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/C
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/Q
                         net (fo=12, routed)          0.185     0.326    riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]
    SLICE_X36Y121        LUT4 (Prop_lut4_I3_O)        0.042     0.368 r  riscpcc/dp/uartinstance/rx_fifo/read_pointer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    riscpcc/dp/uartinstance/rx_fifo/read_pointer[3]_i_1_n_0
    SLICE_X36Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDRE                         0.000     0.000 r  riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/C
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/Q
                         net (fo=12, routed)          0.185     0.326    riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]
    SLICE_X36Y121        LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  riscpcc/dp/uartinstance/rx_fifo/read_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    riscpcc/dp/uartinstance/rx_fifo/read_pointer[2]_i_1_n_0
    SLICE_X36Y121        FDRE                                         r  riscpcc/dp/uartinstance/rx_fifo/read_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/Data_Memory/mem_reg[36][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[36][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.251ns (66.918%)  route 0.124ns (33.082%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE                         0.000     0.000 r  riscpcc/dp/Data_Memory/mem_reg[36][2]/C
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Data_Memory/mem_reg[36][2]/Q
                         net (fo=6, routed)           0.124     0.265    riscpcc/dp/PC_Register/mem_reg[36][7]_1[2]
    SLICE_X65Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  riscpcc/dp/PC_Register/mem[36][2]_i_3/O
                         net (fo=1, routed)           0.000     0.310    riscpcc/dp/PC_Register/mem[36][2]_i_3_n_0
    SLICE_X65Y71         MUXF7 (Prop_muxf7_I1_O)      0.065     0.375 r  riscpcc/dp/PC_Register/mem_reg[36][2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    riscpcc/dp/Data_Memory/mem_reg[36][7]_1[2]
    SLICE_X65Y71         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[36][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/Data_Memory/mem_reg[140][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[140][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.251ns (66.909%)  route 0.124ns (33.091%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE                         0.000     0.000 r  riscpcc/dp/Data_Memory/mem_reg[140][0]/C
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Data_Memory/mem_reg[140][0]/Q
                         net (fo=6, routed)           0.124     0.265    riscpcc/dp/PC_Register/mem_reg[140][7]_0[0]
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  riscpcc/dp/PC_Register/mem[140][0]_i_3/O
                         net (fo=1, routed)           0.000     0.310    riscpcc/dp/PC_Register/mem[140][0]_i_3_n_0
    SLICE_X13Y81         MUXF7 (Prop_muxf7_I1_O)      0.065     0.375 r  riscpcc/dp/PC_Register/mem_reg[140][0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    riscpcc/dp/Data_Memory/mem_reg[140][7]_1[0]
    SLICE_X13Y81         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[140][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/Data_Memory/mem_reg[24][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[24][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.251ns (66.506%)  route 0.126ns (33.494%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE                         0.000     0.000 r  riscpcc/dp/Data_Memory/mem_reg[24][7]/C
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Data_Memory/mem_reg[24][7]/Q
                         net (fo=6, routed)           0.126     0.267    riscpcc/dp/PC_Register/mem_reg[24][7]_0[7]
    SLICE_X75Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  riscpcc/dp/PC_Register/mem[24][7]_i_6/O
                         net (fo=1, routed)           0.000     0.312    riscpcc/dp/PC_Register/mem[24][7]_i_6_n_0
    SLICE_X75Y75         MUXF7 (Prop_muxf7_I1_O)      0.065     0.377 r  riscpcc/dp/PC_Register/mem_reg[24][7]_i_2/O
                         net (fo=1, routed)           0.000     0.377    riscpcc/dp/Data_Memory/D[7]
    SLICE_X75Y75         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[24][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/PC_Register/OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[2]/C
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  riscpcc/dp/PC_Register/OUT_reg[2]/Q
                         net (fo=40, routed)          0.193     0.334    riscpcc/dp/PCSrcMux/Q[2]
    SLICE_X47Y119        LUT5 (Prop_lut5_I3_O)        0.045     0.379 r  riscpcc/dp/PCSrcMux/OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    riscpcc/dp/PC_Register/OUT_reg[31]_1[2]
    SLICE_X47Y119        FDRE                                         r  riscpcc/dp/PC_Register/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/Data_Memory/mem_reg[194][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[194][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.825%)  route 0.195ns (51.175%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  riscpcc/dp/Data_Memory/mem_reg[194][1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Data_Memory/mem_reg[194][1]/Q
                         net (fo=6, routed)           0.195     0.336    riscpcc/dp/PC_Register/mem[194][7]_i_2_0[1]
    SLICE_X35Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.381 r  riscpcc/dp/PC_Register/mem[194][1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    riscpcc/dp/Data_Memory/mem_reg[194][7]_1[1]
    SLICE_X35Y92         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[194][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/Data_Memory/mem_reg[94][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/Data_Memory/mem_reg[94][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.251ns (64.203%)  route 0.140ns (35.797%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE                         0.000     0.000 r  riscpcc/dp/Data_Memory/mem_reg[94][5]/C
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Data_Memory/mem_reg[94][5]/Q
                         net (fo=6, routed)           0.140     0.281    riscpcc/dp/PC_Register/mem_reg[94][7]_0[5]
    SLICE_X41Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  riscpcc/dp/PC_Register/mem[94][5]_i_3/O
                         net (fo=1, routed)           0.000     0.326    riscpcc/dp/PC_Register/mem[94][5]_i_3_n_0
    SLICE_X41Y92         MUXF7 (Prop_muxf7_I1_O)      0.065     0.391 r  riscpcc/dp/PC_Register/mem_reg[94][5]_i_1/O
                         net (fo=1, routed)           0.000     0.391    riscpcc/dp/Data_Memory/mem_reg[94][7]_1[5]
    SLICE_X41Y92         FDRE                                         r  riscpcc/dp/Data_Memory/mem_reg[94][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          2037 Endpoints
Min Delay          2037 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.589ns  (logic 4.881ns (42.120%)  route 6.708ns (57.880%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.621     5.223    mssd_0/CLK
    SLICE_X28Y114        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.309     6.988    riscpcc/dp/PC_Register/idx[0]
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.112 r  riscpcc/dp/PC_Register/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     7.112    riscpcc/dp/Register_File/registers[27].Reg/CD_OBUF_inst_i_1_1
    SLICE_X35Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     7.329 r  riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.838     8.167    riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X35Y116        LUT4 (Prop_lut4_I3_O)        0.327     8.494 r  riscpcc/dp/Register_File/registers[27].Reg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.561    13.055    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.757    16.813 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.813    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.512ns  (logic 4.673ns (40.593%)  route 6.839ns (59.407%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.621     5.223    mssd_0/CLK
    SLICE_X28Y114        FDRE                                         r  mssd_0/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y114        FDRE (Prop_fdre_C_Q)         0.456     5.679 r  mssd_0/idx_reg[0]/Q
                         net (fo=20, routed)          1.309     6.988    riscpcc/dp/PC_Register/idx[0]
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     7.112 r  riscpcc/dp/PC_Register/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     7.112    riscpcc/dp/Register_File/registers[27].Reg/CD_OBUF_inst_i_1_1
    SLICE_X35Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     7.329 r  riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.838     8.167    riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X35Y116        LUT4 (Prop_lut4_I3_O)        0.299     8.466 r  riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.692    13.158    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.735 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.735    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[13].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.113ns  (logic 0.456ns (4.103%)  route 10.657ns (95.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.657    16.441    riscpcc/dp/Register_File/registers[13].Reg/buttons[0]
    SLICE_X56Y132        FDRE                                         r  riscpcc/dp/Register_File/registers[13].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mssd_0/idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.121ns  (logic 4.684ns (42.116%)  route 6.437ns (57.884%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.619     5.221    mssd_0/CLK
    SLICE_X28Y115        FDRE                                         r  mssd_0/idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y115        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mssd_0/idx_reg[1]/Q
                         net (fo=19, routed)          1.256     6.934    riscpcc/dp/PC_Register/idx[1]
    SLICE_X35Y119        LUT6 (Prop_lut6_I2_O)        0.124     7.058 r  riscpcc/dp/PC_Register/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     7.058    riscpcc/dp/Register_File/registers[27].Reg/CD_OBUF_inst_i_1_2
    SLICE_X35Y119        MUXF7 (Prop_muxf7_I1_O)      0.245     7.303 r  riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.967     8.269    riscpcc/dp/Register_File/registers[27].Reg/CA_OBUF_inst_i_3_n_0
    SLICE_X35Y116        LUT4 (Prop_lut4_I1_O)        0.298     8.567 r  riscpcc/dp/Register_File/registers[27].Reg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.214    12.782    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.342 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    16.342    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[1].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 0.456ns (4.153%)  route 10.524ns (95.847%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.524    16.308    riscpcc/dp/Register_File/registers[1].Reg/buttons[0]
    SLICE_X57Y133        FDRE                                         r  riscpcc/dp/Register_File/registers[1].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[7].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 0.456ns (4.153%)  route 10.524ns (95.847%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.524    16.308    riscpcc/dp/Register_File/registers[7].Reg/buttons[0]
    SLICE_X56Y133        FDRE                                         r  riscpcc/dp/Register_File/registers[7].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[18].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 0.456ns (4.158%)  route 10.510ns (95.842%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.510    16.293    riscpcc/dp/Register_File/registers[18].Reg/buttons[0]
    SLICE_X54Y135        FDRE                                         r  riscpcc/dp/Register_File/registers[18].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[21].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 0.456ns (4.158%)  route 10.510ns (95.842%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.510    16.293    riscpcc/dp/Register_File/registers[21].Reg/buttons[0]
    SLICE_X55Y135        FDRE                                         r  riscpcc/dp/Register_File/registers[21].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[22].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.839ns  (logic 0.456ns (4.207%)  route 10.383ns (95.793%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.383    16.167    riscpcc/dp/Register_File/registers[22].Reg/buttons[0]
    SLICE_X52Y136        FDRE                                         r  riscpcc/dp/Register_File/registers[22].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[19].Reg/OUT_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 0.456ns (4.209%)  route 10.379ns (95.791%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.725     5.328    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=1150, routed)       10.379    16.163    riscpcc/dp/Register_File/registers[19].Reg/buttons[0]
    SLICE_X53Y136        FDRE                                         r  riscpcc/dp/Register_File/registers[19].Reg/OUT_reg[25]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[28].Reg/OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.503ns (74.329%)  route 0.174ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.035    riscpcc/dp/UART_RF_DATA_MUX/read_data[4]
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.113     2.148 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[4]_i_1/O
                         net (fo=31, routed)          0.000     2.148    riscpcc/dp/Register_File/registers[28].Reg/D[4]
    SLICE_X42Y118        FDRE                                         r  riscpcc/dp/Register_File/registers[28].Reg/OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[21].Reg/OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.503ns (58.864%)  route 0.352ns (41.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.035    riscpcc/dp/UART_RF_DATA_MUX/read_data[4]
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.113     2.148 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[4]_i_1/O
                         net (fo=31, routed)          0.178     2.326    riscpcc/dp/Register_File/registers[21].Reg/D[4]
    SLICE_X45Y116        FDRE                                         r  riscpcc/dp/Register_File/registers[21].Reg/OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[8].Reg/OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.431ns (50.024%)  route 0.431ns (49.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.857 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.196     2.054    riscpcc/dp/UART_RF_DATA_MUX/read_data[5]
    SLICE_X43Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.099 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[5]_i_1/O
                         net (fo=31, routed)          0.234     2.333    riscpcc/dp/Register_File/registers[8].Reg/D[5]
    SLICE_X34Y118        FDRE                                         r  riscpcc/dp/Register_File/registers[8].Reg/OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[9].Reg/OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.433ns (50.077%)  route 0.432ns (49.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.859 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.184     2.043    riscpcc/dp/UART_RF_DATA_MUX/read_data[3]
    SLICE_X47Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.088 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[3]_i_1/O
                         net (fo=31, routed)          0.248     2.336    riscpcc/dp/Register_File/registers[9].Reg/D[3]
    SLICE_X49Y117        FDRE                                         r  riscpcc/dp/Register_File/registers[9].Reg/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[18].Reg/OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.503ns (57.001%)  route 0.379ns (42.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.035    riscpcc/dp/UART_RF_DATA_MUX/read_data[4]
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.113     2.148 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[4]_i_1/O
                         net (fo=31, routed)          0.206     2.354    riscpcc/dp/Register_File/registers[18].Reg/D[4]
    SLICE_X46Y117        FDRE                                         r  riscpcc/dp/Register_File/registers[18].Reg/OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[19].Reg/OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.503ns (56.700%)  route 0.384ns (43.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.035    riscpcc/dp/UART_RF_DATA_MUX/read_data[4]
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.113     2.148 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[4]_i_1/O
                         net (fo=31, routed)          0.210     2.359    riscpcc/dp/Register_File/registers[19].Reg/D[4]
    SLICE_X42Y116        FDRE                                         r  riscpcc/dp/Register_File/registers[19].Reg/OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[22].Reg/OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.503ns (53.709%)  route 0.434ns (46.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.035    riscpcc/dp/UART_RF_DATA_MUX/read_data[4]
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.113     2.148 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[4]_i_1/O
                         net (fo=31, routed)          0.260     2.408    riscpcc/dp/Register_File/registers[22].Reg/D[4]
    SLICE_X41Y116        FDRE                                         r  riscpcc/dp/Register_File/registers[22].Reg/OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[14].Reg/OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.939ns  (logic 0.503ns (53.540%)  route 0.436ns (46.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.861 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     2.035    riscpcc/dp/UART_RF_DATA_MUX/read_data[4]
    SLICE_X42Y118        LUT6 (Prop_lut6_I0_O)        0.113     2.148 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[4]_i_1/O
                         net (fo=31, routed)          0.263     2.411    riscpcc/dp/Register_File/registers[14].Reg/D[4]
    SLICE_X40Y116        FDRE                                         r  riscpcc/dp/Register_File/registers[14].Reg/OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[12].Reg/OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.433ns (45.348%)  route 0.522ns (54.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.859 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.184     2.043    riscpcc/dp/UART_RF_DATA_MUX/read_data[3]
    SLICE_X47Y120        LUT6 (Prop_lut6_I0_O)        0.045     2.088 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[3]_i_1/O
                         net (fo=31, routed)          0.338     2.426    riscpcc/dp/Register_File/registers[12].Reg/D[3]
    SLICE_X50Y116        FDRE                                         r  riscpcc/dp/Register_File/registers[12].Reg/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riscpcc/dp/Register_File/registers[6].Reg/OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.512ns (53.438%)  route 0.446ns (46.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.552     1.471    riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/WCLK
    SLICE_X42Y121        RAMD32                                       r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.865 r  riscpcc/dp/uartinstance/rx_fifo/buffer_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.303     2.168    riscpcc/dp/UART_RF_DATA_MUX/read_data[2]
    SLICE_X46Y118        LUT6 (Prop_lut6_I0_O)        0.118     2.286 r  riscpcc/dp/UART_RF_DATA_MUX/OUT[2]_i_1/O
                         net (fo=31, routed)          0.144     2.430    riscpcc/dp/Register_File/registers[6].Reg/D[2]
    SLICE_X48Y118        FDRE                                         r  riscpcc/dp/Register_File/registers[6].Reg/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/bit_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.762ns  (logic 2.810ns (11.348%)  route 21.952ns (88.652%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.707    24.762    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[0]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/bit_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.762ns  (logic 2.810ns (11.348%)  route 21.952ns (88.652%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.707    24.762    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[1]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.762ns  (logic 2.810ns (11.348%)  route 21.952ns (88.652%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.707    24.762    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[2]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/bit_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.762ns  (logic 2.810ns (11.348%)  route 21.952ns (88.652%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.707    24.762    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X43Y113        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/bit_index_reg[3]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.702ns  (logic 2.782ns (11.262%)  route 21.920ns (88.738%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=2 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT5 (Prop_lut5_I1_O)        0.124    24.027 r  riscpcc/dp/uartinstance/tx_inst/clk_count[0]_i_1__0/O
                         net (fo=14, routed)          0.675    24.702    riscpcc/dp/uartinstance/tx_inst/clk_count[0]_i_1__0_n_0
    SLICE_X44Y114        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X44Y114        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/clk_count_reg[12]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.702ns  (logic 2.782ns (11.262%)  route 21.920ns (88.738%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=2 LUT5=6 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT5 (Prop_lut5_I1_O)        0.124    24.027 r  riscpcc/dp/uartinstance/tx_inst/clk_count[0]_i_1__0/O
                         net (fo=14, routed)          0.675    24.702    riscpcc/dp/uartinstance/tx_inst/clk_count[0]_i_1__0_n_0
    SLICE_X44Y114        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X44Y114        FDRE                                         r  riscpcc/dp/uartinstance/tx_inst/clk_count_reg[13]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.620ns  (logic 2.810ns (11.414%)  route 21.810ns (88.586%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.565    24.620    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.620ns  (logic 2.810ns (11.414%)  route 21.810ns (88.586%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.565    24.620    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.620ns  (logic 2.810ns (11.414%)  route 21.810ns (88.586%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.565    24.620    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.620ns  (logic 2.810ns (11.414%)  route 21.810ns (88.586%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=3 LUT5=5 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[0]/C
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  riscpcc/dp/PC_Register/OUT_reg[0]/Q
                         net (fo=41, routed)          2.879     3.335    riscpcc/dp/PC[0]
    SLICE_X41Y116        LUT5 (Prop_lut5_I0_O)        0.152     3.487 r  riscpcc/dp/g0_b0/O
                         net (fo=2, routed)           0.449     3.936    riscpcc/dp/PC_Register/Instr[0]
    SLICE_X41Y116        LUT2 (Prop_lut2_I1_O)        0.326     4.262 f  riscpcc/dp/PC_Register/Extended_data_i_4/O
                         net (fo=13, routed)          0.838     5.100    riscpcc/dp/PC_Register/Extended_data_i_4_n_0
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.124     5.224 f  riscpcc/dp/PC_Register/mem[194][1]_i_37/O
                         net (fo=4, routed)           1.295     6.519    riscpcc/dp/PC_Register/mem[194][1]_i_37_n_0
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.643 f  riscpcc/dp/PC_Register/mem[194][1]_i_38/O
                         net (fo=1, routed)           0.465     7.109    riscpcc/dp/PC_Register/mem[194][1]_i_38_n_0
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124     7.233 r  riscpcc/dp/PC_Register/mem[194][1]_i_24/O
                         net (fo=45, routed)          3.820    11.052    riscpcc/dp/PC_Register/ALUControl[0]
    SLICE_X53Y127        LUT2 (Prop_lut2_I0_O)        0.124    11.176 f  riscpcc/dp/PC_Register/mem[90][0]_i_107/O
                         net (fo=2, routed)           1.318    12.495    riscpcc/dp/PC_Register/mem[90][0]_i_107_n_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.619 f  riscpcc/dp/PC_Register/mem[90][0]_i_73/O
                         net (fo=94, routed)          2.904    15.522    riscpcc/dp/PC_Register/mem[90][0]_i_73_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I1_O)        0.153    15.675 f  riscpcc/dp/PC_Register/mem[90][0]_i_45/O
                         net (fo=15, routed)          2.467    18.143    riscpcc/dp/PC_Register/mem[90][0]_i_45_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I3_O)        0.331    18.474 f  riscpcc/dp/PC_Register/OUT[25]_i_7/O
                         net (fo=2, routed)           0.571    19.044    riscpcc/dp/PC_Register/mem[194][1]_i_15_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.124    19.168 f  riscpcc/dp/PC_Register/OUT[25]_i_3/O
                         net (fo=2, routed)           1.118    20.286    riscpcc/dp/PC_Register/OUT[31]_i_15_0[24]
    SLICE_X44Y127        LUT4 (Prop_lut4_I0_O)        0.124    20.410 f  riscpcc/dp/PC_Register/tx_start_prev_i_13/O
                         net (fo=1, routed)           0.280    20.690    riscpcc/dp/PC_Register/tx_start_prev_i_13_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I4_O)        0.124    20.814 f  riscpcc/dp/PC_Register/tx_start_prev_i_11/O
                         net (fo=1, routed)           0.706    21.520    riscpcc/dp/PC_Register/tx_start_prev_i_11_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    21.644 f  riscpcc/dp/PC_Register/tx_start_prev_i_6/O
                         net (fo=2, routed)           0.712    22.356    riscpcc/dp/PC_Register/tx_start_prev_i_6_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I4_O)        0.124    22.480 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           1.422    23.903    riscpcc/dp/uartinstance/tx_inst/UART_WRITE_EN
    SLICE_X46Y113        LUT4 (Prop_lut4_I2_O)        0.152    24.055 r  riscpcc/dp/uartinstance/tx_inst/shift_reg[8]_i_1/O
                         net (fo=12, routed)          0.565    24.620    riscpcc/dp/uartinstance/tx_inst/shift_reg
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494     4.916    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[31].Reg/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.358ns (45.376%)  route 0.431ns (54.624%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[31].Reg/OUT_reg[3]/C
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Register_File/registers[31].Reg/OUT_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    riscpcc/dp/Register_File/registers[31].Reg/OUT_reg_n_0_[3]
    SLICE_X46Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.322 r  riscpcc/dp/Register_File/registers[31].Reg/shift_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     0.322    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[4]_2
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I1_O)      0.064     0.386 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[4]_i_2/O
                         net (fo=6, routed)           0.165     0.552    riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[1]_35
    SLICE_X46Y113        LUT6 (Prop_lut6_I0_O)        0.108     0.660 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[4]_i_1/O
                         net (fo=9, routed)           0.129     0.789    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[3]
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.992    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[9].Reg/OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.379ns (42.994%)  route 0.503ns (57.006%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[9].Reg/OUT_reg[4]/C
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  riscpcc/dp/Register_File/registers[9].Reg/OUT_reg[4]/Q
                         net (fo=3, routed)           0.153     0.317    riscpcc/dp/Register_File/registers[11].Reg/mem_reg[24][7]_i_19_0[4]
    SLICE_X40Y115        LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  riscpcc/dp/Register_File/registers[11].Reg/shift_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     0.362    riscpcc/dp/Register_File/registers[11].Reg/shift_reg[5]_i_10_n_0
    SLICE_X40Y115        MUXF7 (Prop_muxf7_I0_O)      0.062     0.424 r  riscpcc/dp/Register_File/registers[11].Reg/shift_reg_reg[5]_i_4/O
                         net (fo=6, routed)           0.166     0.591    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[5]_0
    SLICE_X42Y116        LUT6 (Prop_lut6_I3_O)        0.108     0.699 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[5]_i_1/O
                         net (fo=12, routed)          0.183     0.882    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[4]
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.992    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[24].Reg/OUT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.365ns (38.889%)  route 0.574ns (61.111%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[24].Reg/OUT_reg[6]/C
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Register_File/registers[24].Reg/OUT_reg[6]/Q
                         net (fo=3, routed)           0.178     0.319    riscpcc/dp/Register_File/registers[27].Reg/mem_reg[24][7]_i_17_2[6]
    SLICE_X52Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     0.364    riscpcc/dp/Register_File/registers[27].Reg/shift_reg[7]_i_6_n_0
    SLICE_X52Y117        MUXF7 (Prop_muxf7_I0_O)      0.071     0.435 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[7]_i_2/O
                         net (fo=5, routed)           0.186     0.621    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[7]_i_2_n_0
    SLICE_X51Y117        LUT6 (Prop_lut6_I0_O)        0.108     0.729 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[7]_i_1/O
                         net (fo=9, routed)           0.210     0.939    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[6]
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.992    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[31].Reg/OUT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.392ns (40.683%)  route 0.572ns (59.317%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[31].Reg/OUT_reg[5]/C
    SLICE_X34Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  riscpcc/dp/Register_File/registers[31].Reg/OUT_reg[5]/Q
                         net (fo=3, routed)           0.130     0.294    riscpcc/dp/Register_File/registers[31].Reg/OUT_reg_n_0_[5]
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  riscpcc/dp/Register_File/registers[31].Reg/shift_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     0.339    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[6]_2
    SLICE_X34Y112        MUXF7 (Prop_muxf7_I1_O)      0.075     0.414 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[6]_i_2/O
                         net (fo=5, routed)           0.229     0.643    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[6]_i_2_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.108     0.751 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[6]_i_1/O
                         net (fo=11, routed)          0.212     0.964    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[5]
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.992    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.356ns (36.515%)  route 0.619ns (63.485%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[2]/C
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[2]/Q
                         net (fo=3, routed)           0.128     0.269    riscpcc/dp/Register_File/registers[27].Reg/OUT_reg_n_0_[2]
    SLICE_X44Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     0.314    riscpcc/dp/Register_File/registers[27].Reg/shift_reg[3]_i_6_n_0
    SLICE_X44Y117        MUXF7 (Prop_muxf7_I0_O)      0.062     0.376 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[3]_i_2/O
                         net (fo=6, routed)           0.222     0.598    riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[1]_34
    SLICE_X46Y115        LUT6 (Prop_lut6_I0_O)        0.108     0.706 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[3]_i_1/O
                         net (fo=10, routed)          0.269     0.975    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[2]
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.991    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.365ns (35.729%)  route 0.657ns (64.271%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[7]/C
    SLICE_X53Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[7]/Q
                         net (fo=3, routed)           0.174     0.315    riscpcc/dp/Register_File/registers[27].Reg/OUT_reg_n_0_[7]
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.360 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[8]_i_7/O
                         net (fo=1, routed)           0.000     0.360    riscpcc/dp/Register_File/registers[27].Reg/shift_reg[8]_i_7_n_0
    SLICE_X55Y117        MUXF7 (Prop_muxf7_I0_O)      0.071     0.431 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[8]_i_3/O
                         net (fo=5, routed)           0.156     0.587    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[8]_i_3_n_0
    SLICE_X56Y117        LUT6 (Prop_lut6_I0_O)        0.108     0.695 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[8]_i_2/O
                         net (fo=10, routed)          0.326     1.022    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[7]
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.991    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[6].Reg/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.391ns (37.111%)  route 0.663ns (62.889%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[6].Reg/OUT_reg[0]/C
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  riscpcc/dp/Register_File/registers[6].Reg/OUT_reg[0]/Q
                         net (fo=3, routed)           0.072     0.236    riscpcc/dp/Register_File/registers[7].Reg/Q[0]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.045     0.281 r  riscpcc/dp/Register_File/registers[7].Reg/shift_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     0.281    riscpcc/dp/Register_File/registers[3].Reg/shift_reg_reg[1]
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.074     0.355 r  riscpcc/dp/Register_File/registers[3].Reg/shift_reg_reg[1]_i_5/O
                         net (fo=6, routed)           0.315     0.670    riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[1]_1
    SLICE_X43Y118        LUT6 (Prop_lut6_I5_O)        0.108     0.778 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[1]_i_1/O
                         net (fo=12, routed)          0.275     1.054    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[0]
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.991    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X47Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.356ns (29.945%)  route 0.833ns (70.055%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE                         0.000     0.000 r  riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[1]/C
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[1]/Q
                         net (fo=3, routed)           0.150     0.291    riscpcc/dp/Register_File/registers[27].Reg/OUT_reg_n_0_[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.336 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     0.336    riscpcc/dp/Register_File/registers[27].Reg/shift_reg[2]_i_6_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I0_O)      0.062     0.398 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg_reg[2]_i_2/O
                         net (fo=6, routed)           0.247     0.645    riscpcc/dp/Register_File/registers[27].Reg/OUT_reg[1]_33
    SLICE_X39Y116        LUT6 (Prop_lut6_I0_O)        0.108     0.753 r  riscpcc/dp/Register_File/registers[27].Reg/shift_reg[2]_i_1/O
                         net (fo=11, routed)          0.436     1.189    riscpcc/dp/uartinstance/tx_inst/RF_OUT2[1]
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.826     1.992    riscpcc/dp/uartinstance/tx_inst/CLK
    SLICE_X45Y113        FDSE                                         r  riscpcc/dp/uartinstance/tx_inst/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/genblk1[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.293ns (24.006%)  route 0.927ns (75.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.811     1.059    debouncer_0/BTND_IBUF
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.104 r  debouncer_0/genblk1[0].out[0]_i_1/O
                         net (fo=1, routed)           0.116     1.220    debouncer_0/genblk1[0].out[0]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.042    debouncer_0/CLK
    SLICE_X3Y56          FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C

Slack:                    inf
  Source:                 riscpcc/dp/PC_Register/OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riscpcc/dp/uartinstance/tx_start_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.600ns  (logic 0.276ns (17.253%)  route 1.324ns (82.747%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE                         0.000     0.000 r  riscpcc/dp/PC_Register/OUT_reg[4]/C
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riscpcc/dp/PC_Register/OUT_reg[4]/Q
                         net (fo=31, routed)          0.280     0.421    riscpcc/dp/Q[2]
    SLICE_X41Y116        LUT5 (Prop_lut5_I4_O)        0.045     0.466 f  riscpcc/dp/g0_b4/O
                         net (fo=14, routed)          0.303     0.770    riscpcc/dp/PC_Register/Instr[4]
    SLICE_X41Y118        LUT6 (Prop_lut6_I5_O)        0.045     0.815 r  riscpcc/dp/PC_Register/tx_start_prev_i_5/O
                         net (fo=3, routed)           0.397     1.212    riscpcc/dp/PC_Register/tx_start_prev_i_5_n_0
    SLICE_X45Y119        LUT5 (Prop_lut5_I3_O)        0.045     1.257 r  riscpcc/dp/PC_Register/tx_start_prev_i_1/O
                         net (fo=5, routed)           0.343     1.600    riscpcc/dp/uartinstance/UART_WRITE_EN
    SLICE_X50Y113        FDCE                                         r  riscpcc/dp/uartinstance/tx_start_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    riscpcc/dp/uartinstance/CLK
    SLICE_X50Y113        FDCE                                         r  riscpcc/dp/uartinstance/tx_start_prev_reg/C





