// qsys_top.sv

// Generated using ACDS version 20.3 158

`timescale 1 ps / 1 ps
module qsys_top (
		output wire        bmc_to_pcie_irq_generator_0_ext_irq_interface_irq,                     // bmc_to_pcie_irq_generator_0_ext_irq_interface.irq
		input  wire [1:0]  pcie_irq_irq_in,                                                       //                                      pcie_irq.irq_in
		output wire        pcie_to_bmc_irq_generator_0_ext_irq_interface_irq,                     // pcie_to_bmc_irq_generator_0_ext_irq_interface.irq
		input  wire [1:0]  bmc_irq_irq_in,                                                        //                                       bmc_irq.irq_in
		input  wire        pcie_to_avmm_clk_clk,                                                  //                              pcie_to_avmm_clk.clk
		input  wire        pcie_to_avmm_rst_reset,                                                //                              pcie_to_avmm_rst.reset
		input  wire        pcie_to_avmm_bus_waitrequest,                                          //                              pcie_to_avmm_bus.waitrequest
		input  wire [31:0] pcie_to_avmm_bus_readdata,                                             //                                              .readdata
		input  wire        pcie_to_avmm_bus_readdatavalid,                                        //                                              .readdatavalid
		output wire [0:0]  pcie_to_avmm_bus_burstcount,                                           //                                              .burstcount
		output wire [31:0] pcie_to_avmm_bus_writedata,                                            //                                              .writedata
		output wire [18:0] pcie_to_avmm_bus_address,                                              //                                              .address
		output wire        pcie_to_avmm_bus_write,                                                //                                              .write
		output wire        pcie_to_avmm_bus_read,                                                 //                                              .read
		output wire [3:0]  pcie_to_avmm_bus_byteenable,                                           //                                              .byteenable
		output wire        pcie_to_avmm_bus_debugaccess,                                          //                                              .debugaccess
		output wire        pcie_user_clk_clk,                                                     //                                 pcie_user_clk.clk
		input  wire        config_clk_clk,                                                        //                                    config_clk.clk
		input  wire        config_rstn_reset_n,                                                   //                                   config_rstn.reset_n
		input  wire        avmm_master_waitrequest,                                               //                                   avmm_master.waitrequest
		input  wire [31:0] avmm_master_readdata,                                                  //                                              .readdata
		input  wire        avmm_master_readdatavalid,                                             //                                              .readdatavalid
		output wire [0:0]  avmm_master_burstcount,                                                //                                              .burstcount
		output wire [31:0] avmm_master_writedata,                                                 //                                              .writedata
		output wire [11:0] avmm_master_address,                                                   //                                              .address
		output wire        avmm_master_write,                                                     //                                              .write
		output wire        avmm_master_read,                                                      //                                              .read
		output wire [3:0]  avmm_master_byteenable,                                                //                                              .byteenable
		output wire        avmm_master_debugaccess,                                               //                                              .debugaccess
		input  wire        pcie_refclk_clk,                                                       //                                   pcie_refclk.clk
		input  wire        pcie_npor_npor,                                                        //                                     pcie_npor.npor
		input  wire        pcie_npor_pin_perst,                                                   //                                              .pin_perst
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_ninit_done_ninit_done,              // qsys_top_pcie_s10_hip_avmm_gen3x16_ninit_done.ninit_done
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_done,               //   qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl.flr_pf_done
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_active,             //                                              .flr_pf_active
		input  wire        pcie_hip_ctrl_simu_mode_pipe,                                          //                                 pcie_hip_ctrl.simu_mode_pipe
		input  wire [66:0] pcie_hip_ctrl_test_in,                                                 //                                              .test_in
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_pclk_in,          //   qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe.sim_pipe_pclk_in
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_rate,             //                                              .sim_pipe_rate
		output wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_ltssmstate,            //                                              .sim_ltssmstate
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata0,                   //                                              .txdata0
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata1,                   //                                              .txdata1
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata2,                   //                                              .txdata2
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata3,                   //                                              .txdata3
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata4,                   //                                              .txdata4
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata5,                   //                                              .txdata5
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata6,                   //                                              .txdata6
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata7,                   //                                              .txdata7
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata8,                   //                                              .txdata8
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata9,                   //                                              .txdata9
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata10,                  //                                              .txdata10
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata11,                  //                                              .txdata11
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata12,                  //                                              .txdata12
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata13,                  //                                              .txdata13
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata14,                  //                                              .txdata14
		output wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata15,                  //                                              .txdata15
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak0,                  //                                              .txdatak0
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak1,                  //                                              .txdatak1
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak2,                  //                                              .txdatak2
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak3,                  //                                              .txdatak3
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak4,                  //                                              .txdatak4
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak5,                  //                                              .txdatak5
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak6,                  //                                              .txdatak6
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak7,                  //                                              .txdatak7
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak8,                  //                                              .txdatak8
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak9,                  //                                              .txdatak9
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak10,                 //                                              .txdatak10
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak11,                 //                                              .txdatak11
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak12,                 //                                              .txdatak12
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak13,                 //                                              .txdatak13
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak14,                 //                                              .txdatak14
		output wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak15,                 //                                              .txdatak15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl0,                  //                                              .txcompl0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl1,                  //                                              .txcompl1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl2,                  //                                              .txcompl2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl3,                  //                                              .txcompl3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl4,                  //                                              .txcompl4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl5,                  //                                              .txcompl5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl6,                  //                                              .txcompl6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl7,                  //                                              .txcompl7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl8,                  //                                              .txcompl8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl9,                  //                                              .txcompl9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl10,                 //                                              .txcompl10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl11,                 //                                              .txcompl11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl12,                 //                                              .txcompl12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl13,                 //                                              .txcompl13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl14,                 //                                              .txcompl14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl15,                 //                                              .txcompl15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle0,               //                                              .txelecidle0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle1,               //                                              .txelecidle1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle2,               //                                              .txelecidle2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle3,               //                                              .txelecidle3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle4,               //                                              .txelecidle4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle5,               //                                              .txelecidle5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle6,               //                                              .txelecidle6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle7,               //                                              .txelecidle7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle8,               //                                              .txelecidle8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle9,               //                                              .txelecidle9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle10,              //                                              .txelecidle10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle11,              //                                              .txelecidle11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle12,              //                                              .txelecidle12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle13,              //                                              .txelecidle13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle14,              //                                              .txelecidle14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle15,              //                                              .txelecidle15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx0,               //                                              .txdetectrx0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx1,               //                                              .txdetectrx1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx2,               //                                              .txdetectrx2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx3,               //                                              .txdetectrx3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx4,               //                                              .txdetectrx4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx5,               //                                              .txdetectrx5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx6,               //                                              .txdetectrx6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx7,               //                                              .txdetectrx7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx8,               //                                              .txdetectrx8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx9,               //                                              .txdetectrx9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx10,              //                                              .txdetectrx10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx11,              //                                              .txdetectrx11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx12,              //                                              .txdetectrx12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx13,              //                                              .txdetectrx13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx14,              //                                              .txdetectrx14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx15,              //                                              .txdetectrx15
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown0,                //                                              .powerdown0
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown1,                //                                              .powerdown1
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown2,                //                                              .powerdown2
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown3,                //                                              .powerdown3
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown4,                //                                              .powerdown4
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown5,                //                                              .powerdown5
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown6,                //                                              .powerdown6
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown7,                //                                              .powerdown7
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown8,                //                                              .powerdown8
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown9,                //                                              .powerdown9
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown10,               //                                              .powerdown10
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown11,               //                                              .powerdown11
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown12,               //                                              .powerdown12
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown13,               //                                              .powerdown13
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown14,               //                                              .powerdown14
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown15,               //                                              .powerdown15
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin0,                 //                                              .txmargin0
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin1,                 //                                              .txmargin1
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin2,                 //                                              .txmargin2
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin3,                 //                                              .txmargin3
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin4,                 //                                              .txmargin4
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin5,                 //                                              .txmargin5
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin6,                 //                                              .txmargin6
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin7,                 //                                              .txmargin7
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin8,                 //                                              .txmargin8
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin9,                 //                                              .txmargin9
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin10,                //                                              .txmargin10
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin11,                //                                              .txmargin11
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin12,                //                                              .txmargin12
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin13,                //                                              .txmargin13
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin14,                //                                              .txmargin14
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin15,                //                                              .txmargin15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph0,                 //                                              .txdeemph0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph1,                 //                                              .txdeemph1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph2,                 //                                              .txdeemph2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph3,                 //                                              .txdeemph3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph4,                 //                                              .txdeemph4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph5,                 //                                              .txdeemph5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph6,                 //                                              .txdeemph6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph7,                 //                                              .txdeemph7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph8,                 //                                              .txdeemph8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph9,                 //                                              .txdeemph9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph10,                //                                              .txdeemph10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph11,                //                                              .txdeemph11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph12,                //                                              .txdeemph12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph13,                //                                              .txdeemph13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph14,                //                                              .txdeemph14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph15,                //                                              .txdeemph15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing0,                  //                                              .txswing0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing1,                  //                                              .txswing1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing2,                  //                                              .txswing2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing3,                  //                                              .txswing3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing4,                  //                                              .txswing4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing5,                  //                                              .txswing5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing6,                  //                                              .txswing6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing7,                  //                                              .txswing7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing8,                  //                                              .txswing8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing9,                  //                                              .txswing9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing10,                 //                                              .txswing10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing11,                 //                                              .txswing11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing12,                 //                                              .txswing12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing13,                 //                                              .txswing13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing14,                 //                                              .txswing14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing15,                 //                                              .txswing15
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd0,                 //                                              .txsynchd0
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd1,                 //                                              .txsynchd1
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd2,                 //                                              .txsynchd2
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd3,                 //                                              .txsynchd3
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd4,                 //                                              .txsynchd4
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd5,                 //                                              .txsynchd5
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd6,                 //                                              .txsynchd6
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd7,                 //                                              .txsynchd7
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd8,                 //                                              .txsynchd8
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd9,                 //                                              .txsynchd9
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd10,                //                                              .txsynchd10
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd11,                //                                              .txsynchd11
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd12,                //                                              .txsynchd12
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd13,                //                                              .txsynchd13
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd14,                //                                              .txsynchd14
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd15,                //                                              .txsynchd15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst0,                  //                                              .txblkst0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst1,                  //                                              .txblkst1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst2,                  //                                              .txblkst2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst3,                  //                                              .txblkst3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst4,                  //                                              .txblkst4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst5,                  //                                              .txblkst5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst6,                  //                                              .txblkst6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst7,                  //                                              .txblkst7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst8,                  //                                              .txblkst8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst9,                  //                                              .txblkst9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst10,                 //                                              .txblkst10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst11,                 //                                              .txblkst11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst12,                 //                                              .txblkst12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst13,                 //                                              .txblkst13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst14,                 //                                              .txblkst14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst15,                 //                                              .txblkst15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip0,               //                                              .txdataskip0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip1,               //                                              .txdataskip1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip2,               //                                              .txdataskip2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip3,               //                                              .txdataskip3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip4,               //                                              .txdataskip4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip5,               //                                              .txdataskip5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip6,               //                                              .txdataskip6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip7,               //                                              .txdataskip7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip8,               //                                              .txdataskip8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip9,               //                                              .txdataskip9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip10,              //                                              .txdataskip10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip11,              //                                              .txdataskip11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip12,              //                                              .txdataskip12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip13,              //                                              .txdataskip13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip14,              //                                              .txdataskip14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip15,              //                                              .txdataskip15
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate0,                     //                                              .rate0
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate1,                     //                                              .rate1
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate2,                     //                                              .rate2
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate3,                     //                                              .rate3
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate4,                     //                                              .rate4
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate5,                     //                                              .rate5
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate6,                     //                                              .rate6
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate7,                     //                                              .rate7
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate8,                     //                                              .rate8
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate9,                     //                                              .rate9
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate10,                    //                                              .rate10
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate11,                    //                                              .rate11
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate12,                    //                                              .rate12
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate13,                    //                                              .rate13
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate14,                    //                                              .rate14
		output wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate15,                    //                                              .rate15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity0,               //                                              .rxpolarity0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity1,               //                                              .rxpolarity1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity2,               //                                              .rxpolarity2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity3,               //                                              .rxpolarity3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity4,               //                                              .rxpolarity4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity5,               //                                              .rxpolarity5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity6,               //                                              .rxpolarity6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity7,               //                                              .rxpolarity7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity8,               //                                              .rxpolarity8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity9,               //                                              .rxpolarity9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity10,              //                                              .rxpolarity10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity11,              //                                              .rxpolarity11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity12,              //                                              .rxpolarity12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity13,              //                                              .rxpolarity13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity14,              //                                              .rxpolarity14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity15,              //                                              .rxpolarity15
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset0,          //                                              .currentrxpreset0
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset1,          //                                              .currentrxpreset1
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset2,          //                                              .currentrxpreset2
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset3,          //                                              .currentrxpreset3
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset4,          //                                              .currentrxpreset4
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset5,          //                                              .currentrxpreset5
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset6,          //                                              .currentrxpreset6
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset7,          //                                              .currentrxpreset7
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset8,          //                                              .currentrxpreset8
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset9,          //                                              .currentrxpreset9
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset10,         //                                              .currentrxpreset10
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset11,         //                                              .currentrxpreset11
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset12,         //                                              .currentrxpreset12
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset13,         //                                              .currentrxpreset13
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset14,         //                                              .currentrxpreset14
		output wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset15,         //                                              .currentrxpreset15
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff0,             //                                              .currentcoeff0
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff1,             //                                              .currentcoeff1
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff2,             //                                              .currentcoeff2
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff3,             //                                              .currentcoeff3
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff4,             //                                              .currentcoeff4
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff5,             //                                              .currentcoeff5
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff6,             //                                              .currentcoeff6
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff7,             //                                              .currentcoeff7
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff8,             //                                              .currentcoeff8
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff9,             //                                              .currentcoeff9
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff10,            //                                              .currentcoeff10
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff11,            //                                              .currentcoeff11
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff12,            //                                              .currentcoeff12
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff13,            //                                              .currentcoeff13
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff14,            //                                              .currentcoeff14
		output wire [17:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff15,            //                                              .currentcoeff15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval0,                 //                                              .rxeqeval0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval1,                 //                                              .rxeqeval1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval2,                 //                                              .rxeqeval2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval3,                 //                                              .rxeqeval3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval4,                 //                                              .rxeqeval4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval5,                 //                                              .rxeqeval5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval6,                 //                                              .rxeqeval6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval7,                 //                                              .rxeqeval7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval8,                 //                                              .rxeqeval8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval9,                 //                                              .rxeqeval9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval10,                //                                              .rxeqeval10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval11,                //                                              .rxeqeval11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval12,                //                                              .rxeqeval12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval13,                //                                              .rxeqeval13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval14,                //                                              .rxeqeval14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval15,                //                                              .rxeqeval15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress0,           //                                              .rxeqinprogress0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress1,           //                                              .rxeqinprogress1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress2,           //                                              .rxeqinprogress2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress3,           //                                              .rxeqinprogress3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress4,           //                                              .rxeqinprogress4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress5,           //                                              .rxeqinprogress5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress6,           //                                              .rxeqinprogress6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress7,           //                                              .rxeqinprogress7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress8,           //                                              .rxeqinprogress8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress9,           //                                              .rxeqinprogress9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress10,          //                                              .rxeqinprogress10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress11,          //                                              .rxeqinprogress11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress12,          //                                              .rxeqinprogress12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress13,          //                                              .rxeqinprogress13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress14,          //                                              .rxeqinprogress14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress15,          //                                              .rxeqinprogress15
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq0,               //                                              .invalidreq0
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq1,               //                                              .invalidreq1
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq2,               //                                              .invalidreq2
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq3,               //                                              .invalidreq3
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq4,               //                                              .invalidreq4
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq5,               //                                              .invalidreq5
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq6,               //                                              .invalidreq6
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq7,               //                                              .invalidreq7
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq8,               //                                              .invalidreq8
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq9,               //                                              .invalidreq9
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq10,              //                                              .invalidreq10
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq11,              //                                              .invalidreq11
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq12,              //                                              .invalidreq12
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq13,              //                                              .invalidreq13
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq14,              //                                              .invalidreq14
		output wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq15,              //                                              .invalidreq15
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata0,                   //                                              .rxdata0
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata1,                   //                                              .rxdata1
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata2,                   //                                              .rxdata2
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata3,                   //                                              .rxdata3
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata4,                   //                                              .rxdata4
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata5,                   //                                              .rxdata5
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata6,                   //                                              .rxdata6
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata7,                   //                                              .rxdata7
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata8,                   //                                              .rxdata8
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata9,                   //                                              .rxdata9
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata10,                  //                                              .rxdata10
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata11,                  //                                              .rxdata11
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata12,                  //                                              .rxdata12
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata13,                  //                                              .rxdata13
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata14,                  //                                              .rxdata14
		input  wire [31:0] qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata15,                  //                                              .rxdata15
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak0,                  //                                              .rxdatak0
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak1,                  //                                              .rxdatak1
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak2,                  //                                              .rxdatak2
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak3,                  //                                              .rxdatak3
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak4,                  //                                              .rxdatak4
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak5,                  //                                              .rxdatak5
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak6,                  //                                              .rxdatak6
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak7,                  //                                              .rxdatak7
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak8,                  //                                              .rxdatak8
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak9,                  //                                              .rxdatak9
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak10,                 //                                              .rxdatak10
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak11,                 //                                              .rxdatak11
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak12,                 //                                              .rxdatak12
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak13,                 //                                              .rxdatak13
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak14,                 //                                              .rxdatak14
		input  wire [3:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak15,                 //                                              .rxdatak15
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus0,                //                                              .phystatus0
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus1,                //                                              .phystatus1
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus2,                //                                              .phystatus2
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus3,                //                                              .phystatus3
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus4,                //                                              .phystatus4
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus5,                //                                              .phystatus5
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus6,                //                                              .phystatus6
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus7,                //                                              .phystatus7
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus8,                //                                              .phystatus8
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus9,                //                                              .phystatus9
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus10,               //                                              .phystatus10
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus11,               //                                              .phystatus11
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus12,               //                                              .phystatus12
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus13,               //                                              .phystatus13
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus14,               //                                              .phystatus14
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus15,               //                                              .phystatus15
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid0,                  //                                              .rxvalid0
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid1,                  //                                              .rxvalid1
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid2,                  //                                              .rxvalid2
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid3,                  //                                              .rxvalid3
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid4,                  //                                              .rxvalid4
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid5,                  //                                              .rxvalid5
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid6,                  //                                              .rxvalid6
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid7,                  //                                              .rxvalid7
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid8,                  //                                              .rxvalid8
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid9,                  //                                              .rxvalid9
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid10,                 //                                              .rxvalid10
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid11,                 //                                              .rxvalid11
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid12,                 //                                              .rxvalid12
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid13,                 //                                              .rxvalid13
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid14,                 //                                              .rxvalid14
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid15,                 //                                              .rxvalid15
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus0,                 //                                              .rxstatus0
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus1,                 //                                              .rxstatus1
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus2,                 //                                              .rxstatus2
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus3,                 //                                              .rxstatus3
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus4,                 //                                              .rxstatus4
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus5,                 //                                              .rxstatus5
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus6,                 //                                              .rxstatus6
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus7,                 //                                              .rxstatus7
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus8,                 //                                              .rxstatus8
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus9,                 //                                              .rxstatus9
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus10,                //                                              .rxstatus10
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus11,                //                                              .rxstatus11
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus12,                //                                              .rxstatus12
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus13,                //                                              .rxstatus13
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus14,                //                                              .rxstatus14
		input  wire [2:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus15,                //                                              .rxstatus15
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle0,               //                                              .rxelecidle0
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle1,               //                                              .rxelecidle1
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle2,               //                                              .rxelecidle2
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle3,               //                                              .rxelecidle3
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle4,               //                                              .rxelecidle4
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle5,               //                                              .rxelecidle5
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle6,               //                                              .rxelecidle6
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle7,               //                                              .rxelecidle7
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle8,               //                                              .rxelecidle8
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle9,               //                                              .rxelecidle9
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle10,              //                                              .rxelecidle10
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle11,              //                                              .rxelecidle11
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle12,              //                                              .rxelecidle12
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle13,              //                                              .rxelecidle13
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle14,              //                                              .rxelecidle14
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle15,              //                                              .rxelecidle15
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd0,                 //                                              .rxsynchd0
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd1,                 //                                              .rxsynchd1
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd2,                 //                                              .rxsynchd2
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd3,                 //                                              .rxsynchd3
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd4,                 //                                              .rxsynchd4
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd5,                 //                                              .rxsynchd5
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd6,                 //                                              .rxsynchd6
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd7,                 //                                              .rxsynchd7
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd8,                 //                                              .rxsynchd8
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd9,                 //                                              .rxsynchd9
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd10,                //                                              .rxsynchd10
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd11,                //                                              .rxsynchd11
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd12,                //                                              .rxsynchd12
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd13,                //                                              .rxsynchd13
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd14,                //                                              .rxsynchd14
		input  wire [1:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd15,                //                                              .rxsynchd15
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst0,                  //                                              .rxblkst0
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst1,                  //                                              .rxblkst1
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst2,                  //                                              .rxblkst2
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst3,                  //                                              .rxblkst3
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst4,                  //                                              .rxblkst4
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst5,                  //                                              .rxblkst5
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst6,                  //                                              .rxblkst6
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst7,                  //                                              .rxblkst7
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst8,                  //                                              .rxblkst8
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst9,                  //                                              .rxblkst9
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst10,                 //                                              .rxblkst10
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst11,                 //                                              .rxblkst11
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst12,                 //                                              .rxblkst12
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst13,                 //                                              .rxblkst13
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst14,                 //                                              .rxblkst14
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst15,                 //                                              .rxblkst15
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip0,               //                                              .rxdataskip0
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip1,               //                                              .rxdataskip1
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip2,               //                                              .rxdataskip2
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip3,               //                                              .rxdataskip3
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip4,               //                                              .rxdataskip4
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip5,               //                                              .rxdataskip5
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip6,               //                                              .rxdataskip6
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip7,               //                                              .rxdataskip7
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip8,               //                                              .rxdataskip8
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip9,               //                                              .rxdataskip9
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip10,              //                                              .rxdataskip10
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip11,              //                                              .rxdataskip11
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip12,              //                                              .rxdataskip12
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip13,              //                                              .rxdataskip13
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip14,              //                                              .rxdataskip14
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip15,              //                                              .rxdataskip15
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback0,              //                                              .dirfeedback0
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback1,              //                                              .dirfeedback1
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback2,              //                                              .dirfeedback2
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback3,              //                                              .dirfeedback3
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback4,              //                                              .dirfeedback4
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback5,              //                                              .dirfeedback5
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback6,              //                                              .dirfeedback6
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback7,              //                                              .dirfeedback7
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback8,              //                                              .dirfeedback8
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback9,              //                                              .dirfeedback9
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback10,             //                                              .dirfeedback10
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback11,             //                                              .dirfeedback11
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback12,             //                                              .dirfeedback12
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback13,             //                                              .dirfeedback13
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback14,             //                                              .dirfeedback14
		input  wire [5:0]  qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback15,             //                                              .dirfeedback15
		input  wire        qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_mask_tx_pll_lock, //                                              .sim_pipe_mask_tx_pll_lock
		input  wire        pcie_serial_rx_in0,                                                    //                                   pcie_serial.rx_in0
		input  wire        pcie_serial_rx_in1,                                                    //                                              .rx_in1
		input  wire        pcie_serial_rx_in2,                                                    //                                              .rx_in2
		input  wire        pcie_serial_rx_in3,                                                    //                                              .rx_in3
		input  wire        pcie_serial_rx_in4,                                                    //                                              .rx_in4
		input  wire        pcie_serial_rx_in5,                                                    //                                              .rx_in5
		input  wire        pcie_serial_rx_in6,                                                    //                                              .rx_in6
		input  wire        pcie_serial_rx_in7,                                                    //                                              .rx_in7
		input  wire        pcie_serial_rx_in8,                                                    //                                              .rx_in8
		input  wire        pcie_serial_rx_in9,                                                    //                                              .rx_in9
		input  wire        pcie_serial_rx_in10,                                                   //                                              .rx_in10
		input  wire        pcie_serial_rx_in11,                                                   //                                              .rx_in11
		input  wire        pcie_serial_rx_in12,                                                   //                                              .rx_in12
		input  wire        pcie_serial_rx_in13,                                                   //                                              .rx_in13
		input  wire        pcie_serial_rx_in14,                                                   //                                              .rx_in14
		input  wire        pcie_serial_rx_in15,                                                   //                                              .rx_in15
		output wire        pcie_serial_tx_out0,                                                   //                                              .tx_out0
		output wire        pcie_serial_tx_out1,                                                   //                                              .tx_out1
		output wire        pcie_serial_tx_out2,                                                   //                                              .tx_out2
		output wire        pcie_serial_tx_out3,                                                   //                                              .tx_out3
		output wire        pcie_serial_tx_out4,                                                   //                                              .tx_out4
		output wire        pcie_serial_tx_out5,                                                   //                                              .tx_out5
		output wire        pcie_serial_tx_out6,                                                   //                                              .tx_out6
		output wire        pcie_serial_tx_out7,                                                   //                                              .tx_out7
		output wire        pcie_serial_tx_out8,                                                   //                                              .tx_out8
		output wire        pcie_serial_tx_out9,                                                   //                                              .tx_out9
		output wire        pcie_serial_tx_out10,                                                  //                                              .tx_out10
		output wire        pcie_serial_tx_out11,                                                  //                                              .tx_out11
		output wire        pcie_serial_tx_out12,                                                  //                                              .tx_out12
		output wire        pcie_serial_tx_out13,                                                  //                                              .tx_out13
		output wire        pcie_serial_tx_out14,                                                  //                                              .tx_out14
		output wire        pcie_serial_tx_out15,                                                  //                                              .tx_out15
		input  wire        spi_mosi_to_the_spislave_inst_for_spichain,                            //                                           spi.mosi_to_the_spislave_inst_for_spichain
		input  wire        spi_nss_to_the_spislave_inst_for_spichain,                             //                                              .nss_to_the_spislave_inst_for_spichain
		input  wire        spi_sclk_to_the_spislave_inst_for_spichain,                            //                                              .sclk_to_the_spislave_inst_for_spichain
		inout  wire        spi_miso_to_and_from_the_spislave_inst_for_spichain,                   //                                              .miso_to_and_from_the_spislave_inst_for_spichain
		output wire        pcie_user_rst_reset,                                                   //                                 pcie_user_rst.reset
		input  wire [31:0] system_arbiter_1_hps_gp_if_gp_out,                                     //                    system_arbiter_1_hps_gp_if.gp_out
		output wire [31:0] system_arbiter_1_hps_gp_if_gp_in,                                      //                                              .gp_in
		inout  wire [7:0]  conf_d_conf_d,                                                         //                                        conf_d.conf_d
		output wire        soft_recfg_req_n_soft_reconfigure_req_n,                               //                              soft_recfg_req_n.soft_reconfigure_req_n
		output wire [3:0]  conf_c_out_conf_c_out,                                                 //                                    conf_c_out.conf_c_out
		input  wire [3:0]  conf_c_in_conf_c_in                                                    //                                     conf_c_in.conf_c_in
	);

	wire          qsys_clk_config_clk_clk;                                                 // qsys_clk_config:clk_out -> [mm_interconnect_0:qsys_clk_config_clk_clk, mm_interconnect_1:qsys_clk_config_clk_clk, qsys_sys_mgr:config_clk_clk, qsys_top_master_0:clk_clk, qsys_top_mm_clock_crossing_bridge_0:m0_clk, qsys_top_spi_slave_to_avmm_master_bridge:clk, spi_pb_0:clk]
	wire          qsys_clk_pcie_user_clk_clk;                                              // qsys_clk_pcie_user:clk_out -> [BMC_to_PCIe_IRQ_Generator_0:clk, PCIe_to_BMC_IRQ_Generator_0:clk, PCIe_to_avmm_0:s0_clk, arbiter_bridge:clk, ocmem:clk, qsys_sys_mgr:user_clk_clk, qsys_top_mm_clock_crossing_bridge_0:s0_clk, system_arbiter_0:clk]
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk;                   // qsys_top_pcie_s10_hip_avmm_gen3x16:coreclkout_hip -> [clk_pcie_user_bridge:in_clk, mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk, mm_interconnect_2:qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk, qsys_clk_pcie_user:in_clk, rst_controller:clk, rst_pcie_user_bridge:clk]
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_app_nreset_status_reset;              // qsys_top_pcie_s10_hip_avmm_gen3x16:app_nreset_status -> [mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_translator_reset_reset_bridge_in_reset_reset, qsys_clk_pcie_user:reset_n, rst_pcie_user_bridge:in_reset]
	wire          qsys_clk_config_clk_reset_reset;                                         // qsys_clk_config:reset_n_out -> [mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_reset_n_reset_bridge_in_reset_reset, mm_interconnect_1:spi_pb_0_reset_reset_bridge_in_reset_reset, qsys_sys_mgr:config_rstn_reset_n, qsys_top_master_0:clk_reset_reset, qsys_top_mm_clock_crossing_bridge_0:m0_reset, qsys_top_spi_slave_to_avmm_master_bridge:reset_n, spi_pb_0:reset]
	wire   [31:0] qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdata;         // mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdata -> qsys_top_spi_slave_to_avmm_master_bridge:readdata_to_the_altera_avalon_packets_to_master_inst_for_spichain
	wire          qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_waitrequest;      // mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_waitrequest -> qsys_top_spi_slave_to_avmm_master_bridge:waitrequest_to_the_altera_avalon_packets_to_master_inst_for_spichain
	wire   [31:0] qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_address;          // qsys_top_spi_slave_to_avmm_master_bridge:address_from_the_altera_avalon_packets_to_master_inst_for_spichain -> mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_address
	wire    [3:0] qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_byteenable;       // qsys_top_spi_slave_to_avmm_master_bridge:byteenable_from_the_altera_avalon_packets_to_master_inst_for_spichain -> mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_byteenable
	wire          qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_read;             // qsys_top_spi_slave_to_avmm_master_bridge:read_from_the_altera_avalon_packets_to_master_inst_for_spichain -> mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_read
	wire          qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdatavalid;    // mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdatavalid -> qsys_top_spi_slave_to_avmm_master_bridge:readdatavalid_to_the_altera_avalon_packets_to_master_inst_for_spichain
	wire          qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_write;            // qsys_top_spi_slave_to_avmm_master_bridge:write_from_the_altera_avalon_packets_to_master_inst_for_spichain -> mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_write
	wire   [31:0] qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_writedata;        // qsys_top_spi_slave_to_avmm_master_bridge:writedata_from_the_altera_avalon_packets_to_master_inst_for_spichain -> mm_interconnect_0:qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_writedata
	wire   [31:0] mm_interconnect_0_spi_pb_0_s0_readdata;                                  // spi_pb_0:s0_readdata -> mm_interconnect_0:spi_pb_0_s0_readdata
	wire          mm_interconnect_0_spi_pb_0_s0_waitrequest;                               // spi_pb_0:s0_waitrequest -> mm_interconnect_0:spi_pb_0_s0_waitrequest
	wire          mm_interconnect_0_spi_pb_0_s0_debugaccess;                               // mm_interconnect_0:spi_pb_0_s0_debugaccess -> spi_pb_0:s0_debugaccess
	wire   [14:0] mm_interconnect_0_spi_pb_0_s0_address;                                   // mm_interconnect_0:spi_pb_0_s0_address -> spi_pb_0:s0_address
	wire          mm_interconnect_0_spi_pb_0_s0_read;                                      // mm_interconnect_0:spi_pb_0_s0_read -> spi_pb_0:s0_read
	wire    [3:0] mm_interconnect_0_spi_pb_0_s0_byteenable;                                // mm_interconnect_0:spi_pb_0_s0_byteenable -> spi_pb_0:s0_byteenable
	wire          mm_interconnect_0_spi_pb_0_s0_readdatavalid;                             // spi_pb_0:s0_readdatavalid -> mm_interconnect_0:spi_pb_0_s0_readdatavalid
	wire          mm_interconnect_0_spi_pb_0_s0_write;                                     // mm_interconnect_0:spi_pb_0_s0_write -> spi_pb_0:s0_write
	wire   [31:0] mm_interconnect_0_spi_pb_0_s0_writedata;                                 // mm_interconnect_0:spi_pb_0_s0_writedata -> spi_pb_0:s0_writedata
	wire    [0:0] mm_interconnect_0_spi_pb_0_s0_burstcount;                                // mm_interconnect_0:spi_pb_0_s0_burstcount -> spi_pb_0:s0_burstcount
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_waitrequest;               // mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_waitrequest -> qsys_top_pcie_s10_hip_avmm_gen3x16:bam_waitrequest_i
	wire  [511:0] qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdata;                  // mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdata -> qsys_top_pcie_s10_hip_avmm_gen3x16:bam_readdata_i
	wire   [19:0] qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_address;                   // qsys_top_pcie_s10_hip_avmm_gen3x16:bam_address_o -> mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_address
	wire   [63:0] qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_byteenable;                // qsys_top_pcie_s10_hip_avmm_gen3x16:bam_byteenable_o -> mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_byteenable
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_read;                      // qsys_top_pcie_s10_hip_avmm_gen3x16:bam_read_o -> mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_read
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdatavalid;             // mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdatavalid -> qsys_top_pcie_s10_hip_avmm_gen3x16:bam_readdatavalid_i
	wire    [1:0] qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_response;                  // mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_response -> qsys_top_pcie_s10_hip_avmm_gen3x16:bam_response_i
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_write;                     // qsys_top_pcie_s10_hip_avmm_gen3x16:bam_write_o -> mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_write
	wire  [511:0] qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writedata;                 // qsys_top_pcie_s10_hip_avmm_gen3x16:bam_writedata_o -> mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writedata
	wire          qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writeresponsevalid;        // mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writeresponsevalid -> qsys_top_pcie_s10_hip_avmm_gen3x16:bam_writeresponsevalid_i
	wire    [3:0] qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_burstcount;                // qsys_top_pcie_s10_hip_avmm_gen3x16:bam_burstcount_o -> mm_interconnect_1:qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_burstcount
	wire          spi_pb_0_m0_waitrequest;                                                 // mm_interconnect_1:spi_pb_0_m0_waitrequest -> spi_pb_0:m0_waitrequest
	wire   [31:0] spi_pb_0_m0_readdata;                                                    // mm_interconnect_1:spi_pb_0_m0_readdata -> spi_pb_0:m0_readdata
	wire          spi_pb_0_m0_debugaccess;                                                 // spi_pb_0:m0_debugaccess -> mm_interconnect_1:spi_pb_0_m0_debugaccess
	wire   [14:0] spi_pb_0_m0_address;                                                     // spi_pb_0:m0_address -> mm_interconnect_1:spi_pb_0_m0_address
	wire          spi_pb_0_m0_read;                                                        // spi_pb_0:m0_read -> mm_interconnect_1:spi_pb_0_m0_read
	wire    [3:0] spi_pb_0_m0_byteenable;                                                  // spi_pb_0:m0_byteenable -> mm_interconnect_1:spi_pb_0_m0_byteenable
	wire          spi_pb_0_m0_readdatavalid;                                               // mm_interconnect_1:spi_pb_0_m0_readdatavalid -> spi_pb_0:m0_readdatavalid
	wire   [31:0] spi_pb_0_m0_writedata;                                                   // spi_pb_0:m0_writedata -> mm_interconnect_1:spi_pb_0_m0_writedata
	wire          spi_pb_0_m0_write;                                                       // spi_pb_0:m0_write -> mm_interconnect_1:spi_pb_0_m0_write
	wire    [0:0] spi_pb_0_m0_burstcount;                                                  // spi_pb_0:m0_burstcount -> mm_interconnect_1:spi_pb_0_m0_burstcount
	wire   [31:0] qsys_top_master_0_master_readdata;                                       // mm_interconnect_1:qsys_top_master_0_master_readdata -> qsys_top_master_0:master_readdata
	wire          qsys_top_master_0_master_waitrequest;                                    // mm_interconnect_1:qsys_top_master_0_master_waitrequest -> qsys_top_master_0:master_waitrequest
	wire   [31:0] qsys_top_master_0_master_address;                                        // qsys_top_master_0:master_address -> mm_interconnect_1:qsys_top_master_0_master_address
	wire          qsys_top_master_0_master_read;                                           // qsys_top_master_0:master_read -> mm_interconnect_1:qsys_top_master_0_master_read
	wire    [3:0] qsys_top_master_0_master_byteenable;                                     // qsys_top_master_0:master_byteenable -> mm_interconnect_1:qsys_top_master_0_master_byteenable
	wire          qsys_top_master_0_master_readdatavalid;                                  // mm_interconnect_1:qsys_top_master_0_master_readdatavalid -> qsys_top_master_0:master_readdatavalid
	wire          qsys_top_master_0_master_write;                                          // qsys_top_master_0:master_write -> mm_interconnect_1:qsys_top_master_0_master_write
	wire   [31:0] qsys_top_master_0_master_writedata;                                      // qsys_top_master_0:master_writedata -> mm_interconnect_1:qsys_top_master_0_master_writedata
	wire   [31:0] mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_readdata;       // qsys_top_mm_clock_crossing_bridge_0:s0_readdata -> mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_readdata
	wire          mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_waitrequest;    // qsys_top_mm_clock_crossing_bridge_0:s0_waitrequest -> mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_waitrequest
	wire          mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_debugaccess;    // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_debugaccess -> qsys_top_mm_clock_crossing_bridge_0:s0_debugaccess
	wire   [11:0] mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_address;        // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_address -> qsys_top_mm_clock_crossing_bridge_0:s0_address
	wire          mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_read;           // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_read -> qsys_top_mm_clock_crossing_bridge_0:s0_read
	wire    [3:0] mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_byteenable;     // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_byteenable -> qsys_top_mm_clock_crossing_bridge_0:s0_byteenable
	wire          mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_readdatavalid;  // qsys_top_mm_clock_crossing_bridge_0:s0_readdatavalid -> mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_readdatavalid
	wire          mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_write;          // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_write -> qsys_top_mm_clock_crossing_bridge_0:s0_write
	wire   [31:0] mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_writedata;      // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_writedata -> qsys_top_mm_clock_crossing_bridge_0:s0_writedata
	wire    [0:0] mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_burstcount;     // mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_burstcount -> qsys_top_mm_clock_crossing_bridge_0:s0_burstcount
	wire   [31:0] mm_interconnect_1_arbiter_bridge_s0_readdata;                            // arbiter_bridge:s0_readdata -> mm_interconnect_1:arbiter_bridge_s0_readdata
	wire          mm_interconnect_1_arbiter_bridge_s0_waitrequest;                         // arbiter_bridge:s0_waitrequest -> mm_interconnect_1:arbiter_bridge_s0_waitrequest
	wire          mm_interconnect_1_arbiter_bridge_s0_debugaccess;                         // mm_interconnect_1:arbiter_bridge_s0_debugaccess -> arbiter_bridge:s0_debugaccess
	wire    [5:0] mm_interconnect_1_arbiter_bridge_s0_address;                             // mm_interconnect_1:arbiter_bridge_s0_address -> arbiter_bridge:s0_address
	wire          mm_interconnect_1_arbiter_bridge_s0_read;                                // mm_interconnect_1:arbiter_bridge_s0_read -> arbiter_bridge:s0_read
	wire    [3:0] mm_interconnect_1_arbiter_bridge_s0_byteenable;                          // mm_interconnect_1:arbiter_bridge_s0_byteenable -> arbiter_bridge:s0_byteenable
	wire          mm_interconnect_1_arbiter_bridge_s0_readdatavalid;                       // arbiter_bridge:s0_readdatavalid -> mm_interconnect_1:arbiter_bridge_s0_readdatavalid
	wire          mm_interconnect_1_arbiter_bridge_s0_write;                               // mm_interconnect_1:arbiter_bridge_s0_write -> arbiter_bridge:s0_write
	wire   [31:0] mm_interconnect_1_arbiter_bridge_s0_writedata;                           // mm_interconnect_1:arbiter_bridge_s0_writedata -> arbiter_bridge:s0_writedata
	wire    [0:0] mm_interconnect_1_arbiter_bridge_s0_burstcount;                          // mm_interconnect_1:arbiter_bridge_s0_burstcount -> arbiter_bridge:s0_burstcount
	wire   [31:0] mm_interconnect_1_pcie_to_avmm_0_s0_readdata;                            // PCIe_to_avmm_0:s0_readdata -> mm_interconnect_1:PCIe_to_avmm_0_s0_readdata
	wire          mm_interconnect_1_pcie_to_avmm_0_s0_waitrequest;                         // PCIe_to_avmm_0:s0_waitrequest -> mm_interconnect_1:PCIe_to_avmm_0_s0_waitrequest
	wire          mm_interconnect_1_pcie_to_avmm_0_s0_debugaccess;                         // mm_interconnect_1:PCIe_to_avmm_0_s0_debugaccess -> PCIe_to_avmm_0:s0_debugaccess
	wire   [18:0] mm_interconnect_1_pcie_to_avmm_0_s0_address;                             // mm_interconnect_1:PCIe_to_avmm_0_s0_address -> PCIe_to_avmm_0:s0_address
	wire          mm_interconnect_1_pcie_to_avmm_0_s0_read;                                // mm_interconnect_1:PCIe_to_avmm_0_s0_read -> PCIe_to_avmm_0:s0_read
	wire    [3:0] mm_interconnect_1_pcie_to_avmm_0_s0_byteenable;                          // mm_interconnect_1:PCIe_to_avmm_0_s0_byteenable -> PCIe_to_avmm_0:s0_byteenable
	wire          mm_interconnect_1_pcie_to_avmm_0_s0_readdatavalid;                       // PCIe_to_avmm_0:s0_readdatavalid -> mm_interconnect_1:PCIe_to_avmm_0_s0_readdatavalid
	wire          mm_interconnect_1_pcie_to_avmm_0_s0_write;                               // mm_interconnect_1:PCIe_to_avmm_0_s0_write -> PCIe_to_avmm_0:s0_write
	wire   [31:0] mm_interconnect_1_pcie_to_avmm_0_s0_writedata;                           // mm_interconnect_1:PCIe_to_avmm_0_s0_writedata -> PCIe_to_avmm_0:s0_writedata
	wire    [0:0] mm_interconnect_1_pcie_to_avmm_0_s0_burstcount;                          // mm_interconnect_1:PCIe_to_avmm_0_s0_burstcount -> PCIe_to_avmm_0:s0_burstcount
	wire          mm_interconnect_1_ocmem_s1_chipselect;                                   // mm_interconnect_1:ocmem_s1_chipselect -> ocmem:chipselect
	wire   [31:0] mm_interconnect_1_ocmem_s1_readdata;                                     // ocmem:readdata -> mm_interconnect_1:ocmem_s1_readdata
	wire    [9:0] mm_interconnect_1_ocmem_s1_address;                                      // mm_interconnect_1:ocmem_s1_address -> ocmem:address
	wire    [3:0] mm_interconnect_1_ocmem_s1_byteenable;                                   // mm_interconnect_1:ocmem_s1_byteenable -> ocmem:byteenable
	wire          mm_interconnect_1_ocmem_s1_write;                                        // mm_interconnect_1:ocmem_s1_write -> ocmem:write
	wire   [31:0] mm_interconnect_1_ocmem_s1_writedata;                                    // mm_interconnect_1:ocmem_s1_writedata -> ocmem:writedata
	wire          mm_interconnect_1_ocmem_s1_clken;                                        // mm_interconnect_1:ocmem_s1_clken -> ocmem:clken
	wire   [31:0] mm_interconnect_1_qsys_sys_mgr_system_mm_readdata;                       // qsys_sys_mgr:system_mm_readdata -> mm_interconnect_1:qsys_sys_mgr_system_mm_readdata
	wire          mm_interconnect_1_qsys_sys_mgr_system_mm_waitrequest;                    // qsys_sys_mgr:system_mm_waitrequest -> mm_interconnect_1:qsys_sys_mgr_system_mm_waitrequest
	wire          mm_interconnect_1_qsys_sys_mgr_system_mm_debugaccess;                    // mm_interconnect_1:qsys_sys_mgr_system_mm_debugaccess -> qsys_sys_mgr:system_mm_debugaccess
	wire   [10:0] mm_interconnect_1_qsys_sys_mgr_system_mm_address;                        // mm_interconnect_1:qsys_sys_mgr_system_mm_address -> qsys_sys_mgr:system_mm_address
	wire          mm_interconnect_1_qsys_sys_mgr_system_mm_read;                           // mm_interconnect_1:qsys_sys_mgr_system_mm_read -> qsys_sys_mgr:system_mm_read
	wire    [3:0] mm_interconnect_1_qsys_sys_mgr_system_mm_byteenable;                     // mm_interconnect_1:qsys_sys_mgr_system_mm_byteenable -> qsys_sys_mgr:system_mm_byteenable
	wire          mm_interconnect_1_qsys_sys_mgr_system_mm_readdatavalid;                  // qsys_sys_mgr:system_mm_readdatavalid -> mm_interconnect_1:qsys_sys_mgr_system_mm_readdatavalid
	wire          mm_interconnect_1_qsys_sys_mgr_system_mm_write;                          // mm_interconnect_1:qsys_sys_mgr_system_mm_write -> qsys_sys_mgr:system_mm_write
	wire   [31:0] mm_interconnect_1_qsys_sys_mgr_system_mm_writedata;                      // mm_interconnect_1:qsys_sys_mgr_system_mm_writedata -> qsys_sys_mgr:system_mm_writedata
	wire    [0:0] mm_interconnect_1_qsys_sys_mgr_system_mm_burstcount;                     // mm_interconnect_1:qsys_sys_mgr_system_mm_burstcount -> qsys_sys_mgr:system_mm_burstcount
	wire          arbiter_bridge_m0_waitrequest;                                           // mm_interconnect_2:arbiter_bridge_m0_waitrequest -> arbiter_bridge:m0_waitrequest
	wire   [31:0] arbiter_bridge_m0_readdata;                                              // mm_interconnect_2:arbiter_bridge_m0_readdata -> arbiter_bridge:m0_readdata
	wire          arbiter_bridge_m0_debugaccess;                                           // arbiter_bridge:m0_debugaccess -> mm_interconnect_2:arbiter_bridge_m0_debugaccess
	wire    [5:0] arbiter_bridge_m0_address;                                               // arbiter_bridge:m0_address -> mm_interconnect_2:arbiter_bridge_m0_address
	wire          arbiter_bridge_m0_read;                                                  // arbiter_bridge:m0_read -> mm_interconnect_2:arbiter_bridge_m0_read
	wire    [3:0] arbiter_bridge_m0_byteenable;                                            // arbiter_bridge:m0_byteenable -> mm_interconnect_2:arbiter_bridge_m0_byteenable
	wire          arbiter_bridge_m0_readdatavalid;                                         // mm_interconnect_2:arbiter_bridge_m0_readdatavalid -> arbiter_bridge:m0_readdatavalid
	wire   [31:0] arbiter_bridge_m0_writedata;                                             // arbiter_bridge:m0_writedata -> mm_interconnect_2:arbiter_bridge_m0_writedata
	wire          arbiter_bridge_m0_write;                                                 // arbiter_bridge:m0_write -> mm_interconnect_2:arbiter_bridge_m0_write
	wire    [0:0] arbiter_bridge_m0_burstcount;                                            // arbiter_bridge:m0_burstcount -> mm_interconnect_2:arbiter_bridge_m0_burstcount
	wire          mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_chipselect; // mm_interconnect_2:BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_chipselect -> BMC_to_PCIe_IRQ_Generator_0:chipselect
	wire   [31:0] mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_readdata;   // BMC_to_PCIe_IRQ_Generator_0:readdata -> mm_interconnect_2:BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_readdata
	wire    [1:0] mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_address;    // mm_interconnect_2:BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_address -> BMC_to_PCIe_IRQ_Generator_0:address
	wire          mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_write;      // mm_interconnect_2:BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_write -> BMC_to_PCIe_IRQ_Generator_0:write_n
	wire   [31:0] mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_writedata;  // mm_interconnect_2:BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_writedata -> BMC_to_PCIe_IRQ_Generator_0:writedata
	wire          mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_chipselect; // mm_interconnect_2:PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_chipselect -> PCIe_to_BMC_IRQ_Generator_0:chipselect
	wire   [31:0] mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_readdata;   // PCIe_to_BMC_IRQ_Generator_0:readdata -> mm_interconnect_2:PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_readdata
	wire    [1:0] mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_address;    // mm_interconnect_2:PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_address -> PCIe_to_BMC_IRQ_Generator_0:address
	wire          mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_write;      // mm_interconnect_2:PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_write -> PCIe_to_BMC_IRQ_Generator_0:write_n
	wire   [31:0] mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_writedata;  // mm_interconnect_2:PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_writedata -> PCIe_to_BMC_IRQ_Generator_0:writedata
	wire   [31:0] mm_interconnect_2_system_arbiter_0_s0_readdata;                          // system_arbiter_0:avs_s0_readdata -> mm_interconnect_2:system_arbiter_0_s0_readdata
	wire          mm_interconnect_2_system_arbiter_0_s0_waitrequest;                       // system_arbiter_0:avs_s0_waitrequest -> mm_interconnect_2:system_arbiter_0_s0_waitrequest
	wire    [1:0] mm_interconnect_2_system_arbiter_0_s0_address;                           // mm_interconnect_2:system_arbiter_0_s0_address -> system_arbiter_0:avs_s0_address
	wire          mm_interconnect_2_system_arbiter_0_s0_read;                              // mm_interconnect_2:system_arbiter_0_s0_read -> system_arbiter_0:avs_s0_read
	wire          mm_interconnect_2_system_arbiter_0_s0_write;                             // mm_interconnect_2:system_arbiter_0_s0_write -> system_arbiter_0:avs_s0_write
	wire   [31:0] mm_interconnect_2_system_arbiter_0_s0_writedata;                         // mm_interconnect_2:system_arbiter_0_s0_writedata -> system_arbiter_0:avs_s0_writedata
	wire          rst_controller_reset_out_reset;                                          // rst_controller:reset_out -> [BMC_to_PCIe_IRQ_Generator_0:reset_n, PCIe_to_BMC_IRQ_Generator_0:reset_n, PCIe_to_avmm_0:s0_reset, arbiter_bridge:reset, mm_interconnect_1:qsys_top_mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset_reset, mm_interconnect_2:arbiter_bridge_reset_reset_bridge_in_reset_reset, ocmem:reset, qsys_sys_mgr:user_rstn_reset_n, qsys_top_mm_clock_crossing_bridge_0:s0_reset, rst_translator:in_reset, system_arbiter_0:reset]
	wire          rst_controller_reset_out_reset_req;                                      // rst_controller:reset_req -> [ocmem:reset_req, rst_translator:reset_req_in]
	wire          qsys_clk_pcie_user_clk_reset_reset;                                      // qsys_clk_pcie_user:reset_n_out -> rst_controller:reset_in0

	BMC_to_PCIe_IRQ_Generator #(
		.appear_in_device_tree (0),
		.IRQ_WIDTH             (8)
	) bmc_to_pcie_irq_generator_0 (
		.address    (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_address),    //   input,   width = 2,    avalon_slave_0.address
		.chipselect (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_chipselect), //   input,   width = 1,                  .chipselect
		.write_n    (~mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_write),     //   input,   width = 1,                  .write_n
		.writedata  (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_writedata),  //   input,  width = 32,                  .writedata
		.readdata   (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_readdata),   //  output,  width = 32,                  .readdata
		.clk        (qsys_clk_pcie_user_clk_clk),                                              //   input,   width = 1,             clock.clk
		.reset_n    (~rst_controller_reset_out_reset),                                         //   input,   width = 1,             reset.reset_n
		.irq        (bmc_to_pcie_irq_generator_0_ext_irq_interface_irq),                       //  output,   width = 1,  interrupt_sender.irq
		.irq_in     (pcie_irq_irq_in)                                                          //   input,   width = 2, Ext_irq_interface.irq_in
	);

	PCIe_to_BMC_IRQ_Generator_1 #(
		.appear_in_device_tree (0),
		.IRQ_WIDTH             (8)
	) pcie_to_bmc_irq_generator_0 (
		.address    (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_address),    //   input,   width = 2,    avalon_slave_0.address
		.chipselect (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_chipselect), //   input,   width = 1,                  .chipselect
		.write_n    (~mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_write),     //   input,   width = 1,                  .write_n
		.writedata  (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_writedata),  //   input,  width = 32,                  .writedata
		.readdata   (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_readdata),   //  output,  width = 32,                  .readdata
		.clk        (qsys_clk_pcie_user_clk_clk),                                              //   input,   width = 1,             clock.clk
		.reset_n    (~rst_controller_reset_out_reset),                                         //   input,   width = 1,             reset.reset_n
		.irq        (pcie_to_bmc_irq_generator_0_ext_irq_interface_irq),                       //  output,   width = 1,  interrupt_sender.irq
		.irq_in     (bmc_irq_irq_in)                                                           //   input,   width = 2, Ext_irq_interface.irq_in
	);

	PCIe_to_avmm_0 pcie_to_avmm_0 (
		.m0_clk           (pcie_to_avmm_clk_clk),                              //   input,   width = 1,   m0_clk.clk
		.m0_reset         (pcie_to_avmm_rst_reset),                            //   input,   width = 1, m0_reset.reset
		.s0_clk           (qsys_clk_pcie_user_clk_clk),                        //   input,   width = 1,   s0_clk.clk
		.s0_reset         (rst_controller_reset_out_reset),                    //   input,   width = 1, s0_reset.reset
		.s0_waitrequest   (mm_interconnect_1_pcie_to_avmm_0_s0_waitrequest),   //  output,   width = 1,       s0.waitrequest
		.s0_readdata      (mm_interconnect_1_pcie_to_avmm_0_s0_readdata),      //  output,  width = 32,         .readdata
		.s0_readdatavalid (mm_interconnect_1_pcie_to_avmm_0_s0_readdatavalid), //  output,   width = 1,         .readdatavalid
		.s0_burstcount    (mm_interconnect_1_pcie_to_avmm_0_s0_burstcount),    //   input,   width = 1,         .burstcount
		.s0_writedata     (mm_interconnect_1_pcie_to_avmm_0_s0_writedata),     //   input,  width = 32,         .writedata
		.s0_address       (mm_interconnect_1_pcie_to_avmm_0_s0_address),       //   input,  width = 19,         .address
		.s0_write         (mm_interconnect_1_pcie_to_avmm_0_s0_write),         //   input,   width = 1,         .write
		.s0_read          (mm_interconnect_1_pcie_to_avmm_0_s0_read),          //   input,   width = 1,         .read
		.s0_byteenable    (mm_interconnect_1_pcie_to_avmm_0_s0_byteenable),    //   input,   width = 4,         .byteenable
		.s0_debugaccess   (mm_interconnect_1_pcie_to_avmm_0_s0_debugaccess),   //   input,   width = 1,         .debugaccess
		.m0_waitrequest   (pcie_to_avmm_bus_waitrequest),                      //   input,   width = 1,       m0.waitrequest
		.m0_readdata      (pcie_to_avmm_bus_readdata),                         //   input,  width = 32,         .readdata
		.m0_readdatavalid (pcie_to_avmm_bus_readdatavalid),                    //   input,   width = 1,         .readdatavalid
		.m0_burstcount    (pcie_to_avmm_bus_burstcount),                       //  output,   width = 1,         .burstcount
		.m0_writedata     (pcie_to_avmm_bus_writedata),                        //  output,  width = 32,         .writedata
		.m0_address       (pcie_to_avmm_bus_address),                          //  output,  width = 19,         .address
		.m0_write         (pcie_to_avmm_bus_write),                            //  output,   width = 1,         .write
		.m0_read          (pcie_to_avmm_bus_read),                             //  output,   width = 1,         .read
		.m0_byteenable    (pcie_to_avmm_bus_byteenable),                       //  output,   width = 4,         .byteenable
		.m0_debugaccess   (pcie_to_avmm_bus_debugaccess)                       //  output,   width = 1,         .debugaccess
	);

	qsys_top_mm_bridge_0 arbiter_bridge (
		.clk              (qsys_clk_pcie_user_clk_clk),                        //   input,   width = 1,   clk.clk
		.reset            (rst_controller_reset_out_reset),                    //   input,   width = 1, reset.reset
		.s0_waitrequest   (mm_interconnect_1_arbiter_bridge_s0_waitrequest),   //  output,   width = 1,    s0.waitrequest
		.s0_readdata      (mm_interconnect_1_arbiter_bridge_s0_readdata),      //  output,  width = 32,      .readdata
		.s0_readdatavalid (mm_interconnect_1_arbiter_bridge_s0_readdatavalid), //  output,   width = 1,      .readdatavalid
		.s0_burstcount    (mm_interconnect_1_arbiter_bridge_s0_burstcount),    //   input,   width = 1,      .burstcount
		.s0_writedata     (mm_interconnect_1_arbiter_bridge_s0_writedata),     //   input,  width = 32,      .writedata
		.s0_address       (mm_interconnect_1_arbiter_bridge_s0_address),       //   input,   width = 6,      .address
		.s0_write         (mm_interconnect_1_arbiter_bridge_s0_write),         //   input,   width = 1,      .write
		.s0_read          (mm_interconnect_1_arbiter_bridge_s0_read),          //   input,   width = 1,      .read
		.s0_byteenable    (mm_interconnect_1_arbiter_bridge_s0_byteenable),    //   input,   width = 4,      .byteenable
		.s0_debugaccess   (mm_interconnect_1_arbiter_bridge_s0_debugaccess),   //   input,   width = 1,      .debugaccess
		.m0_waitrequest   (arbiter_bridge_m0_waitrequest),                     //   input,   width = 1,    m0.waitrequest
		.m0_readdata      (arbiter_bridge_m0_readdata),                        //   input,  width = 32,      .readdata
		.m0_readdatavalid (arbiter_bridge_m0_readdatavalid),                   //   input,   width = 1,      .readdatavalid
		.m0_burstcount    (arbiter_bridge_m0_burstcount),                      //  output,   width = 1,      .burstcount
		.m0_writedata     (arbiter_bridge_m0_writedata),                       //  output,  width = 32,      .writedata
		.m0_address       (arbiter_bridge_m0_address),                         //  output,   width = 6,      .address
		.m0_write         (arbiter_bridge_m0_write),                           //  output,   width = 1,      .write
		.m0_read          (arbiter_bridge_m0_read),                            //  output,   width = 1,      .read
		.m0_byteenable    (arbiter_bridge_m0_byteenable),                      //  output,   width = 4,      .byteenable
		.m0_debugaccess   (arbiter_bridge_m0_debugaccess)                      //  output,   width = 1,      .debugaccess
	);

	qsys_top_clock_bridge_0 clk_pcie_user_bridge (
		.in_clk  (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk), //   input,  width = 1,  in_clk.clk
		.out_clk (pcie_user_clk_clk)                                      //  output,  width = 1, out_clk.clk
	);

	ocmem ocmem (
		.clk        (qsys_clk_pcie_user_clk_clk),            //   input,   width = 1,   clk1.clk
		.address    (mm_interconnect_1_ocmem_s1_address),    //   input,  width = 10,     s1.address
		.clken      (mm_interconnect_1_ocmem_s1_clken),      //   input,   width = 1,       .clken
		.chipselect (mm_interconnect_1_ocmem_s1_chipselect), //   input,   width = 1,       .chipselect
		.write      (mm_interconnect_1_ocmem_s1_write),      //   input,   width = 1,       .write
		.readdata   (mm_interconnect_1_ocmem_s1_readdata),   //  output,  width = 32,       .readdata
		.writedata  (mm_interconnect_1_ocmem_s1_writedata),  //   input,  width = 32,       .writedata
		.byteenable (mm_interconnect_1_ocmem_s1_byteenable), //   input,   width = 4,       .byteenable
		.reset      (rst_controller_reset_out_reset),        //   input,   width = 1, reset1.reset
		.reset_req  (rst_controller_reset_out_reset_req)     //   input,   width = 1,       .reset_req
	);

	qsys_top_clk_1 qsys_clk_config (
		.in_clk      (config_clk_clk),                  //   input,  width = 1,       clk_in.clk
		.reset_n     (config_rstn_reset_n),             //   input,  width = 1, clk_in_reset.reset_n
		.clk_out     (qsys_clk_config_clk_clk),         //  output,  width = 1,          clk.clk
		.reset_n_out (qsys_clk_config_clk_reset_reset)  //  output,  width = 1,    clk_reset.reset_n
	);

	qsys_top_clk_0 qsys_clk_pcie_user (
		.in_clk      (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk),      //   input,  width = 1,       clk_in.clk
		.reset_n     (qsys_top_pcie_s10_hip_avmm_gen3x16_app_nreset_status_reset), //   input,  width = 1, clk_in_reset.reset_n
		.clk_out     (qsys_clk_pcie_user_clk_clk),                                 //  output,  width = 1,          clk.clk
		.reset_n_out (qsys_clk_pcie_user_clk_reset_reset)                          //  output,  width = 1,    clk_reset.reset_n
	);

	qsys_top_master_0 qsys_top_master_0 (
		.clk_clk              (qsys_clk_config_clk_clk),                //   input,   width = 1,          clk.clk
		.clk_reset_reset      (~qsys_clk_config_clk_reset_reset),       //   input,   width = 1,    clk_reset.reset
		.master_reset_reset   (),                                       //  output,   width = 1, master_reset.reset
		.master_address       (qsys_top_master_0_master_address),       //  output,  width = 32,       master.address
		.master_readdata      (qsys_top_master_0_master_readdata),      //   input,  width = 32,             .readdata
		.master_read          (qsys_top_master_0_master_read),          //  output,   width = 1,             .read
		.master_write         (qsys_top_master_0_master_write),         //  output,   width = 1,             .write
		.master_writedata     (qsys_top_master_0_master_writedata),     //  output,  width = 32,             .writedata
		.master_waitrequest   (qsys_top_master_0_master_waitrequest),   //   input,   width = 1,             .waitrequest
		.master_readdatavalid (qsys_top_master_0_master_readdatavalid), //   input,   width = 1,             .readdatavalid
		.master_byteenable    (qsys_top_master_0_master_byteenable)     //  output,   width = 4,             .byteenable
	);

	qsys_top_mm_clock_crossing_bridge_0 qsys_top_mm_clock_crossing_bridge_0 (
		.m0_clk           (qsys_clk_config_clk_clk),                                                //   input,   width = 1,   m0_clk.clk
		.m0_reset         (~qsys_clk_config_clk_reset_reset),                                       //   input,   width = 1, m0_reset.reset
		.s0_clk           (qsys_clk_pcie_user_clk_clk),                                             //   input,   width = 1,   s0_clk.clk
		.s0_reset         (rst_controller_reset_out_reset),                                         //   input,   width = 1, s0_reset.reset
		.s0_waitrequest   (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_waitrequest),   //  output,   width = 1,       s0.waitrequest
		.s0_readdata      (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_readdata),      //  output,  width = 32,         .readdata
		.s0_readdatavalid (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_readdatavalid), //  output,   width = 1,         .readdatavalid
		.s0_burstcount    (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_burstcount),    //   input,   width = 1,         .burstcount
		.s0_writedata     (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_writedata),     //   input,  width = 32,         .writedata
		.s0_address       (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_address),       //   input,  width = 12,         .address
		.s0_write         (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_write),         //   input,   width = 1,         .write
		.s0_read          (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_read),          //   input,   width = 1,         .read
		.s0_byteenable    (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_byteenable),    //   input,   width = 4,         .byteenable
		.s0_debugaccess   (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_debugaccess),   //   input,   width = 1,         .debugaccess
		.m0_waitrequest   (avmm_master_waitrequest),                                                //   input,   width = 1,       m0.waitrequest
		.m0_readdata      (avmm_master_readdata),                                                   //   input,  width = 32,         .readdata
		.m0_readdatavalid (avmm_master_readdatavalid),                                              //   input,   width = 1,         .readdatavalid
		.m0_burstcount    (avmm_master_burstcount),                                                 //  output,   width = 1,         .burstcount
		.m0_writedata     (avmm_master_writedata),                                                  //  output,  width = 32,         .writedata
		.m0_address       (avmm_master_address),                                                    //  output,  width = 12,         .address
		.m0_write         (avmm_master_write),                                                      //  output,   width = 1,         .write
		.m0_read          (avmm_master_read),                                                       //  output,   width = 1,         .read
		.m0_byteenable    (avmm_master_byteenable),                                                 //  output,   width = 4,         .byteenable
		.m0_debugaccess   (avmm_master_debugaccess)                                                 //  output,   width = 1,         .debugaccess
	);

	qsys_top_avmm_bridge_512_0 qsys_top_pcie_s10_hip_avmm_gen3x16 (
		.refclk                    (pcie_refclk_clk),                                                       //   input,    width = 1,            refclk.clk
		.coreclkout_hip            (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk),                 //  output,    width = 1,    coreclkout_hip.clk
		.npor                      (pcie_npor_npor),                                                        //   input,    width = 1,              npor.npor
		.pin_perst                 (pcie_npor_pin_perst),                                                   //   input,    width = 1,                  .pin_perst
		.app_nreset_status         (qsys_top_pcie_s10_hip_avmm_gen3x16_app_nreset_status_reset),            //  output,    width = 1, app_nreset_status.reset_n
		.ninit_done                (qsys_top_pcie_s10_hip_avmm_gen3x16_ninit_done_ninit_done),              //   input,    width = 1,        ninit_done.ninit_done
		.bam_pfnum_o               (),                                                                      //  output,    width = 2,       bam_conduit.pfnum
		.bam_bar_o                 (),                                                                      //  output,    width = 3,                  .barnum
		.bam_waitrequest_i         (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_waitrequest),             //   input,    width = 1,        bam_master.waitrequest
		.bam_address_o             (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_address),                 //  output,   width = 20,                  .address
		.bam_byteenable_o          (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_byteenable),              //  output,   width = 64,                  .byteenable
		.bam_read_o                (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_read),                    //  output,    width = 1,                  .read
		.bam_readdata_i            (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdata),                //   input,  width = 512,                  .readdata
		.bam_readdatavalid_i       (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdatavalid),           //   input,    width = 1,                  .readdatavalid
		.bam_write_o               (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_write),                   //  output,    width = 1,                  .write
		.bam_writedata_o           (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writedata),               //  output,  width = 512,                  .writedata
		.bam_burstcount_o          (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_burstcount),              //  output,    width = 4,                  .burstcount
		.bam_response_i            (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_response),                //   input,    width = 2,                  .response
		.bam_writeresponsevalid_i  (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writeresponsevalid),      //   input,    width = 1,                  .writeresponsevalid
		.flr_pf_done_i             (qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_done),               //   input,    width = 1,          flr_ctrl.flr_pf_done
		.flr_pf_active_o           (qsys_top_pcie_s10_hip_avmm_gen3x16_flr_ctrl_flr_pf_active),             //  output,    width = 1,                  .flr_pf_active
		.bus_master_enable_o       (),                                                                      //  output,    width = 4, bus_master_enable.bus_master_enable
		.simu_mode_pipe            (pcie_hip_ctrl_simu_mode_pipe),                                          //   input,    width = 1,          hip_ctrl.simu_mode_pipe
		.test_in                   (pcie_hip_ctrl_test_in),                                                 //   input,   width = 67,                  .test_in
		.sim_pipe_pclk_in          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_pclk_in),          //   input,    width = 1,          hip_pipe.sim_pipe_pclk_in
		.sim_pipe_rate             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_rate),             //  output,    width = 2,                  .sim_pipe_rate
		.sim_ltssmstate            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_ltssmstate),            //  output,    width = 6,                  .sim_ltssmstate
		.txdata0                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata0),                   //  output,   width = 32,                  .txdata0
		.txdata1                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata1),                   //  output,   width = 32,                  .txdata1
		.txdata2                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata2),                   //  output,   width = 32,                  .txdata2
		.txdata3                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata3),                   //  output,   width = 32,                  .txdata3
		.txdata4                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata4),                   //  output,   width = 32,                  .txdata4
		.txdata5                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata5),                   //  output,   width = 32,                  .txdata5
		.txdata6                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata6),                   //  output,   width = 32,                  .txdata6
		.txdata7                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata7),                   //  output,   width = 32,                  .txdata7
		.txdata8                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata8),                   //  output,   width = 32,                  .txdata8
		.txdata9                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata9),                   //  output,   width = 32,                  .txdata9
		.txdata10                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata10),                  //  output,   width = 32,                  .txdata10
		.txdata11                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata11),                  //  output,   width = 32,                  .txdata11
		.txdata12                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata12),                  //  output,   width = 32,                  .txdata12
		.txdata13                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata13),                  //  output,   width = 32,                  .txdata13
		.txdata14                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata14),                  //  output,   width = 32,                  .txdata14
		.txdata15                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdata15),                  //  output,   width = 32,                  .txdata15
		.txdatak0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak0),                  //  output,    width = 4,                  .txdatak0
		.txdatak1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak1),                  //  output,    width = 4,                  .txdatak1
		.txdatak2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak2),                  //  output,    width = 4,                  .txdatak2
		.txdatak3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak3),                  //  output,    width = 4,                  .txdatak3
		.txdatak4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak4),                  //  output,    width = 4,                  .txdatak4
		.txdatak5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak5),                  //  output,    width = 4,                  .txdatak5
		.txdatak6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak6),                  //  output,    width = 4,                  .txdatak6
		.txdatak7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak7),                  //  output,    width = 4,                  .txdatak7
		.txdatak8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak8),                  //  output,    width = 4,                  .txdatak8
		.txdatak9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak9),                  //  output,    width = 4,                  .txdatak9
		.txdatak10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak10),                 //  output,    width = 4,                  .txdatak10
		.txdatak11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak11),                 //  output,    width = 4,                  .txdatak11
		.txdatak12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak12),                 //  output,    width = 4,                  .txdatak12
		.txdatak13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak13),                 //  output,    width = 4,                  .txdatak13
		.txdatak14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak14),                 //  output,    width = 4,                  .txdatak14
		.txdatak15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdatak15),                 //  output,    width = 4,                  .txdatak15
		.txcompl0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl0),                  //  output,    width = 1,                  .txcompl0
		.txcompl1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl1),                  //  output,    width = 1,                  .txcompl1
		.txcompl2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl2),                  //  output,    width = 1,                  .txcompl2
		.txcompl3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl3),                  //  output,    width = 1,                  .txcompl3
		.txcompl4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl4),                  //  output,    width = 1,                  .txcompl4
		.txcompl5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl5),                  //  output,    width = 1,                  .txcompl5
		.txcompl6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl6),                  //  output,    width = 1,                  .txcompl6
		.txcompl7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl7),                  //  output,    width = 1,                  .txcompl7
		.txcompl8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl8),                  //  output,    width = 1,                  .txcompl8
		.txcompl9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl9),                  //  output,    width = 1,                  .txcompl9
		.txcompl10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl10),                 //  output,    width = 1,                  .txcompl10
		.txcompl11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl11),                 //  output,    width = 1,                  .txcompl11
		.txcompl12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl12),                 //  output,    width = 1,                  .txcompl12
		.txcompl13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl13),                 //  output,    width = 1,                  .txcompl13
		.txcompl14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl14),                 //  output,    width = 1,                  .txcompl14
		.txcompl15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txcompl15),                 //  output,    width = 1,                  .txcompl15
		.txelecidle0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle0),               //  output,    width = 1,                  .txelecidle0
		.txelecidle1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle1),               //  output,    width = 1,                  .txelecidle1
		.txelecidle2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle2),               //  output,    width = 1,                  .txelecidle2
		.txelecidle3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle3),               //  output,    width = 1,                  .txelecidle3
		.txelecidle4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle4),               //  output,    width = 1,                  .txelecidle4
		.txelecidle5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle5),               //  output,    width = 1,                  .txelecidle5
		.txelecidle6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle6),               //  output,    width = 1,                  .txelecidle6
		.txelecidle7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle7),               //  output,    width = 1,                  .txelecidle7
		.txelecidle8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle8),               //  output,    width = 1,                  .txelecidle8
		.txelecidle9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle9),               //  output,    width = 1,                  .txelecidle9
		.txelecidle10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle10),              //  output,    width = 1,                  .txelecidle10
		.txelecidle11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle11),              //  output,    width = 1,                  .txelecidle11
		.txelecidle12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle12),              //  output,    width = 1,                  .txelecidle12
		.txelecidle13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle13),              //  output,    width = 1,                  .txelecidle13
		.txelecidle14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle14),              //  output,    width = 1,                  .txelecidle14
		.txelecidle15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txelecidle15),              //  output,    width = 1,                  .txelecidle15
		.txdetectrx0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx0),               //  output,    width = 1,                  .txdetectrx0
		.txdetectrx1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx1),               //  output,    width = 1,                  .txdetectrx1
		.txdetectrx2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx2),               //  output,    width = 1,                  .txdetectrx2
		.txdetectrx3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx3),               //  output,    width = 1,                  .txdetectrx3
		.txdetectrx4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx4),               //  output,    width = 1,                  .txdetectrx4
		.txdetectrx5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx5),               //  output,    width = 1,                  .txdetectrx5
		.txdetectrx6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx6),               //  output,    width = 1,                  .txdetectrx6
		.txdetectrx7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx7),               //  output,    width = 1,                  .txdetectrx7
		.txdetectrx8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx8),               //  output,    width = 1,                  .txdetectrx8
		.txdetectrx9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx9),               //  output,    width = 1,                  .txdetectrx9
		.txdetectrx10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx10),              //  output,    width = 1,                  .txdetectrx10
		.txdetectrx11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx11),              //  output,    width = 1,                  .txdetectrx11
		.txdetectrx12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx12),              //  output,    width = 1,                  .txdetectrx12
		.txdetectrx13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx13),              //  output,    width = 1,                  .txdetectrx13
		.txdetectrx14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx14),              //  output,    width = 1,                  .txdetectrx14
		.txdetectrx15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdetectrx15),              //  output,    width = 1,                  .txdetectrx15
		.powerdown0                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown0),                //  output,    width = 2,                  .powerdown0
		.powerdown1                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown1),                //  output,    width = 2,                  .powerdown1
		.powerdown2                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown2),                //  output,    width = 2,                  .powerdown2
		.powerdown3                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown3),                //  output,    width = 2,                  .powerdown3
		.powerdown4                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown4),                //  output,    width = 2,                  .powerdown4
		.powerdown5                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown5),                //  output,    width = 2,                  .powerdown5
		.powerdown6                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown6),                //  output,    width = 2,                  .powerdown6
		.powerdown7                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown7),                //  output,    width = 2,                  .powerdown7
		.powerdown8                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown8),                //  output,    width = 2,                  .powerdown8
		.powerdown9                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown9),                //  output,    width = 2,                  .powerdown9
		.powerdown10               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown10),               //  output,    width = 2,                  .powerdown10
		.powerdown11               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown11),               //  output,    width = 2,                  .powerdown11
		.powerdown12               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown12),               //  output,    width = 2,                  .powerdown12
		.powerdown13               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown13),               //  output,    width = 2,                  .powerdown13
		.powerdown14               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown14),               //  output,    width = 2,                  .powerdown14
		.powerdown15               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_powerdown15),               //  output,    width = 2,                  .powerdown15
		.txmargin0                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin0),                 //  output,    width = 3,                  .txmargin0
		.txmargin1                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin1),                 //  output,    width = 3,                  .txmargin1
		.txmargin2                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin2),                 //  output,    width = 3,                  .txmargin2
		.txmargin3                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin3),                 //  output,    width = 3,                  .txmargin3
		.txmargin4                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin4),                 //  output,    width = 3,                  .txmargin4
		.txmargin5                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin5),                 //  output,    width = 3,                  .txmargin5
		.txmargin6                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin6),                 //  output,    width = 3,                  .txmargin6
		.txmargin7                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin7),                 //  output,    width = 3,                  .txmargin7
		.txmargin8                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin8),                 //  output,    width = 3,                  .txmargin8
		.txmargin9                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin9),                 //  output,    width = 3,                  .txmargin9
		.txmargin10                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin10),                //  output,    width = 3,                  .txmargin10
		.txmargin11                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin11),                //  output,    width = 3,                  .txmargin11
		.txmargin12                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin12),                //  output,    width = 3,                  .txmargin12
		.txmargin13                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin13),                //  output,    width = 3,                  .txmargin13
		.txmargin14                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin14),                //  output,    width = 3,                  .txmargin14
		.txmargin15                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txmargin15),                //  output,    width = 3,                  .txmargin15
		.txdeemph0                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph0),                 //  output,    width = 1,                  .txdeemph0
		.txdeemph1                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph1),                 //  output,    width = 1,                  .txdeemph1
		.txdeemph2                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph2),                 //  output,    width = 1,                  .txdeemph2
		.txdeemph3                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph3),                 //  output,    width = 1,                  .txdeemph3
		.txdeemph4                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph4),                 //  output,    width = 1,                  .txdeemph4
		.txdeemph5                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph5),                 //  output,    width = 1,                  .txdeemph5
		.txdeemph6                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph6),                 //  output,    width = 1,                  .txdeemph6
		.txdeemph7                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph7),                 //  output,    width = 1,                  .txdeemph7
		.txdeemph8                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph8),                 //  output,    width = 1,                  .txdeemph8
		.txdeemph9                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph9),                 //  output,    width = 1,                  .txdeemph9
		.txdeemph10                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph10),                //  output,    width = 1,                  .txdeemph10
		.txdeemph11                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph11),                //  output,    width = 1,                  .txdeemph11
		.txdeemph12                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph12),                //  output,    width = 1,                  .txdeemph12
		.txdeemph13                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph13),                //  output,    width = 1,                  .txdeemph13
		.txdeemph14                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph14),                //  output,    width = 1,                  .txdeemph14
		.txdeemph15                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdeemph15),                //  output,    width = 1,                  .txdeemph15
		.txswing0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing0),                  //  output,    width = 1,                  .txswing0
		.txswing1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing1),                  //  output,    width = 1,                  .txswing1
		.txswing2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing2),                  //  output,    width = 1,                  .txswing2
		.txswing3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing3),                  //  output,    width = 1,                  .txswing3
		.txswing4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing4),                  //  output,    width = 1,                  .txswing4
		.txswing5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing5),                  //  output,    width = 1,                  .txswing5
		.txswing6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing6),                  //  output,    width = 1,                  .txswing6
		.txswing7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing7),                  //  output,    width = 1,                  .txswing7
		.txswing8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing8),                  //  output,    width = 1,                  .txswing8
		.txswing9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing9),                  //  output,    width = 1,                  .txswing9
		.txswing10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing10),                 //  output,    width = 1,                  .txswing10
		.txswing11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing11),                 //  output,    width = 1,                  .txswing11
		.txswing12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing12),                 //  output,    width = 1,                  .txswing12
		.txswing13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing13),                 //  output,    width = 1,                  .txswing13
		.txswing14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing14),                 //  output,    width = 1,                  .txswing14
		.txswing15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txswing15),                 //  output,    width = 1,                  .txswing15
		.txsynchd0                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd0),                 //  output,    width = 2,                  .txsynchd0
		.txsynchd1                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd1),                 //  output,    width = 2,                  .txsynchd1
		.txsynchd2                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd2),                 //  output,    width = 2,                  .txsynchd2
		.txsynchd3                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd3),                 //  output,    width = 2,                  .txsynchd3
		.txsynchd4                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd4),                 //  output,    width = 2,                  .txsynchd4
		.txsynchd5                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd5),                 //  output,    width = 2,                  .txsynchd5
		.txsynchd6                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd6),                 //  output,    width = 2,                  .txsynchd6
		.txsynchd7                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd7),                 //  output,    width = 2,                  .txsynchd7
		.txsynchd8                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd8),                 //  output,    width = 2,                  .txsynchd8
		.txsynchd9                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd9),                 //  output,    width = 2,                  .txsynchd9
		.txsynchd10                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd10),                //  output,    width = 2,                  .txsynchd10
		.txsynchd11                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd11),                //  output,    width = 2,                  .txsynchd11
		.txsynchd12                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd12),                //  output,    width = 2,                  .txsynchd12
		.txsynchd13                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd13),                //  output,    width = 2,                  .txsynchd13
		.txsynchd14                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd14),                //  output,    width = 2,                  .txsynchd14
		.txsynchd15                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txsynchd15),                //  output,    width = 2,                  .txsynchd15
		.txblkst0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst0),                  //  output,    width = 1,                  .txblkst0
		.txblkst1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst1),                  //  output,    width = 1,                  .txblkst1
		.txblkst2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst2),                  //  output,    width = 1,                  .txblkst2
		.txblkst3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst3),                  //  output,    width = 1,                  .txblkst3
		.txblkst4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst4),                  //  output,    width = 1,                  .txblkst4
		.txblkst5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst5),                  //  output,    width = 1,                  .txblkst5
		.txblkst6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst6),                  //  output,    width = 1,                  .txblkst6
		.txblkst7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst7),                  //  output,    width = 1,                  .txblkst7
		.txblkst8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst8),                  //  output,    width = 1,                  .txblkst8
		.txblkst9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst9),                  //  output,    width = 1,                  .txblkst9
		.txblkst10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst10),                 //  output,    width = 1,                  .txblkst10
		.txblkst11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst11),                 //  output,    width = 1,                  .txblkst11
		.txblkst12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst12),                 //  output,    width = 1,                  .txblkst12
		.txblkst13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst13),                 //  output,    width = 1,                  .txblkst13
		.txblkst14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst14),                 //  output,    width = 1,                  .txblkst14
		.txblkst15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txblkst15),                 //  output,    width = 1,                  .txblkst15
		.txdataskip0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip0),               //  output,    width = 1,                  .txdataskip0
		.txdataskip1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip1),               //  output,    width = 1,                  .txdataskip1
		.txdataskip2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip2),               //  output,    width = 1,                  .txdataskip2
		.txdataskip3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip3),               //  output,    width = 1,                  .txdataskip3
		.txdataskip4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip4),               //  output,    width = 1,                  .txdataskip4
		.txdataskip5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip5),               //  output,    width = 1,                  .txdataskip5
		.txdataskip6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip6),               //  output,    width = 1,                  .txdataskip6
		.txdataskip7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip7),               //  output,    width = 1,                  .txdataskip7
		.txdataskip8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip8),               //  output,    width = 1,                  .txdataskip8
		.txdataskip9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip9),               //  output,    width = 1,                  .txdataskip9
		.txdataskip10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip10),              //  output,    width = 1,                  .txdataskip10
		.txdataskip11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip11),              //  output,    width = 1,                  .txdataskip11
		.txdataskip12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip12),              //  output,    width = 1,                  .txdataskip12
		.txdataskip13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip13),              //  output,    width = 1,                  .txdataskip13
		.txdataskip14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip14),              //  output,    width = 1,                  .txdataskip14
		.txdataskip15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_txdataskip15),              //  output,    width = 1,                  .txdataskip15
		.rate0                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate0),                     //  output,    width = 2,                  .rate0
		.rate1                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate1),                     //  output,    width = 2,                  .rate1
		.rate2                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate2),                     //  output,    width = 2,                  .rate2
		.rate3                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate3),                     //  output,    width = 2,                  .rate3
		.rate4                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate4),                     //  output,    width = 2,                  .rate4
		.rate5                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate5),                     //  output,    width = 2,                  .rate5
		.rate6                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate6),                     //  output,    width = 2,                  .rate6
		.rate7                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate7),                     //  output,    width = 2,                  .rate7
		.rate8                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate8),                     //  output,    width = 2,                  .rate8
		.rate9                     (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate9),                     //  output,    width = 2,                  .rate9
		.rate10                    (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate10),                    //  output,    width = 2,                  .rate10
		.rate11                    (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate11),                    //  output,    width = 2,                  .rate11
		.rate12                    (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate12),                    //  output,    width = 2,                  .rate12
		.rate13                    (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate13),                    //  output,    width = 2,                  .rate13
		.rate14                    (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate14),                    //  output,    width = 2,                  .rate14
		.rate15                    (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rate15),                    //  output,    width = 2,                  .rate15
		.rxpolarity0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity0),               //  output,    width = 1,                  .rxpolarity0
		.rxpolarity1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity1),               //  output,    width = 1,                  .rxpolarity1
		.rxpolarity2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity2),               //  output,    width = 1,                  .rxpolarity2
		.rxpolarity3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity3),               //  output,    width = 1,                  .rxpolarity3
		.rxpolarity4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity4),               //  output,    width = 1,                  .rxpolarity4
		.rxpolarity5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity5),               //  output,    width = 1,                  .rxpolarity5
		.rxpolarity6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity6),               //  output,    width = 1,                  .rxpolarity6
		.rxpolarity7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity7),               //  output,    width = 1,                  .rxpolarity7
		.rxpolarity8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity8),               //  output,    width = 1,                  .rxpolarity8
		.rxpolarity9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity9),               //  output,    width = 1,                  .rxpolarity9
		.rxpolarity10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity10),              //  output,    width = 1,                  .rxpolarity10
		.rxpolarity11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity11),              //  output,    width = 1,                  .rxpolarity11
		.rxpolarity12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity12),              //  output,    width = 1,                  .rxpolarity12
		.rxpolarity13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity13),              //  output,    width = 1,                  .rxpolarity13
		.rxpolarity14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity14),              //  output,    width = 1,                  .rxpolarity14
		.rxpolarity15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxpolarity15),              //  output,    width = 1,                  .rxpolarity15
		.currentrxpreset0          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset0),          //  output,    width = 3,                  .currentrxpreset0
		.currentrxpreset1          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset1),          //  output,    width = 3,                  .currentrxpreset1
		.currentrxpreset2          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset2),          //  output,    width = 3,                  .currentrxpreset2
		.currentrxpreset3          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset3),          //  output,    width = 3,                  .currentrxpreset3
		.currentrxpreset4          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset4),          //  output,    width = 3,                  .currentrxpreset4
		.currentrxpreset5          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset5),          //  output,    width = 3,                  .currentrxpreset5
		.currentrxpreset6          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset6),          //  output,    width = 3,                  .currentrxpreset6
		.currentrxpreset7          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset7),          //  output,    width = 3,                  .currentrxpreset7
		.currentrxpreset8          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset8),          //  output,    width = 3,                  .currentrxpreset8
		.currentrxpreset9          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset9),          //  output,    width = 3,                  .currentrxpreset9
		.currentrxpreset10         (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset10),         //  output,    width = 3,                  .currentrxpreset10
		.currentrxpreset11         (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset11),         //  output,    width = 3,                  .currentrxpreset11
		.currentrxpreset12         (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset12),         //  output,    width = 3,                  .currentrxpreset12
		.currentrxpreset13         (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset13),         //  output,    width = 3,                  .currentrxpreset13
		.currentrxpreset14         (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset14),         //  output,    width = 3,                  .currentrxpreset14
		.currentrxpreset15         (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentrxpreset15),         //  output,    width = 3,                  .currentrxpreset15
		.currentcoeff0             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff0),             //  output,   width = 18,                  .currentcoeff0
		.currentcoeff1             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff1),             //  output,   width = 18,                  .currentcoeff1
		.currentcoeff2             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff2),             //  output,   width = 18,                  .currentcoeff2
		.currentcoeff3             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff3),             //  output,   width = 18,                  .currentcoeff3
		.currentcoeff4             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff4),             //  output,   width = 18,                  .currentcoeff4
		.currentcoeff5             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff5),             //  output,   width = 18,                  .currentcoeff5
		.currentcoeff6             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff6),             //  output,   width = 18,                  .currentcoeff6
		.currentcoeff7             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff7),             //  output,   width = 18,                  .currentcoeff7
		.currentcoeff8             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff8),             //  output,   width = 18,                  .currentcoeff8
		.currentcoeff9             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff9),             //  output,   width = 18,                  .currentcoeff9
		.currentcoeff10            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff10),            //  output,   width = 18,                  .currentcoeff10
		.currentcoeff11            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff11),            //  output,   width = 18,                  .currentcoeff11
		.currentcoeff12            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff12),            //  output,   width = 18,                  .currentcoeff12
		.currentcoeff13            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff13),            //  output,   width = 18,                  .currentcoeff13
		.currentcoeff14            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff14),            //  output,   width = 18,                  .currentcoeff14
		.currentcoeff15            (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_currentcoeff15),            //  output,   width = 18,                  .currentcoeff15
		.rxeqeval0                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval0),                 //  output,    width = 1,                  .rxeqeval0
		.rxeqeval1                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval1),                 //  output,    width = 1,                  .rxeqeval1
		.rxeqeval2                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval2),                 //  output,    width = 1,                  .rxeqeval2
		.rxeqeval3                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval3),                 //  output,    width = 1,                  .rxeqeval3
		.rxeqeval4                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval4),                 //  output,    width = 1,                  .rxeqeval4
		.rxeqeval5                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval5),                 //  output,    width = 1,                  .rxeqeval5
		.rxeqeval6                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval6),                 //  output,    width = 1,                  .rxeqeval6
		.rxeqeval7                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval7),                 //  output,    width = 1,                  .rxeqeval7
		.rxeqeval8                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval8),                 //  output,    width = 1,                  .rxeqeval8
		.rxeqeval9                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval9),                 //  output,    width = 1,                  .rxeqeval9
		.rxeqeval10                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval10),                //  output,    width = 1,                  .rxeqeval10
		.rxeqeval11                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval11),                //  output,    width = 1,                  .rxeqeval11
		.rxeqeval12                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval12),                //  output,    width = 1,                  .rxeqeval12
		.rxeqeval13                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval13),                //  output,    width = 1,                  .rxeqeval13
		.rxeqeval14                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval14),                //  output,    width = 1,                  .rxeqeval14
		.rxeqeval15                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqeval15),                //  output,    width = 1,                  .rxeqeval15
		.rxeqinprogress0           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress0),           //  output,    width = 1,                  .rxeqinprogress0
		.rxeqinprogress1           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress1),           //  output,    width = 1,                  .rxeqinprogress1
		.rxeqinprogress2           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress2),           //  output,    width = 1,                  .rxeqinprogress2
		.rxeqinprogress3           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress3),           //  output,    width = 1,                  .rxeqinprogress3
		.rxeqinprogress4           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress4),           //  output,    width = 1,                  .rxeqinprogress4
		.rxeqinprogress5           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress5),           //  output,    width = 1,                  .rxeqinprogress5
		.rxeqinprogress6           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress6),           //  output,    width = 1,                  .rxeqinprogress6
		.rxeqinprogress7           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress7),           //  output,    width = 1,                  .rxeqinprogress7
		.rxeqinprogress8           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress8),           //  output,    width = 1,                  .rxeqinprogress8
		.rxeqinprogress9           (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress9),           //  output,    width = 1,                  .rxeqinprogress9
		.rxeqinprogress10          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress10),          //  output,    width = 1,                  .rxeqinprogress10
		.rxeqinprogress11          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress11),          //  output,    width = 1,                  .rxeqinprogress11
		.rxeqinprogress12          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress12),          //  output,    width = 1,                  .rxeqinprogress12
		.rxeqinprogress13          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress13),          //  output,    width = 1,                  .rxeqinprogress13
		.rxeqinprogress14          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress14),          //  output,    width = 1,                  .rxeqinprogress14
		.rxeqinprogress15          (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxeqinprogress15),          //  output,    width = 1,                  .rxeqinprogress15
		.invalidreq0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq0),               //  output,    width = 1,                  .invalidreq0
		.invalidreq1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq1),               //  output,    width = 1,                  .invalidreq1
		.invalidreq2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq2),               //  output,    width = 1,                  .invalidreq2
		.invalidreq3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq3),               //  output,    width = 1,                  .invalidreq3
		.invalidreq4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq4),               //  output,    width = 1,                  .invalidreq4
		.invalidreq5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq5),               //  output,    width = 1,                  .invalidreq5
		.invalidreq6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq6),               //  output,    width = 1,                  .invalidreq6
		.invalidreq7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq7),               //  output,    width = 1,                  .invalidreq7
		.invalidreq8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq8),               //  output,    width = 1,                  .invalidreq8
		.invalidreq9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq9),               //  output,    width = 1,                  .invalidreq9
		.invalidreq10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq10),              //  output,    width = 1,                  .invalidreq10
		.invalidreq11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq11),              //  output,    width = 1,                  .invalidreq11
		.invalidreq12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq12),              //  output,    width = 1,                  .invalidreq12
		.invalidreq13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq13),              //  output,    width = 1,                  .invalidreq13
		.invalidreq14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq14),              //  output,    width = 1,                  .invalidreq14
		.invalidreq15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_invalidreq15),              //  output,    width = 1,                  .invalidreq15
		.rxdata0                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata0),                   //   input,   width = 32,                  .rxdata0
		.rxdata1                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata1),                   //   input,   width = 32,                  .rxdata1
		.rxdata2                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata2),                   //   input,   width = 32,                  .rxdata2
		.rxdata3                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata3),                   //   input,   width = 32,                  .rxdata3
		.rxdata4                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata4),                   //   input,   width = 32,                  .rxdata4
		.rxdata5                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata5),                   //   input,   width = 32,                  .rxdata5
		.rxdata6                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata6),                   //   input,   width = 32,                  .rxdata6
		.rxdata7                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata7),                   //   input,   width = 32,                  .rxdata7
		.rxdata8                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata8),                   //   input,   width = 32,                  .rxdata8
		.rxdata9                   (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata9),                   //   input,   width = 32,                  .rxdata9
		.rxdata10                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata10),                  //   input,   width = 32,                  .rxdata10
		.rxdata11                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata11),                  //   input,   width = 32,                  .rxdata11
		.rxdata12                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata12),                  //   input,   width = 32,                  .rxdata12
		.rxdata13                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata13),                  //   input,   width = 32,                  .rxdata13
		.rxdata14                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata14),                  //   input,   width = 32,                  .rxdata14
		.rxdata15                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdata15),                  //   input,   width = 32,                  .rxdata15
		.rxdatak0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak0),                  //   input,    width = 4,                  .rxdatak0
		.rxdatak1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak1),                  //   input,    width = 4,                  .rxdatak1
		.rxdatak2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak2),                  //   input,    width = 4,                  .rxdatak2
		.rxdatak3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak3),                  //   input,    width = 4,                  .rxdatak3
		.rxdatak4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak4),                  //   input,    width = 4,                  .rxdatak4
		.rxdatak5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak5),                  //   input,    width = 4,                  .rxdatak5
		.rxdatak6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak6),                  //   input,    width = 4,                  .rxdatak6
		.rxdatak7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak7),                  //   input,    width = 4,                  .rxdatak7
		.rxdatak8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak8),                  //   input,    width = 4,                  .rxdatak8
		.rxdatak9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak9),                  //   input,    width = 4,                  .rxdatak9
		.rxdatak10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak10),                 //   input,    width = 4,                  .rxdatak10
		.rxdatak11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak11),                 //   input,    width = 4,                  .rxdatak11
		.rxdatak12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak12),                 //   input,    width = 4,                  .rxdatak12
		.rxdatak13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak13),                 //   input,    width = 4,                  .rxdatak13
		.rxdatak14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak14),                 //   input,    width = 4,                  .rxdatak14
		.rxdatak15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdatak15),                 //   input,    width = 4,                  .rxdatak15
		.phystatus0                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus0),                //   input,    width = 1,                  .phystatus0
		.phystatus1                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus1),                //   input,    width = 1,                  .phystatus1
		.phystatus2                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus2),                //   input,    width = 1,                  .phystatus2
		.phystatus3                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus3),                //   input,    width = 1,                  .phystatus3
		.phystatus4                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus4),                //   input,    width = 1,                  .phystatus4
		.phystatus5                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus5),                //   input,    width = 1,                  .phystatus5
		.phystatus6                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus6),                //   input,    width = 1,                  .phystatus6
		.phystatus7                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus7),                //   input,    width = 1,                  .phystatus7
		.phystatus8                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus8),                //   input,    width = 1,                  .phystatus8
		.phystatus9                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus9),                //   input,    width = 1,                  .phystatus9
		.phystatus10               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus10),               //   input,    width = 1,                  .phystatus10
		.phystatus11               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus11),               //   input,    width = 1,                  .phystatus11
		.phystatus12               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus12),               //   input,    width = 1,                  .phystatus12
		.phystatus13               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus13),               //   input,    width = 1,                  .phystatus13
		.phystatus14               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus14),               //   input,    width = 1,                  .phystatus14
		.phystatus15               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_phystatus15),               //   input,    width = 1,                  .phystatus15
		.rxvalid0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid0),                  //   input,    width = 1,                  .rxvalid0
		.rxvalid1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid1),                  //   input,    width = 1,                  .rxvalid1
		.rxvalid2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid2),                  //   input,    width = 1,                  .rxvalid2
		.rxvalid3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid3),                  //   input,    width = 1,                  .rxvalid3
		.rxvalid4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid4),                  //   input,    width = 1,                  .rxvalid4
		.rxvalid5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid5),                  //   input,    width = 1,                  .rxvalid5
		.rxvalid6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid6),                  //   input,    width = 1,                  .rxvalid6
		.rxvalid7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid7),                  //   input,    width = 1,                  .rxvalid7
		.rxvalid8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid8),                  //   input,    width = 1,                  .rxvalid8
		.rxvalid9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid9),                  //   input,    width = 1,                  .rxvalid9
		.rxvalid10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid10),                 //   input,    width = 1,                  .rxvalid10
		.rxvalid11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid11),                 //   input,    width = 1,                  .rxvalid11
		.rxvalid12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid12),                 //   input,    width = 1,                  .rxvalid12
		.rxvalid13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid13),                 //   input,    width = 1,                  .rxvalid13
		.rxvalid14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid14),                 //   input,    width = 1,                  .rxvalid14
		.rxvalid15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxvalid15),                 //   input,    width = 1,                  .rxvalid15
		.rxstatus0                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus0),                 //   input,    width = 3,                  .rxstatus0
		.rxstatus1                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus1),                 //   input,    width = 3,                  .rxstatus1
		.rxstatus2                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus2),                 //   input,    width = 3,                  .rxstatus2
		.rxstatus3                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus3),                 //   input,    width = 3,                  .rxstatus3
		.rxstatus4                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus4),                 //   input,    width = 3,                  .rxstatus4
		.rxstatus5                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus5),                 //   input,    width = 3,                  .rxstatus5
		.rxstatus6                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus6),                 //   input,    width = 3,                  .rxstatus6
		.rxstatus7                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus7),                 //   input,    width = 3,                  .rxstatus7
		.rxstatus8                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus8),                 //   input,    width = 3,                  .rxstatus8
		.rxstatus9                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus9),                 //   input,    width = 3,                  .rxstatus9
		.rxstatus10                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus10),                //   input,    width = 3,                  .rxstatus10
		.rxstatus11                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus11),                //   input,    width = 3,                  .rxstatus11
		.rxstatus12                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus12),                //   input,    width = 3,                  .rxstatus12
		.rxstatus13                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus13),                //   input,    width = 3,                  .rxstatus13
		.rxstatus14                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus14),                //   input,    width = 3,                  .rxstatus14
		.rxstatus15                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxstatus15),                //   input,    width = 3,                  .rxstatus15
		.rxelecidle0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle0),               //   input,    width = 1,                  .rxelecidle0
		.rxelecidle1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle1),               //   input,    width = 1,                  .rxelecidle1
		.rxelecidle2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle2),               //   input,    width = 1,                  .rxelecidle2
		.rxelecidle3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle3),               //   input,    width = 1,                  .rxelecidle3
		.rxelecidle4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle4),               //   input,    width = 1,                  .rxelecidle4
		.rxelecidle5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle5),               //   input,    width = 1,                  .rxelecidle5
		.rxelecidle6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle6),               //   input,    width = 1,                  .rxelecidle6
		.rxelecidle7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle7),               //   input,    width = 1,                  .rxelecidle7
		.rxelecidle8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle8),               //   input,    width = 1,                  .rxelecidle8
		.rxelecidle9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle9),               //   input,    width = 1,                  .rxelecidle9
		.rxelecidle10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle10),              //   input,    width = 1,                  .rxelecidle10
		.rxelecidle11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle11),              //   input,    width = 1,                  .rxelecidle11
		.rxelecidle12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle12),              //   input,    width = 1,                  .rxelecidle12
		.rxelecidle13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle13),              //   input,    width = 1,                  .rxelecidle13
		.rxelecidle14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle14),              //   input,    width = 1,                  .rxelecidle14
		.rxelecidle15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxelecidle15),              //   input,    width = 1,                  .rxelecidle15
		.rxsynchd0                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd0),                 //   input,    width = 2,                  .rxsynchd0
		.rxsynchd1                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd1),                 //   input,    width = 2,                  .rxsynchd1
		.rxsynchd2                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd2),                 //   input,    width = 2,                  .rxsynchd2
		.rxsynchd3                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd3),                 //   input,    width = 2,                  .rxsynchd3
		.rxsynchd4                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd4),                 //   input,    width = 2,                  .rxsynchd4
		.rxsynchd5                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd5),                 //   input,    width = 2,                  .rxsynchd5
		.rxsynchd6                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd6),                 //   input,    width = 2,                  .rxsynchd6
		.rxsynchd7                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd7),                 //   input,    width = 2,                  .rxsynchd7
		.rxsynchd8                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd8),                 //   input,    width = 2,                  .rxsynchd8
		.rxsynchd9                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd9),                 //   input,    width = 2,                  .rxsynchd9
		.rxsynchd10                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd10),                //   input,    width = 2,                  .rxsynchd10
		.rxsynchd11                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd11),                //   input,    width = 2,                  .rxsynchd11
		.rxsynchd12                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd12),                //   input,    width = 2,                  .rxsynchd12
		.rxsynchd13                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd13),                //   input,    width = 2,                  .rxsynchd13
		.rxsynchd14                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd14),                //   input,    width = 2,                  .rxsynchd14
		.rxsynchd15                (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxsynchd15),                //   input,    width = 2,                  .rxsynchd15
		.rxblkst0                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst0),                  //   input,    width = 1,                  .rxblkst0
		.rxblkst1                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst1),                  //   input,    width = 1,                  .rxblkst1
		.rxblkst2                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst2),                  //   input,    width = 1,                  .rxblkst2
		.rxblkst3                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst3),                  //   input,    width = 1,                  .rxblkst3
		.rxblkst4                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst4),                  //   input,    width = 1,                  .rxblkst4
		.rxblkst5                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst5),                  //   input,    width = 1,                  .rxblkst5
		.rxblkst6                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst6),                  //   input,    width = 1,                  .rxblkst6
		.rxblkst7                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst7),                  //   input,    width = 1,                  .rxblkst7
		.rxblkst8                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst8),                  //   input,    width = 1,                  .rxblkst8
		.rxblkst9                  (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst9),                  //   input,    width = 1,                  .rxblkst9
		.rxblkst10                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst10),                 //   input,    width = 1,                  .rxblkst10
		.rxblkst11                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst11),                 //   input,    width = 1,                  .rxblkst11
		.rxblkst12                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst12),                 //   input,    width = 1,                  .rxblkst12
		.rxblkst13                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst13),                 //   input,    width = 1,                  .rxblkst13
		.rxblkst14                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst14),                 //   input,    width = 1,                  .rxblkst14
		.rxblkst15                 (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxblkst15),                 //   input,    width = 1,                  .rxblkst15
		.rxdataskip0               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip0),               //   input,    width = 1,                  .rxdataskip0
		.rxdataskip1               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip1),               //   input,    width = 1,                  .rxdataskip1
		.rxdataskip2               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip2),               //   input,    width = 1,                  .rxdataskip2
		.rxdataskip3               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip3),               //   input,    width = 1,                  .rxdataskip3
		.rxdataskip4               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip4),               //   input,    width = 1,                  .rxdataskip4
		.rxdataskip5               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip5),               //   input,    width = 1,                  .rxdataskip5
		.rxdataskip6               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip6),               //   input,    width = 1,                  .rxdataskip6
		.rxdataskip7               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip7),               //   input,    width = 1,                  .rxdataskip7
		.rxdataskip8               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip8),               //   input,    width = 1,                  .rxdataskip8
		.rxdataskip9               (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip9),               //   input,    width = 1,                  .rxdataskip9
		.rxdataskip10              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip10),              //   input,    width = 1,                  .rxdataskip10
		.rxdataskip11              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip11),              //   input,    width = 1,                  .rxdataskip11
		.rxdataskip12              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip12),              //   input,    width = 1,                  .rxdataskip12
		.rxdataskip13              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip13),              //   input,    width = 1,                  .rxdataskip13
		.rxdataskip14              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip14),              //   input,    width = 1,                  .rxdataskip14
		.rxdataskip15              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_rxdataskip15),              //   input,    width = 1,                  .rxdataskip15
		.dirfeedback0              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback0),              //   input,    width = 6,                  .dirfeedback0
		.dirfeedback1              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback1),              //   input,    width = 6,                  .dirfeedback1
		.dirfeedback2              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback2),              //   input,    width = 6,                  .dirfeedback2
		.dirfeedback3              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback3),              //   input,    width = 6,                  .dirfeedback3
		.dirfeedback4              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback4),              //   input,    width = 6,                  .dirfeedback4
		.dirfeedback5              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback5),              //   input,    width = 6,                  .dirfeedback5
		.dirfeedback6              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback6),              //   input,    width = 6,                  .dirfeedback6
		.dirfeedback7              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback7),              //   input,    width = 6,                  .dirfeedback7
		.dirfeedback8              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback8),              //   input,    width = 6,                  .dirfeedback8
		.dirfeedback9              (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback9),              //   input,    width = 6,                  .dirfeedback9
		.dirfeedback10             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback10),             //   input,    width = 6,                  .dirfeedback10
		.dirfeedback11             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback11),             //   input,    width = 6,                  .dirfeedback11
		.dirfeedback12             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback12),             //   input,    width = 6,                  .dirfeedback12
		.dirfeedback13             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback13),             //   input,    width = 6,                  .dirfeedback13
		.dirfeedback14             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback14),             //   input,    width = 6,                  .dirfeedback14
		.dirfeedback15             (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_dirfeedback15),             //   input,    width = 6,                  .dirfeedback15
		.sim_pipe_mask_tx_pll_lock (qsys_top_pcie_s10_hip_avmm_gen3x16_hip_pipe_sim_pipe_mask_tx_pll_lock), //   input,    width = 1,                  .sim_pipe_mask_tx_pll_lock
		.rx_in0                    (pcie_serial_rx_in0),                                                    //   input,    width = 1,        hip_serial.rx_in0
		.rx_in1                    (pcie_serial_rx_in1),                                                    //   input,    width = 1,                  .rx_in1
		.rx_in2                    (pcie_serial_rx_in2),                                                    //   input,    width = 1,                  .rx_in2
		.rx_in3                    (pcie_serial_rx_in3),                                                    //   input,    width = 1,                  .rx_in3
		.rx_in4                    (pcie_serial_rx_in4),                                                    //   input,    width = 1,                  .rx_in4
		.rx_in5                    (pcie_serial_rx_in5),                                                    //   input,    width = 1,                  .rx_in5
		.rx_in6                    (pcie_serial_rx_in6),                                                    //   input,    width = 1,                  .rx_in6
		.rx_in7                    (pcie_serial_rx_in7),                                                    //   input,    width = 1,                  .rx_in7
		.rx_in8                    (pcie_serial_rx_in8),                                                    //   input,    width = 1,                  .rx_in8
		.rx_in9                    (pcie_serial_rx_in9),                                                    //   input,    width = 1,                  .rx_in9
		.rx_in10                   (pcie_serial_rx_in10),                                                   //   input,    width = 1,                  .rx_in10
		.rx_in11                   (pcie_serial_rx_in11),                                                   //   input,    width = 1,                  .rx_in11
		.rx_in12                   (pcie_serial_rx_in12),                                                   //   input,    width = 1,                  .rx_in12
		.rx_in13                   (pcie_serial_rx_in13),                                                   //   input,    width = 1,                  .rx_in13
		.rx_in14                   (pcie_serial_rx_in14),                                                   //   input,    width = 1,                  .rx_in14
		.rx_in15                   (pcie_serial_rx_in15),                                                   //   input,    width = 1,                  .rx_in15
		.tx_out0                   (pcie_serial_tx_out0),                                                   //  output,    width = 1,                  .tx_out0
		.tx_out1                   (pcie_serial_tx_out1),                                                   //  output,    width = 1,                  .tx_out1
		.tx_out2                   (pcie_serial_tx_out2),                                                   //  output,    width = 1,                  .tx_out2
		.tx_out3                   (pcie_serial_tx_out3),                                                   //  output,    width = 1,                  .tx_out3
		.tx_out4                   (pcie_serial_tx_out4),                                                   //  output,    width = 1,                  .tx_out4
		.tx_out5                   (pcie_serial_tx_out5),                                                   //  output,    width = 1,                  .tx_out5
		.tx_out6                   (pcie_serial_tx_out6),                                                   //  output,    width = 1,                  .tx_out6
		.tx_out7                   (pcie_serial_tx_out7),                                                   //  output,    width = 1,                  .tx_out7
		.tx_out8                   (pcie_serial_tx_out8),                                                   //  output,    width = 1,                  .tx_out8
		.tx_out9                   (pcie_serial_tx_out9),                                                   //  output,    width = 1,                  .tx_out9
		.tx_out10                  (pcie_serial_tx_out10),                                                  //  output,    width = 1,                  .tx_out10
		.tx_out11                  (pcie_serial_tx_out11),                                                  //  output,    width = 1,                  .tx_out11
		.tx_out12                  (pcie_serial_tx_out12),                                                  //  output,    width = 1,                  .tx_out12
		.tx_out13                  (pcie_serial_tx_out13),                                                  //  output,    width = 1,                  .tx_out13
		.tx_out14                  (pcie_serial_tx_out14),                                                  //  output,    width = 1,                  .tx_out14
		.tx_out15                  (pcie_serial_tx_out15),                                                  //  output,    width = 1,                  .tx_out15
		.tl_cfg_func_o             (),                                                                      //  output,    width = 2,         config_tl.tl_cfg_func
		.tl_cfg_add_o              (),                                                                      //  output,    width = 4,                  .tl_cfg_add
		.tl_cfg_ctl_o              ()                                                                       //  output,   width = 32,                  .tl_cfg_ctl
	);

	qsys_top_spi_slave_to_avmm_master_bridge qsys_top_spi_slave_to_avmm_master_bridge (
		.clk                                                                    (qsys_clk_config_clk_clk),                                              //   input,   width = 1,           clk.clk
		.reset_n                                                                (qsys_clk_config_clk_reset_reset),                                      //   input,   width = 1,       reset_n.reset_n
		.mosi_to_the_spislave_inst_for_spichain                                 (spi_mosi_to_the_spislave_inst_for_spichain),                           //   input,   width = 1,      export_0.mosi_to_the_spislave_inst_for_spichain
		.nss_to_the_spislave_inst_for_spichain                                  (spi_nss_to_the_spislave_inst_for_spichain),                            //   input,   width = 1,              .nss_to_the_spislave_inst_for_spichain
		.sclk_to_the_spislave_inst_for_spichain                                 (spi_sclk_to_the_spislave_inst_for_spichain),                           //   input,   width = 1,              .sclk_to_the_spislave_inst_for_spichain
		.miso_to_and_from_the_spislave_inst_for_spichain                        (spi_miso_to_and_from_the_spislave_inst_for_spichain),                  //   inout,   width = 1,              .miso_to_and_from_the_spislave_inst_for_spichain
		.address_from_the_altera_avalon_packets_to_master_inst_for_spichain     (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_address),       //  output,  width = 32, avalon_master.address
		.byteenable_from_the_altera_avalon_packets_to_master_inst_for_spichain  (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_byteenable),    //  output,   width = 4,              .byteenable
		.read_from_the_altera_avalon_packets_to_master_inst_for_spichain        (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_read),          //  output,   width = 1,              .read
		.readdata_to_the_altera_avalon_packets_to_master_inst_for_spichain      (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdata),      //   input,  width = 32,              .readdata
		.readdatavalid_to_the_altera_avalon_packets_to_master_inst_for_spichain (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdatavalid), //   input,   width = 1,              .readdatavalid
		.waitrequest_to_the_altera_avalon_packets_to_master_inst_for_spichain   (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_waitrequest),   //   input,   width = 1,              .waitrequest
		.write_from_the_altera_avalon_packets_to_master_inst_for_spichain       (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_write),         //  output,   width = 1,              .write
		.writedata_from_the_altera_avalon_packets_to_master_inst_for_spichain   (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_writedata)      //  output,  width = 32,              .writedata
	);

	rst_pcie_user_bridge rst_pcie_user_bridge (
		.clk       (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk),       //   input,  width = 1,       clk.clk
		.in_reset  (~qsys_top_pcie_s10_hip_avmm_gen3x16_app_nreset_status_reset), //   input,  width = 1,  in_reset.reset
		.out_reset (pcie_user_rst_reset)                                          //  output,  width = 1, out_reset.reset
	);

	spi_pb_0 spi_pb_0 (
		.clk              (qsys_clk_config_clk_clk),                     //   input,   width = 1,   clk.clk
		.reset            (~qsys_clk_config_clk_reset_reset),            //   input,   width = 1, reset.reset
		.s0_waitrequest   (mm_interconnect_0_spi_pb_0_s0_waitrequest),   //  output,   width = 1,    s0.waitrequest
		.s0_readdata      (mm_interconnect_0_spi_pb_0_s0_readdata),      //  output,  width = 32,      .readdata
		.s0_readdatavalid (mm_interconnect_0_spi_pb_0_s0_readdatavalid), //  output,   width = 1,      .readdatavalid
		.s0_burstcount    (mm_interconnect_0_spi_pb_0_s0_burstcount),    //   input,   width = 1,      .burstcount
		.s0_writedata     (mm_interconnect_0_spi_pb_0_s0_writedata),     //   input,  width = 32,      .writedata
		.s0_address       (mm_interconnect_0_spi_pb_0_s0_address),       //   input,  width = 15,      .address
		.s0_write         (mm_interconnect_0_spi_pb_0_s0_write),         //   input,   width = 1,      .write
		.s0_read          (mm_interconnect_0_spi_pb_0_s0_read),          //   input,   width = 1,      .read
		.s0_byteenable    (mm_interconnect_0_spi_pb_0_s0_byteenable),    //   input,   width = 4,      .byteenable
		.s0_debugaccess   (mm_interconnect_0_spi_pb_0_s0_debugaccess),   //   input,   width = 1,      .debugaccess
		.m0_waitrequest   (spi_pb_0_m0_waitrequest),                     //   input,   width = 1,    m0.waitrequest
		.m0_readdata      (spi_pb_0_m0_readdata),                        //   input,  width = 32,      .readdata
		.m0_readdatavalid (spi_pb_0_m0_readdatavalid),                   //   input,   width = 1,      .readdatavalid
		.m0_burstcount    (spi_pb_0_m0_burstcount),                      //  output,   width = 1,      .burstcount
		.m0_writedata     (spi_pb_0_m0_writedata),                       //  output,  width = 32,      .writedata
		.m0_address       (spi_pb_0_m0_address),                         //  output,  width = 15,      .address
		.m0_write         (spi_pb_0_m0_write),                           //  output,   width = 1,      .write
		.m0_read          (spi_pb_0_m0_read),                            //  output,   width = 1,      .read
		.m0_byteenable    (spi_pb_0_m0_byteenable),                      //  output,   width = 4,      .byteenable
		.m0_debugaccess   (spi_pb_0_m0_debugaccess)                      //  output,   width = 1,      .debugaccess
	);

	system_arbiter_1 system_arbiter_0 (
		.clk                (qsys_clk_pcie_user_clk_clk),                        //   input,   width = 1,     clock.clk
		.reset              (rst_controller_reset_out_reset),                    //   input,   width = 1,     reset.reset
		.avs_s0_address     (mm_interconnect_2_system_arbiter_0_s0_address),     //   input,   width = 2,        s0.address
		.avs_s0_read        (mm_interconnect_2_system_arbiter_0_s0_read),        //   input,   width = 1,          .read
		.avs_s0_readdata    (mm_interconnect_2_system_arbiter_0_s0_readdata),    //  output,  width = 32,          .readdata
		.avs_s0_write       (mm_interconnect_2_system_arbiter_0_s0_write),       //   input,   width = 1,          .write
		.avs_s0_writedata   (mm_interconnect_2_system_arbiter_0_s0_writedata),   //   input,  width = 32,          .writedata
		.avs_s0_waitrequest (mm_interconnect_2_system_arbiter_0_s0_waitrequest), //  output,   width = 1,          .waitrequest
		.hps_gp_o           (system_arbiter_1_hps_gp_if_gp_out),                 //   input,  width = 32, hps_gp_if.gp_out
		.hps_gp_i           (system_arbiter_1_hps_gp_if_gp_in)                   //  output,  width = 32,          .gp_in
	);

	system_manager qsys_sys_mgr (
		.config_clk_clk                          (qsys_clk_config_clk_clk),                                //   input,   width = 1,       config_clk.clk
		.config_rstn_reset_n                     (qsys_clk_config_clk_reset_reset),                        //   input,   width = 1,      config_rstn.reset_n
		.system_mm_waitrequest                   (mm_interconnect_1_qsys_sys_mgr_system_mm_waitrequest),   //  output,   width = 1,        system_mm.waitrequest
		.system_mm_readdata                      (mm_interconnect_1_qsys_sys_mgr_system_mm_readdata),      //  output,  width = 32,                 .readdata
		.system_mm_readdatavalid                 (mm_interconnect_1_qsys_sys_mgr_system_mm_readdatavalid), //  output,   width = 1,                 .readdatavalid
		.system_mm_burstcount                    (mm_interconnect_1_qsys_sys_mgr_system_mm_burstcount),    //   input,   width = 1,                 .burstcount
		.system_mm_writedata                     (mm_interconnect_1_qsys_sys_mgr_system_mm_writedata),     //   input,  width = 32,                 .writedata
		.system_mm_address                       (mm_interconnect_1_qsys_sys_mgr_system_mm_address),       //   input,  width = 11,                 .address
		.system_mm_write                         (mm_interconnect_1_qsys_sys_mgr_system_mm_write),         //   input,   width = 1,                 .write
		.system_mm_read                          (mm_interconnect_1_qsys_sys_mgr_system_mm_read),          //   input,   width = 1,                 .read
		.system_mm_byteenable                    (mm_interconnect_1_qsys_sys_mgr_system_mm_byteenable),    //   input,   width = 4,                 .byteenable
		.system_mm_debugaccess                   (mm_interconnect_1_qsys_sys_mgr_system_mm_debugaccess),   //   input,   width = 1,                 .debugaccess
		.conf_d_conf_d                           (conf_d_conf_d),                                          //   inout,   width = 8,           conf_d.conf_d
		.soft_recfg_req_n_soft_reconfigure_req_n (soft_recfg_req_n_soft_reconfigure_req_n),                //  output,   width = 1, soft_recfg_req_n.soft_reconfigure_req_n
		.conf_c_out_conf_c_out                   (conf_c_out_conf_c_out),                                  //  output,   width = 4,       conf_c_out.conf_c_out
		.conf_c_in_conf_c_in                     (conf_c_in_conf_c_in),                                    //   input,   width = 4,        conf_c_in.conf_c_in
		.user_clk_clk                            (qsys_clk_pcie_user_clk_clk),                             //   input,   width = 1,         user_clk.clk
		.user_rstn_reset_n                       (~rst_controller_reset_out_reset)                         //   input,   width = 1,        user_rstn.reset_n
	);

	qsys_top_altera_mm_interconnect_1920_kwnluhq mm_interconnect_0 (
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_address               (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_address),       //   input,  width = 32,                 qsys_top_spi_slave_to_avmm_master_bridge_avalon_master.address
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_waitrequest           (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_waitrequest),   //  output,   width = 1,                                                                       .waitrequest
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_byteenable            (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_byteenable),    //   input,   width = 4,                                                                       .byteenable
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_read                  (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_read),          //   input,   width = 1,                                                                       .read
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdata              (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdata),      //  output,  width = 32,                                                                       .readdata
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdatavalid         (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_readdatavalid), //  output,   width = 1,                                                                       .readdatavalid
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_write                 (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_write),         //   input,   width = 1,                                                                       .write
		.qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_writedata             (qsys_top_spi_slave_to_avmm_master_bridge_avalon_master_writedata),     //   input,  width = 32,                                                                       .writedata
		.spi_pb_0_s0_address                                                          (mm_interconnect_0_spi_pb_0_s0_address),                                //  output,  width = 15,                                                            spi_pb_0_s0.address
		.spi_pb_0_s0_write                                                            (mm_interconnect_0_spi_pb_0_s0_write),                                  //  output,   width = 1,                                                                       .write
		.spi_pb_0_s0_read                                                             (mm_interconnect_0_spi_pb_0_s0_read),                                   //  output,   width = 1,                                                                       .read
		.spi_pb_0_s0_readdata                                                         (mm_interconnect_0_spi_pb_0_s0_readdata),                               //   input,  width = 32,                                                                       .readdata
		.spi_pb_0_s0_writedata                                                        (mm_interconnect_0_spi_pb_0_s0_writedata),                              //  output,  width = 32,                                                                       .writedata
		.spi_pb_0_s0_burstcount                                                       (mm_interconnect_0_spi_pb_0_s0_burstcount),                             //  output,   width = 1,                                                                       .burstcount
		.spi_pb_0_s0_byteenable                                                       (mm_interconnect_0_spi_pb_0_s0_byteenable),                             //  output,   width = 4,                                                                       .byteenable
		.spi_pb_0_s0_readdatavalid                                                    (mm_interconnect_0_spi_pb_0_s0_readdatavalid),                          //   input,   width = 1,                                                                       .readdatavalid
		.spi_pb_0_s0_waitrequest                                                      (mm_interconnect_0_spi_pb_0_s0_waitrequest),                            //   input,   width = 1,                                                                       .waitrequest
		.spi_pb_0_s0_debugaccess                                                      (mm_interconnect_0_spi_pb_0_s0_debugaccess),                            //  output,   width = 1,                                                                       .debugaccess
		.qsys_top_spi_slave_to_avmm_master_bridge_reset_n_reset_bridge_in_reset_reset (~qsys_clk_config_clk_reset_reset),                                     //   input,   width = 1, qsys_top_spi_slave_to_avmm_master_bridge_reset_n_reset_bridge_in_reset.reset
		.qsys_clk_config_clk_clk                                                      (qsys_clk_config_clk_clk)                                               //   input,   width = 1,                                                    qsys_clk_config_clk.clk
	);

	qsys_top_altera_mm_interconnect_1920_be2uwta mm_interconnect_1 (
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_address                                      (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_address),                  //   input,   width = 20,                                        qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master.address
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_waitrequest                                  (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_waitrequest),              //  output,    width = 1,                                                                                     .waitrequest
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_burstcount                                   (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_burstcount),               //   input,    width = 4,                                                                                     .burstcount
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_byteenable                                   (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_byteenable),               //   input,   width = 64,                                                                                     .byteenable
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_read                                         (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_read),                     //   input,    width = 1,                                                                                     .read
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdata                                     (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdata),                 //  output,  width = 512,                                                                                     .readdata
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdatavalid                                (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_readdatavalid),            //  output,    width = 1,                                                                                     .readdatavalid
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_write                                        (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_write),                    //   input,    width = 1,                                                                                     .write
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writedata                                    (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writedata),                //   input,  width = 512,                                                                                     .writedata
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_response                                     (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_response),                 //  output,    width = 2,                                                                                     .response
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writeresponsevalid                           (qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_writeresponsevalid),       //  output,    width = 1,                                                                                     .writeresponsevalid
		.spi_pb_0_m0_address                                                                        (spi_pb_0_m0_address),                                                    //   input,   width = 15,                                                                          spi_pb_0_m0.address
		.spi_pb_0_m0_waitrequest                                                                    (spi_pb_0_m0_waitrequest),                                                //  output,    width = 1,                                                                                     .waitrequest
		.spi_pb_0_m0_burstcount                                                                     (spi_pb_0_m0_burstcount),                                                 //   input,    width = 1,                                                                                     .burstcount
		.spi_pb_0_m0_byteenable                                                                     (spi_pb_0_m0_byteenable),                                                 //   input,    width = 4,                                                                                     .byteenable
		.spi_pb_0_m0_read                                                                           (spi_pb_0_m0_read),                                                       //   input,    width = 1,                                                                                     .read
		.spi_pb_0_m0_readdata                                                                       (spi_pb_0_m0_readdata),                                                   //  output,   width = 32,                                                                                     .readdata
		.spi_pb_0_m0_readdatavalid                                                                  (spi_pb_0_m0_readdatavalid),                                              //  output,    width = 1,                                                                                     .readdatavalid
		.spi_pb_0_m0_write                                                                          (spi_pb_0_m0_write),                                                      //   input,    width = 1,                                                                                     .write
		.spi_pb_0_m0_writedata                                                                      (spi_pb_0_m0_writedata),                                                  //   input,   width = 32,                                                                                     .writedata
		.spi_pb_0_m0_debugaccess                                                                    (spi_pb_0_m0_debugaccess),                                                //   input,    width = 1,                                                                                     .debugaccess
		.qsys_top_master_0_master_address                                                           (qsys_top_master_0_master_address),                                       //   input,   width = 32,                                                             qsys_top_master_0_master.address
		.qsys_top_master_0_master_waitrequest                                                       (qsys_top_master_0_master_waitrequest),                                   //  output,    width = 1,                                                                                     .waitrequest
		.qsys_top_master_0_master_byteenable                                                        (qsys_top_master_0_master_byteenable),                                    //   input,    width = 4,                                                                                     .byteenable
		.qsys_top_master_0_master_read                                                              (qsys_top_master_0_master_read),                                          //   input,    width = 1,                                                                                     .read
		.qsys_top_master_0_master_readdata                                                          (qsys_top_master_0_master_readdata),                                      //  output,   width = 32,                                                                                     .readdata
		.qsys_top_master_0_master_readdatavalid                                                     (qsys_top_master_0_master_readdatavalid),                                 //  output,    width = 1,                                                                                     .readdatavalid
		.qsys_top_master_0_master_write                                                             (qsys_top_master_0_master_write),                                         //   input,    width = 1,                                                                                     .write
		.qsys_top_master_0_master_writedata                                                         (qsys_top_master_0_master_writedata),                                     //   input,   width = 32,                                                                                     .writedata
		.qsys_top_mm_clock_crossing_bridge_0_s0_address                                             (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_address),       //  output,   width = 12,                                               qsys_top_mm_clock_crossing_bridge_0_s0.address
		.qsys_top_mm_clock_crossing_bridge_0_s0_write                                               (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_write),         //  output,    width = 1,                                                                                     .write
		.qsys_top_mm_clock_crossing_bridge_0_s0_read                                                (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_read),          //  output,    width = 1,                                                                                     .read
		.qsys_top_mm_clock_crossing_bridge_0_s0_readdata                                            (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_readdata),      //   input,   width = 32,                                                                                     .readdata
		.qsys_top_mm_clock_crossing_bridge_0_s0_writedata                                           (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_writedata),     //  output,   width = 32,                                                                                     .writedata
		.qsys_top_mm_clock_crossing_bridge_0_s0_burstcount                                          (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_burstcount),    //  output,    width = 1,                                                                                     .burstcount
		.qsys_top_mm_clock_crossing_bridge_0_s0_byteenable                                          (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_byteenable),    //  output,    width = 4,                                                                                     .byteenable
		.qsys_top_mm_clock_crossing_bridge_0_s0_readdatavalid                                       (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_readdatavalid), //   input,    width = 1,                                                                                     .readdatavalid
		.qsys_top_mm_clock_crossing_bridge_0_s0_waitrequest                                         (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_waitrequest),   //   input,    width = 1,                                                                                     .waitrequest
		.qsys_top_mm_clock_crossing_bridge_0_s0_debugaccess                                         (mm_interconnect_1_qsys_top_mm_clock_crossing_bridge_0_s0_debugaccess),   //  output,    width = 1,                                                                                     .debugaccess
		.arbiter_bridge_s0_address                                                                  (mm_interconnect_1_arbiter_bridge_s0_address),                            //  output,    width = 6,                                                                    arbiter_bridge_s0.address
		.arbiter_bridge_s0_write                                                                    (mm_interconnect_1_arbiter_bridge_s0_write),                              //  output,    width = 1,                                                                                     .write
		.arbiter_bridge_s0_read                                                                     (mm_interconnect_1_arbiter_bridge_s0_read),                               //  output,    width = 1,                                                                                     .read
		.arbiter_bridge_s0_readdata                                                                 (mm_interconnect_1_arbiter_bridge_s0_readdata),                           //   input,   width = 32,                                                                                     .readdata
		.arbiter_bridge_s0_writedata                                                                (mm_interconnect_1_arbiter_bridge_s0_writedata),                          //  output,   width = 32,                                                                                     .writedata
		.arbiter_bridge_s0_burstcount                                                               (mm_interconnect_1_arbiter_bridge_s0_burstcount),                         //  output,    width = 1,                                                                                     .burstcount
		.arbiter_bridge_s0_byteenable                                                               (mm_interconnect_1_arbiter_bridge_s0_byteenable),                         //  output,    width = 4,                                                                                     .byteenable
		.arbiter_bridge_s0_readdatavalid                                                            (mm_interconnect_1_arbiter_bridge_s0_readdatavalid),                      //   input,    width = 1,                                                                                     .readdatavalid
		.arbiter_bridge_s0_waitrequest                                                              (mm_interconnect_1_arbiter_bridge_s0_waitrequest),                        //   input,    width = 1,                                                                                     .waitrequest
		.arbiter_bridge_s0_debugaccess                                                              (mm_interconnect_1_arbiter_bridge_s0_debugaccess),                        //  output,    width = 1,                                                                                     .debugaccess
		.PCIe_to_avmm_0_s0_address                                                                  (mm_interconnect_1_pcie_to_avmm_0_s0_address),                            //  output,   width = 19,                                                                    PCIe_to_avmm_0_s0.address
		.PCIe_to_avmm_0_s0_write                                                                    (mm_interconnect_1_pcie_to_avmm_0_s0_write),                              //  output,    width = 1,                                                                                     .write
		.PCIe_to_avmm_0_s0_read                                                                     (mm_interconnect_1_pcie_to_avmm_0_s0_read),                               //  output,    width = 1,                                                                                     .read
		.PCIe_to_avmm_0_s0_readdata                                                                 (mm_interconnect_1_pcie_to_avmm_0_s0_readdata),                           //   input,   width = 32,                                                                                     .readdata
		.PCIe_to_avmm_0_s0_writedata                                                                (mm_interconnect_1_pcie_to_avmm_0_s0_writedata),                          //  output,   width = 32,                                                                                     .writedata
		.PCIe_to_avmm_0_s0_burstcount                                                               (mm_interconnect_1_pcie_to_avmm_0_s0_burstcount),                         //  output,    width = 1,                                                                                     .burstcount
		.PCIe_to_avmm_0_s0_byteenable                                                               (mm_interconnect_1_pcie_to_avmm_0_s0_byteenable),                         //  output,    width = 4,                                                                                     .byteenable
		.PCIe_to_avmm_0_s0_readdatavalid                                                            (mm_interconnect_1_pcie_to_avmm_0_s0_readdatavalid),                      //   input,    width = 1,                                                                                     .readdatavalid
		.PCIe_to_avmm_0_s0_waitrequest                                                              (mm_interconnect_1_pcie_to_avmm_0_s0_waitrequest),                        //   input,    width = 1,                                                                                     .waitrequest
		.PCIe_to_avmm_0_s0_debugaccess                                                              (mm_interconnect_1_pcie_to_avmm_0_s0_debugaccess),                        //  output,    width = 1,                                                                                     .debugaccess
		.ocmem_s1_address                                                                           (mm_interconnect_1_ocmem_s1_address),                                     //  output,   width = 10,                                                                             ocmem_s1.address
		.ocmem_s1_write                                                                             (mm_interconnect_1_ocmem_s1_write),                                       //  output,    width = 1,                                                                                     .write
		.ocmem_s1_readdata                                                                          (mm_interconnect_1_ocmem_s1_readdata),                                    //   input,   width = 32,                                                                                     .readdata
		.ocmem_s1_writedata                                                                         (mm_interconnect_1_ocmem_s1_writedata),                                   //  output,   width = 32,                                                                                     .writedata
		.ocmem_s1_byteenable                                                                        (mm_interconnect_1_ocmem_s1_byteenable),                                  //  output,    width = 4,                                                                                     .byteenable
		.ocmem_s1_chipselect                                                                        (mm_interconnect_1_ocmem_s1_chipselect),                                  //  output,    width = 1,                                                                                     .chipselect
		.ocmem_s1_clken                                                                             (mm_interconnect_1_ocmem_s1_clken),                                       //  output,    width = 1,                                                                                     .clken
		.qsys_sys_mgr_system_mm_address                                                             (mm_interconnect_1_qsys_sys_mgr_system_mm_address),                       //  output,   width = 11,                                                               qsys_sys_mgr_system_mm.address
		.qsys_sys_mgr_system_mm_write                                                               (mm_interconnect_1_qsys_sys_mgr_system_mm_write),                         //  output,    width = 1,                                                                                     .write
		.qsys_sys_mgr_system_mm_read                                                                (mm_interconnect_1_qsys_sys_mgr_system_mm_read),                          //  output,    width = 1,                                                                                     .read
		.qsys_sys_mgr_system_mm_readdata                                                            (mm_interconnect_1_qsys_sys_mgr_system_mm_readdata),                      //   input,   width = 32,                                                                                     .readdata
		.qsys_sys_mgr_system_mm_writedata                                                           (mm_interconnect_1_qsys_sys_mgr_system_mm_writedata),                     //  output,   width = 32,                                                                                     .writedata
		.qsys_sys_mgr_system_mm_burstcount                                                          (mm_interconnect_1_qsys_sys_mgr_system_mm_burstcount),                    //  output,    width = 1,                                                                                     .burstcount
		.qsys_sys_mgr_system_mm_byteenable                                                          (mm_interconnect_1_qsys_sys_mgr_system_mm_byteenable),                    //  output,    width = 4,                                                                                     .byteenable
		.qsys_sys_mgr_system_mm_readdatavalid                                                       (mm_interconnect_1_qsys_sys_mgr_system_mm_readdatavalid),                 //   input,    width = 1,                                                                                     .readdatavalid
		.qsys_sys_mgr_system_mm_waitrequest                                                         (mm_interconnect_1_qsys_sys_mgr_system_mm_waitrequest),                   //   input,    width = 1,                                                                                     .waitrequest
		.qsys_sys_mgr_system_mm_debugaccess                                                         (mm_interconnect_1_qsys_sys_mgr_system_mm_debugaccess),                   //  output,    width = 1,                                                                                     .debugaccess
		.spi_pb_0_reset_reset_bridge_in_reset_reset                                                 (~qsys_clk_config_clk_reset_reset),                                       //   input,    width = 1,                                                 spi_pb_0_reset_reset_bridge_in_reset.reset
		.qsys_top_mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset_reset                   (rst_controller_reset_out_reset),                                         //   input,    width = 1,                   qsys_top_mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset.reset
		.qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_translator_reset_reset_bridge_in_reset_reset (~qsys_top_pcie_s10_hip_avmm_gen3x16_app_nreset_status_reset),            //   input,    width = 1, qsys_top_pcie_s10_hip_avmm_gen3x16_bam_master_translator_reset_reset_bridge_in_reset.reset
		.qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk                                      (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk),                  //   input,    width = 1,                                    qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip.clk
		.qsys_clk_config_clk_clk                                                                    (qsys_clk_config_clk_clk)                                                 //   input,    width = 1,                                                                  qsys_clk_config_clk.clk
	);

	qsys_top_altera_mm_interconnect_1920_kphv77y mm_interconnect_2 (
		.arbiter_bridge_m0_address                             (arbiter_bridge_m0_address),                                               //   input,   width = 6,                                 arbiter_bridge_m0.address
		.arbiter_bridge_m0_waitrequest                         (arbiter_bridge_m0_waitrequest),                                           //  output,   width = 1,                                                  .waitrequest
		.arbiter_bridge_m0_burstcount                          (arbiter_bridge_m0_burstcount),                                            //   input,   width = 1,                                                  .burstcount
		.arbiter_bridge_m0_byteenable                          (arbiter_bridge_m0_byteenable),                                            //   input,   width = 4,                                                  .byteenable
		.arbiter_bridge_m0_read                                (arbiter_bridge_m0_read),                                                  //   input,   width = 1,                                                  .read
		.arbiter_bridge_m0_readdata                            (arbiter_bridge_m0_readdata),                                              //  output,  width = 32,                                                  .readdata
		.arbiter_bridge_m0_readdatavalid                       (arbiter_bridge_m0_readdatavalid),                                         //  output,   width = 1,                                                  .readdatavalid
		.arbiter_bridge_m0_write                               (arbiter_bridge_m0_write),                                                 //   input,   width = 1,                                                  .write
		.arbiter_bridge_m0_writedata                           (arbiter_bridge_m0_writedata),                                             //   input,  width = 32,                                                  .writedata
		.arbiter_bridge_m0_debugaccess                         (arbiter_bridge_m0_debugaccess),                                           //   input,   width = 1,                                                  .debugaccess
		.BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_address    (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_address),    //  output,   width = 2,        BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0.address
		.BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_write      (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_write),      //  output,   width = 1,                                                  .write
		.BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_readdata   (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_readdata),   //   input,  width = 32,                                                  .readdata
		.BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_writedata  (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_writedata),  //  output,  width = 32,                                                  .writedata
		.BMC_to_PCIe_IRQ_Generator_0_avalon_slave_0_chipselect (mm_interconnect_2_bmc_to_pcie_irq_generator_0_avalon_slave_0_chipselect), //  output,   width = 1,                                                  .chipselect
		.PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_address    (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_address),    //  output,   width = 2,        PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0.address
		.PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_write      (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_write),      //  output,   width = 1,                                                  .write
		.PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_readdata   (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_readdata),   //   input,  width = 32,                                                  .readdata
		.PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_writedata  (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_writedata),  //  output,  width = 32,                                                  .writedata
		.PCIe_to_BMC_IRQ_Generator_0_avalon_slave_0_chipselect (mm_interconnect_2_pcie_to_bmc_irq_generator_0_avalon_slave_0_chipselect), //  output,   width = 1,                                                  .chipselect
		.system_arbiter_0_s0_address                           (mm_interconnect_2_system_arbiter_0_s0_address),                           //  output,   width = 2,                               system_arbiter_0_s0.address
		.system_arbiter_0_s0_write                             (mm_interconnect_2_system_arbiter_0_s0_write),                             //  output,   width = 1,                                                  .write
		.system_arbiter_0_s0_read                              (mm_interconnect_2_system_arbiter_0_s0_read),                              //  output,   width = 1,                                                  .read
		.system_arbiter_0_s0_readdata                          (mm_interconnect_2_system_arbiter_0_s0_readdata),                          //   input,  width = 32,                                                  .readdata
		.system_arbiter_0_s0_writedata                         (mm_interconnect_2_system_arbiter_0_s0_writedata),                         //  output,  width = 32,                                                  .writedata
		.system_arbiter_0_s0_waitrequest                       (mm_interconnect_2_system_arbiter_0_s0_waitrequest),                       //   input,   width = 1,                                                  .waitrequest
		.arbiter_bridge_reset_reset_bridge_in_reset_reset      (rst_controller_reset_out_reset),                                          //   input,   width = 1,        arbiter_bridge_reset_reset_bridge_in_reset.reset
		.qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk)                    //   input,   width = 1, qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip.clk
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (1),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (~qsys_clk_pcie_user_clk_reset_reset),                   //   input,  width = 1, reset_in0.reset
		.clk            (qsys_top_pcie_s10_hip_avmm_gen3x16_coreclkout_hip_clk), //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_reset_out_reset),                        //  output,  width = 1, reset_out.reset
		.reset_req      (rst_controller_reset_out_reset_req),                    //  output,  width = 1,          .reset_req
		.reset_req_in0  (1'b0),                                                  // (terminated),                       
		.reset_in1      (1'b0),                                                  // (terminated),                       
		.reset_req_in1  (1'b0),                                                  // (terminated),                       
		.reset_in2      (1'b0),                                                  // (terminated),                       
		.reset_req_in2  (1'b0),                                                  // (terminated),                       
		.reset_in3      (1'b0),                                                  // (terminated),                       
		.reset_req_in3  (1'b0),                                                  // (terminated),                       
		.reset_in4      (1'b0),                                                  // (terminated),                       
		.reset_req_in4  (1'b0),                                                  // (terminated),                       
		.reset_in5      (1'b0),                                                  // (terminated),                       
		.reset_req_in5  (1'b0),                                                  // (terminated),                       
		.reset_in6      (1'b0),                                                  // (terminated),                       
		.reset_req_in6  (1'b0),                                                  // (terminated),                       
		.reset_in7      (1'b0),                                                  // (terminated),                       
		.reset_req_in7  (1'b0),                                                  // (terminated),                       
		.reset_in8      (1'b0),                                                  // (terminated),                       
		.reset_req_in8  (1'b0),                                                  // (terminated),                       
		.reset_in9      (1'b0),                                                  // (terminated),                       
		.reset_req_in9  (1'b0),                                                  // (terminated),                       
		.reset_in10     (1'b0),                                                  // (terminated),                       
		.reset_req_in10 (1'b0),                                                  // (terminated),                       
		.reset_in11     (1'b0),                                                  // (terminated),                       
		.reset_req_in11 (1'b0),                                                  // (terminated),                       
		.reset_in12     (1'b0),                                                  // (terminated),                       
		.reset_req_in12 (1'b0),                                                  // (terminated),                       
		.reset_in13     (1'b0),                                                  // (terminated),                       
		.reset_req_in13 (1'b0),                                                  // (terminated),                       
		.reset_in14     (1'b0),                                                  // (terminated),                       
		.reset_req_in14 (1'b0),                                                  // (terminated),                       
		.reset_in15     (1'b0),                                                  // (terminated),                       
		.reset_req_in15 (1'b0)                                                   // (terminated),                       
	);

endmodule
