{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "add_361_364_365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const-30__360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffe2"]}
          },
          "const150__366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0096"]}
          },
          "const1__368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const64__362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "pt_hw_output_2_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "smin_359_360_361":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_365_370_371":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "umax_358_362_363":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_367_368_369":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_358_366_367":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_361_364_365.in0","smin_359_360_361.out"],
          ["add_361_364_365.in1","umax_358_362_363.out"],
          ["add_361_364_365.out","sub_365_370_371.in0"],
          ["const-30__360.out","smin_359_360_361.in1"],
          ["const150__366.out","umin_358_366_367.in1"],
          ["const1__368.out","umax_367_368_369.in1"],
          ["const64__362.out","umax_358_362_363.in1"],
          ["pt_hw_output_2_stencil.out","self.out"],
          ["smin_359_360_361.in0","self.in.arg_1.0.0"],
          ["sub_365_370_371.in1","umax_367_368_369.out"],
          ["sub_365_370_371.out","pt_hw_output_2_stencil.in.0.0"],
          ["umax_358_362_363.in0","self.in.arg_1.0.0"],
          ["umax_367_368_369.in0","umin_358_366_367.out"],
          ["umin_358_366_367.in0","self.in.arg_1.0.0"]
        ]
      }
    }
  }
}
}