#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May  8 15:07:10 2019
# Process ID: 17148
# Current directory: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14636 C:\Users\Guilherme\Documents\UnB\Pratica de Eletronica Digital 2\2019_1\Filtro_FIR_1\Filtro_FIR.xpr
# Log file: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/vivado.log
# Journal file: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR/Filtro_FIR' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 744.180 ; gain = 57.395
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 't_FIR3taps' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_FIR3taps_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/FIR3taps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIR3taps
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/mux2x4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2x4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/new/registrador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registrador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ULA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_arit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uni_arit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sources_1/imports/new/uni_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uni_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.srcs/sim_1/new/t_FIR3taps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity t_FIR3taps
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 968a809a1903409a8d3ba457691340c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot t_FIR3taps_behav xil_defaultlib.t_FIR3taps -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux2x4 [mux2x4_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.uni_arit [uni_arit_default]
Compiling architecture behavioral of entity xil_defaultlib.uni_logic [uni_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ULA [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR3taps [fir3taps_default]
Compiling architecture behavioral of entity xil_defaultlib.t_fir3taps
Built simulation snapshot t_FIR3taps_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May  8 15:25:09 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_FIR3taps_behav -key {Behavioral:sim_1:Functional:t_FIR3taps} -tclbatch {t_FIR3taps.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source t_FIR3taps.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_FIR3taps_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 797.652 ; gain = 7.297
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May  8 15:31:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.runs/synth_1/runme.log
[Wed May  8 15:31:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Filtro_FIR_1/Filtro_FIR.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  8 15:35:14 2019...
