
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003475                       # Number of seconds simulated
sim_ticks                                  3474722139                       # Number of ticks simulated
final_tick                               575005759815                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288193                       # Simulator instruction rate (inst/s)
host_op_rate                                   370698                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 232965                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933448                       # Number of bytes of host memory used
host_seconds                                 14915.21                       # Real time elapsed on the host
sim_insts                                  4298461451                       # Number of instructions simulated
sim_ops                                    5529038303                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       232448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        66816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        56704                       # Number of bytes read from this memory
system.physmem.bytes_read::total               574976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       169984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            169984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1544                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          443                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4492                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1328                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1328                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1547174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56877066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1620849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66896860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1584012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19229163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1399824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16319003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165473951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1547174                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1620849                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1584012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1399824                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6151859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48920171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48920171                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48920171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1547174                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56877066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1620849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66896860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1584012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19229163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1399824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16319003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214394121                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8332668                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2851882                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486409                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188925                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1441873                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383778                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200345                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5764                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15847361                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2851882                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584123                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874084                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        374062                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1719856                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7911144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4556073     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          599513      7.58%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292737      3.70%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222953      2.82%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182624      2.31%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159539      2.02%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54471      0.69%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196272      2.48%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1646962     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7911144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.342253                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.901835                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621576                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       350547                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241637                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16204                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681179                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313044                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17709030                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4427                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681179                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167836                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42185                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106055                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141787                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17151015                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70717                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58474                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22707844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78096745                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78096745                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7804402                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2154                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1155                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361164                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2623102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7338                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       208025                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16130601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13764978                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17942                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4644517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12626809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7911144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856820                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2850017     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1674218     21.16%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       856666     10.83%     68.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999396     12.63%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       741308      9.37%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477406      6.03%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204746      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60594      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46793      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7911144                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58522     73.34%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12237     15.34%     88.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9033     11.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10801144     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109497      0.80%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360659     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492682      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13764978                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.651929                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79792                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005797                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35538834                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20777381                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13281302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13844770                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22220                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735025                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156305                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681179                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         107446                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7154                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16132763                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2623102                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596061                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1146                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206388                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13462950                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258061                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302028                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737910                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016312                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479849                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615683                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13306865                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13281302                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7993843                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19690168                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.593883                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405981                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4762683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187166                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7229965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.572648                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287584                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3393292     46.93%     46.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532244     21.19%     68.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837488     11.58%     79.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306060      4.23%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262438      3.63%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117599      1.63%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280973      3.89%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77766      1.08%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422105      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7229965                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422105                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22940626                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32947763                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 421524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.833266                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.833266                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.200096                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.200096                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62339262                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17431416                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18273687                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8332668                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2905639                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2358293                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198211                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1203275                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1143210                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308913                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8590                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3045651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16032814                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2905639                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1452123                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3383915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1042797                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        661033                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1498042                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7930663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.314849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4546748     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211900      2.67%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          240565      3.03%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442222      5.58%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196678      2.48%     71.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304136      3.83%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167266      2.11%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140232      1.77%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1680916     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7930663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348705                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.924091                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3214068                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       616727                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3228986                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32767                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838110                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493899                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2626                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19076639                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4592                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838110                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3388855                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         132830                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       243114                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3082785                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       244964                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18334558                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3795                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131986                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71001                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          746                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25684403                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85410295                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85410295                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15789817                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9894581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3912                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2374                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           629028                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1708566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       874118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12208                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       290437                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17226191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13865025                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27927                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5818654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17433863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7930663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748281                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919217                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2851380     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1656252     20.88%     56.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1133251     14.29%     71.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       785594      9.91%     81.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       651970      8.22%     89.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       353457      4.46%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349902      4.41%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79944      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68913      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7930663                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100419     76.87%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13932     10.66%     87.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16282     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11560606     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195997      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1528      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1381768      9.97%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       725126      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13865025                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.663936                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130637                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009422                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35819277                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23048902                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13464480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13995662                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26899                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667235                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221641                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838110                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53113                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8295                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17230099                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60078                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1708566                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       874118                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2352                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230879                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13604115                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1289577                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260910                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1986816                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1926467                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697239                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.632624                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13475020                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13464480                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8815086                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24732575                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.615867                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356416                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9254697                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11366650                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5863494                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3118                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200729                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7092553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602618                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2870883     40.48%     40.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1899838     26.79%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       779460     10.99%     78.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388466      5.48%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397154      5.60%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156764      2.21%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170959      2.41%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87928      1.24%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341101      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7092553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9254697                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11366650                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1693808                       # Number of memory references committed
system.switch_cpus1.commit.loads              1041331                       # Number of loads committed
system.switch_cpus1.commit.membars               1550                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1634310                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10240369                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231284                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341101                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23981453                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35299154                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 402005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9254697                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11366650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9254697                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.900372                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.900372                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.110652                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.110652                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61159355                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18615812                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17656948                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3114                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8332668                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3124169                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2544559                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207962                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1258326                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1209268                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          332577                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9125                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3210672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17051467                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3124169                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1541845                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3571094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1120165                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        452780                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1576014                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8143718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.593774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.376700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4572624     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          250327      3.07%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          257006      3.16%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          412519      5.07%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          191962      2.36%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          272719      3.35%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          183161      2.25%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136539      1.68%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1866861     22.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8143718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374930                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046339                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3383583                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       408559                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3415078                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28603                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907891                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530541                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20363079                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4535                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907891                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3554769                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         100153                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        89427                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3270456                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       221018                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19624351                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127353                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27487976                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91461051                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91461051                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16715381                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10772590                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3367                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           585336                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1827381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       942233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9990                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       324599                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18389833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3379                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14587542                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25977                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6370833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19631358                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8143718                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791263                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930314                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2812493     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1764873     21.67%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1162452     14.27%     70.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       777371      9.55%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       713045      8.76%     88.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       397870      4.89%     93.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       360291      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        80208      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75115      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8143718                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         109407     77.59%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16043     11.38%     88.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15552     11.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12176762     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193922      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1444643      9.90%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       770571      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14587542                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750645                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141002                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009666                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37485781                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24764163                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14169125                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14728544                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21245                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       733811                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       250110                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907891                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58074                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12582                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18393217                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1827381                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       942233                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1710                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10509                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       242025                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14322494                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1348537                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       265048                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2091858                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2035979                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            743321                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.718837                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14180059                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14169125                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9294182                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26421827                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700431                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351762                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9739782                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11991216                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6402014                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3351                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209694                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7235826                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657201                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2759890     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2055059     28.40%     66.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       815124     11.27%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       409405      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       376871      5.21%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       171676      2.37%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187557      2.59%     93.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95464      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       364780      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7235826                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9739782                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11991216                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1785692                       # Number of memory references committed
system.switch_cpus2.commit.loads              1093570                       # Number of loads committed
system.switch_cpus2.commit.membars               1669                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1731278                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10802315                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247134                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       364780                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25264107                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37695400                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 188950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9739782                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11991216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9739782                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855529                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855529                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168867                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168867                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64295156                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19651285                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18749571                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8332668                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3069608                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2501497                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208018                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1266306                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1198788                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          323934                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9229                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3217894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16748271                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3069608                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1522722                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3713614                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1067547                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        516030                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1576619                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8305232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.319175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4591618     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          383968      4.62%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          385242      4.64%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          477701      5.75%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          147965      1.78%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          186852      2.25%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          157602      1.90%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          143231      1.72%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1831053     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8305232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368382                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.009953                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3375054                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       489332                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3549934                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        33596                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        857315                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       519103                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19964449                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1956                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        857315                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3528064                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          46634                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       265400                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3428349                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       179461                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19275514                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111299                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48574                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27071104                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     89809355                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     89809355                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16819288                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10251775                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3529                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1859                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           493016                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1781168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       923650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8438                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       281800                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18121035                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14598646                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30164                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6031107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18217400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8305232                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757765                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.908597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2983450     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1718229     20.69%     56.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1142854     13.76%     70.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       798800      9.62%     79.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       793136      9.55%     89.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       381372      4.59%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       360900      4.35%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58423      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68068      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8305232                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          92027     75.67%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15084     12.40%     88.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14504     11.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12200309     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       182783      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1445241      9.90%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       768644      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14598646                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.751977                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             121615                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008331                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     37654302                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24155803                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14192322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14720261                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17766                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       683589                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226754                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        857315                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24592                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4124                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18124575                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1781168                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       923650                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1840                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       243400                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14347769                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1349696                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       250876                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2092319                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2049544                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            742623                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.721870                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14208643                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14192322                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9211742                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25989830                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703215                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354436                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9782930                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12059223                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6065378                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       209516                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7447917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.158382                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2962720     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2021034     27.14%     66.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       822632     11.05%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       446951      6.00%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390640      5.24%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       159864      2.15%     91.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178471      2.40%     93.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105474      1.42%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       360131      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7447917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9782930                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12059223                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1794470                       # Number of memory references committed
system.switch_cpus3.commit.loads              1097577                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1749777                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10855940                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       249264                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       360131                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25212218                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37107341                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  27436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9782930                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12059223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9782930                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851756                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851756                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174045                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174045                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        64405505                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19726758                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18445592                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l20.replacements                          1586                       # number of replacements
system.l20.tagsinuse                      8191.339380                       # Cycle average of tags in use
system.l20.total_refs                          194286                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9778                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.869708                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.278145                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.170663                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   806.816968                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7150.073604                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023960                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004660                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098488                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872812                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999919                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3880                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3883                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1034                       # number of Writeback hits
system.l20.Writeback_hits::total                 1034                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3904                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3907                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3904                       # number of overall hits
system.l20.overall_hits::total                   3907                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1544                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1586                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1544                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1586                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1544                       # number of overall misses
system.l20.overall_misses::total                 1586                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     20490195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    252015593                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      272505788                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     20490195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    252015593                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       272505788                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     20490195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    252015593                       # number of overall miss cycles
system.l20.overall_miss_latency::total      272505788                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5424                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5469                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1034                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1034                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5448                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5493                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5448                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5493                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.284661                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.289998                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.283407                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.288731                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.283407                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.288731                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 487861.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 163222.534326                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171819.538462                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 487861.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 163222.534326                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171819.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 487861.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 163222.534326                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171819.538462                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 250                       # number of writebacks
system.l20.writebacks::total                      250                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1544                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1586                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1544                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1586                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1544                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1586                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     20011212                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    234390778                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    254401990                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     20011212                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    234390778                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    254401990                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     20011212                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    234390778                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    254401990                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.284661                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.289998                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.283407                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.288731                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.283407                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.288731                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 476457.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151807.498705                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 160404.785624                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 476457.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151807.498705                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 160404.785624                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 476457.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151807.498705                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 160404.785624                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1860                       # number of replacements
system.l21.tagsinuse                      8190.343796                       # Cycle average of tags in use
system.l21.total_refs                          731125                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10052                       # Sample count of references to valid blocks.
system.l21.avg_refs                         72.734282                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          206.311150                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.911007                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   864.011335                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7081.110303                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025184                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004750                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.105470                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.864393                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999798                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5071                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5075                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1929                       # number of Writeback hits
system.l21.Writeback_hits::total                 1929                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5123                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5127                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5123                       # number of overall hits
system.l21.overall_hits::total                   5127                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1816                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1860                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1816                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1860                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1816                       # number of overall misses
system.l21.overall_misses::total                 1860                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20592651                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    326039085                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      346631736                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20592651                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    326039085                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       346631736                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20592651                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    326039085                       # number of overall miss cycles
system.l21.overall_miss_latency::total      346631736                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6887                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6935                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1929                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1929                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6939                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6987                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6939                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6987                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.263685                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.268205                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261709                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.266209                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261709                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.266209                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 468014.795455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179536.941079                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 186361.148387                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 468014.795455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 179536.941079                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 186361.148387                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 468014.795455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 179536.941079                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 186361.148387                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 389                       # number of writebacks
system.l21.writebacks::total                      389                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1816                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1860                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1816                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1860                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1816                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1860                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     20086156                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    305080986                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    325167142                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     20086156                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    305080986                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    325167142                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     20086156                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    305080986                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    325167142                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263685                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.268205                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261709                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.266209                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261709                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.266209                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 456503.545455                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167996.137665                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 174821.044086                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 456503.545455                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167996.137665                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 174821.044086                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 456503.545455                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167996.137665                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 174821.044086                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           565                       # number of replacements
system.l22.tagsinuse                      8189.988581                       # Cycle average of tags in use
system.l22.total_refs                          389745                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8757                       # Sample count of references to valid blocks.
system.l22.avg_refs                         44.506680                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          265.950907                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    39.724258                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   260.600927                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7623.712489                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032465                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004849                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.031812                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.930629                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999754                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3793                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3795                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1098                       # number of Writeback hits
system.l22.Writeback_hits::total                 1098                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3845                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3847                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3845                       # number of overall hits
system.l22.overall_hits::total                   3847                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          522                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  565                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          522                       # number of demand (read+write) misses
system.l22.demand_misses::total                   565                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          522                       # number of overall misses
system.l22.overall_misses::total                  565                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14890090                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     87313790                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      102203880                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14890090                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     87313790                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       102203880                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14890090                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     87313790                       # number of overall miss cycles
system.l22.overall_miss_latency::total      102203880                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4315                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4360                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1098                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1098                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4367                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4412                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4367                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4412                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.120973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129587                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.119533                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.128060                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.119533                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.128060                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 346281.162791                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167267.796935                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 180891.823009                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 346281.162791                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167267.796935                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 180891.823009                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 346281.162791                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167267.796935                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 180891.823009                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 381                       # number of writebacks
system.l22.writebacks::total                      381                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          522                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             565                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          522                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              565                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          522                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             565                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14400808                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     81345442                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     95746250                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14400808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     81345442                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     95746250                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14400808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     81345442                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     95746250                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.120973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129587                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.119533                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.128060                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.119533                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.128060                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 334902.511628                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155834.180077                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 169462.389381                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 334902.511628                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 155834.180077                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 169462.389381                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 334902.511628                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 155834.180077                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 169462.389381                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           481                       # number of replacements
system.l23.tagsinuse                      8190.386782                       # Cycle average of tags in use
system.l23.total_refs                          352836                       # Total number of references to valid blocks.
system.l23.sampled_refs                          8672                       # Sample count of references to valid blocks.
system.l23.avg_refs                         40.686808                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          382.369944                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    35.547478                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   218.635211                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7553.834148                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046676                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004339                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.026689                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922099                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999803                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3257                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3258                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1034                       # number of Writeback hits
system.l23.Writeback_hits::total                 1034                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3296                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3297                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3296                       # number of overall hits
system.l23.overall_hits::total                   3297                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          443                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  481                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          443                       # number of demand (read+write) misses
system.l23.demand_misses::total                   481                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          443                       # number of overall misses
system.l23.overall_misses::total                  481                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     18048859                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     71754931                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       89803790                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     18048859                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     71754931                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        89803790                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     18048859                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     71754931                       # number of overall miss cycles
system.l23.overall_miss_latency::total       89803790                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3700                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3739                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1034                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1034                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3739                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3778                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3739                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3778                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.119730                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.128644                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.118481                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.127316                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.118481                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.127316                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 474969.973684                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 161975.013544                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 186702.266112                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 474969.973684                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 161975.013544                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 186702.266112                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 474969.973684                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 161975.013544                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 186702.266112                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 308                       # number of writebacks
system.l23.writebacks::total                      308                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          443                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             481                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          443                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              481                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          443                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             481                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     17616123                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     66697754                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     84313877                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     17616123                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     66697754                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     84313877                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     17616123                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     66697754                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     84313877                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.119730                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.128644                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.118481                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.127316                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.118481                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.127316                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 463582.184211                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 150559.264108                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 175288.725572                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 463582.184211                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 150559.264108                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 175288.725572                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 463582.184211                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 150559.264108                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 175288.725572                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.561254                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752314                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779311.392540                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.052409                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.508844                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065789                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826136                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891925                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719793                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719793                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719793                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719793                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719793                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719793                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25239693                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25239693                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25239693                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25239693                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25239693                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25239693                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719855                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719855                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719855                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719855                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 407091.822581                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 407091.822581                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 407091.822581                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 407091.822581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 407091.822581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 407091.822581                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       213513                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        71171                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20662774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20662774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20662774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20662774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20662774                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20662774                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 459172.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 459172.755556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 459172.755556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 459172.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 459172.755556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 459172.755556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5448                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251667                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5704                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39139.492812                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.957149                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.042851                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2057213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2057213                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494797                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494797                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494797                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16957                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17029                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17029                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17029                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17029                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1599887086                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1599887086                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2402592                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2402592                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1602289678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1602289678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1602289678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1602289678                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074170                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074170                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511826                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008175                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008175                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006780                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006780                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006780                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006780                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94349.654184                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94349.654184                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33369.333333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33369.333333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94091.824417                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94091.824417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94091.824417                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94091.824417                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1034                       # number of writebacks
system.cpu0.dcache.writebacks::total             1034                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11533                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11581                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11581                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11581                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5448                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    283219728                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    283219728                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       548303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       548303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    283768031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    283768031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    283768031                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    283768031                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52216.026549                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52216.026549                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22845.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22845.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52086.642988                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52086.642988                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52086.642988                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52086.642988                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               515.269793                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088471321                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2093214.078846                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.269793                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069343                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.825753                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1497970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1497970                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1497970                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1497970                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1497970                       # number of overall hits
system.cpu1.icache.overall_hits::total        1497970                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           72                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           72                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           72                       # number of overall misses
system.cpu1.icache.overall_misses::total           72                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36233189                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36233189                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36233189                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36233189                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36233189                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36233189                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1498042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1498042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1498042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1498042                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1498042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1498042                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 503238.736111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 503238.736111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 503238.736111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 503238.736111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 503238.736111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 503238.736111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       206931                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs 103465.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     20811653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20811653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     20811653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20811653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     20811653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20811653                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 433576.104167                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 433576.104167                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 433576.104167                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 433576.104167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 433576.104167                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 433576.104167                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6939                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177668103                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7195                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24693.273523                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.176749                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.823251                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887409                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112591                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1005378                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1005378                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       649108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        649108                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2295                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1557                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1557                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1654486                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1654486                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1654486                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1654486                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13695                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          196                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          196                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13891                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13891                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13891                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13891                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    925847775                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    925847775                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7785087                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7785087                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    933632862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    933632862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    933632862                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    933632862                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1019073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1019073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       649304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       649304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1668377                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1668377                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1668377                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1668377                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013439                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000302                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000302                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008326                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008326                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008326                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008326                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67604.802848                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67604.802848                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39719.831633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39719.831633                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67211.349939                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67211.349939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67211.349939                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67211.349939                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1929                       # number of writebacks
system.cpu1.dcache.writebacks::total             1929                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6808                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6808                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          144                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          144                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6952                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6952                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6952                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6887                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6887                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6939                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6939                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6939                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    370574367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    370574367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1373044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1373044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    371947411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    371947411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    371947411                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    371947411                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004159                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004159                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004159                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004159                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53807.807028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53807.807028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26404.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26404.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53602.451506                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53602.451506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53602.451506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53602.451506                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.695662                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086351974                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2142706.063116                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.695662                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066820                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807205                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1575948                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1575948                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1575948                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1575948                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1575948                       # number of overall hits
system.cpu2.icache.overall_hits::total        1575948                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           66                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           66                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           66                       # number of overall misses
system.cpu2.icache.overall_misses::total           66                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24425477                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24425477                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24425477                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24425477                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24425477                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24425477                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1576014                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1576014                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1576014                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1576014                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1576014                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1576014                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 370082.984848                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 370082.984848                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 370082.984848                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 370082.984848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 370082.984848                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 370082.984848                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15016832                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15016832                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15016832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15016832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15016832                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15016832                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 333707.377778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 333707.377778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 333707.377778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 333707.377778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 333707.377778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 333707.377778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4367                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166201765                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4623                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35951.063162                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.208495                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.791505                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871908                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128092                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1055257                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1055257                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       688592                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        688592                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1669                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1669                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1669                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1743849                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1743849                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1743849                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1743849                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10773                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10773                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10939                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10939                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10939                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10939                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    560098729                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    560098729                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5277302                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5277302                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    565376031                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    565376031                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    565376031                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    565376031                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1066030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1066030                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       688758                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       688758                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1754788                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1754788                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1754788                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1754788                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010106                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010106                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006234                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006234                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006234                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006234                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51990.970853                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51990.970853                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31790.975904                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31790.975904                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51684.434683                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51684.434683                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51684.434683                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51684.434683                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1098                       # number of writebacks
system.cpu2.dcache.writebacks::total             1098                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6458                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6458                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6572                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6572                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6572                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6572                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4315                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4315                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4367                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4367                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4367                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4367                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    117632931                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    117632931                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1140838                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1140838                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    118773769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    118773769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    118773769                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    118773769                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002489                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002489                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27261.397683                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27261.397683                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21939.192308                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21939.192308                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27198.023586                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27198.023586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27198.023586                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27198.023586                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               504.517089                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089537874                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2148989.889546                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.517089                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058521                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.808521                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1576565                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1576565                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1576565                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1576565                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1576565                       # number of overall hits
system.cpu3.icache.overall_hits::total        1576565                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     26794800                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     26794800                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     26794800                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     26794800                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     26794800                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     26794800                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1576619                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1576619                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1576619                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1576619                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1576619                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1576619                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000034                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       496200                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       496200                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       496200                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       496200                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       496200                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       496200                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        36094                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs        36094                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     18153274                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18153274                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     18153274                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18153274                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     18153274                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18153274                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 465468.564103                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 465468.564103                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 465468.564103                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 465468.564103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 465468.564103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 465468.564103                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3739                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161273567                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3995                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40368.852816                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.912956                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.087044                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862941                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137059                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1058551                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1058551                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       693235                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        693235                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1784                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1751786                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1751786                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1751786                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1751786                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7256                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7256                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          146                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7402                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7402                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7402                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7402                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    288809580                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    288809580                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4904604                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4904604                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    293714184                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    293714184                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    293714184                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    293714184                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1065807                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1065807                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       693381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       693381                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1759188                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1759188                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1759188                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1759188                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006808                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000211                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004208                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004208                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004208                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004208                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39802.863837                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39802.863837                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 33593.178082                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33593.178082                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39680.381519                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39680.381519                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39680.381519                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39680.381519                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1034                       # number of writebacks
system.cpu3.dcache.writebacks::total             1034                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3556                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3556                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          107                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3663                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3663                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3663                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3663                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3700                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3700                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3739                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3739                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    102275784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    102275784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       938612                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       938612                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    103214396                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    103214396                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    103214396                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    103214396                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003472                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002125                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002125                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27642.103784                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27642.103784                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24066.974359                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24066.974359                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27604.813052                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27604.813052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27604.813052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27604.813052                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
