/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [20:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [9:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = in_data[110] ? celloutsig_1_12z[4] : celloutsig_1_0z[18];
  assign celloutsig_1_19z = ~((celloutsig_1_9z[11] | celloutsig_1_16z[2]) & (in_data[190] | celloutsig_1_16z[5]));
  assign celloutsig_0_8z = celloutsig_0_2z + { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[185:182] + in_data[170:167];
  assign celloutsig_0_9z = { celloutsig_0_6z[6:4], celloutsig_0_4z } <= in_data[24:17];
  assign celloutsig_1_11z = celloutsig_1_0z[14:0] <= celloutsig_1_10z;
  assign celloutsig_1_6z = celloutsig_1_2z[5:1] || celloutsig_1_1z[6:1];
  assign celloutsig_0_1z = in_data[78] ? { celloutsig_0_0z[4:1], celloutsig_0_0z } : in_data[56:48];
  assign celloutsig_1_15z = - celloutsig_1_10z[5:0];
  assign celloutsig_1_16z = - celloutsig_1_9z[12:3];
  assign celloutsig_0_3z = | in_data[78:76];
  assign celloutsig_0_0z = in_data[82:78] >> in_data[54:50];
  assign celloutsig_1_10z = { in_data[118:105], 1'h0 } >> { 1'h0, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_6z = in_data[81:75] - in_data[49:43];
  assign celloutsig_1_2z = in_data[180:173] - celloutsig_1_1z[7:0];
  assign celloutsig_1_18z = { celloutsig_1_15z[5:1], celloutsig_1_13z } ~^ celloutsig_1_0z[11:6];
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_4z = celloutsig_0_2z[4:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[127:107];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 10'h000;
    else if (!clkin_data[0]) celloutsig_1_1z = celloutsig_1_0z[9:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_2z = celloutsig_0_1z[6:1];
  assign celloutsig_1_9z[8] = ~ celloutsig_1_1z[8];
  assign celloutsig_1_12z[5:1] = in_data[180:176] ~^ { celloutsig_1_0z[17:14], celloutsig_1_11z };
  assign { celloutsig_1_9z[10:9], celloutsig_1_9z[7:0], celloutsig_1_9z[20:19], celloutsig_1_9z[17:14], celloutsig_1_9z[12:11] } = { celloutsig_1_6z, celloutsig_1_1z[9], celloutsig_1_1z[7:0], celloutsig_1_0z[12:11], celloutsig_1_0z[9:6], celloutsig_1_0z[4:3] } ~^ { celloutsig_1_5z[1:0], celloutsig_1_2z, celloutsig_1_5z[3:2], in_data[191:188], celloutsig_1_5z[3:2] };
  assign { out_data[133:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
