/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [51:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_8z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [23:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[8] ? celloutsig_0_0z[2] : in_data[78];
  assign celloutsig_1_10z = !(celloutsig_1_8z[9] ? celloutsig_1_5z : celloutsig_1_7z);
  assign celloutsig_1_19z = in_data[150] ^ celloutsig_1_10z;
  assign celloutsig_1_5z = in_data[141] ^ celloutsig_1_0z[13];
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_5z;
  assign celloutsig_1_4z = celloutsig_1_0z[17:2] + { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  reg [3:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 4'h0;
    else _08_ <= { celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[3:1], _00_ } = _08_;
  assign celloutsig_1_3z = { in_data[166:162], celloutsig_1_1z } / { 1'h1, in_data[122:118] };
  assign celloutsig_1_11z = { celloutsig_1_3z[5:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[17:0], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_2z = in_data[179:177] <= { celloutsig_1_0z[4:3], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_4z[10:1] <= { celloutsig_1_0z[4], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = ! { in_data[23:20], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[2:1], celloutsig_0_0z, celloutsig_0_5z, 1'h0, celloutsig_0_0z } % { 1'h1, in_data[5:1], celloutsig_0_3z, _01_[3:1], _00_, celloutsig_0_0z[1] };
  assign celloutsig_1_18z = { celloutsig_1_11z[9:6], celloutsig_1_6z, celloutsig_1_5z } * { celloutsig_1_8z[6:4], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_0z = - in_data[25:23];
  assign celloutsig_1_0z = - in_data[140:122];
  assign celloutsig_1_8z = - { in_data[156:148], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_11z = & { celloutsig_0_5z, celloutsig_0_1z, in_data[48:47] };
  assign celloutsig_1_1z = & celloutsig_1_0z[6:1];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, 1'h0 } >> { in_data[87:86], 1'h0 };
  assign celloutsig_0_12z = { in_data[76:75], celloutsig_0_3z } >> _01_[3:1];
  assign out_data[3:1] = out_data[41:39] - { _01_[2:1], _00_ };
  assign { out_data[33:32], celloutsig_0_18z[19], out_data[49], out_data[45:34], celloutsig_0_18z[18:15], out_data[63:50] } = ~ { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, _01_[3:1], _00_, in_data[35:25], celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign { celloutsig_0_18z[51:20], celloutsig_0_18z[14:0] } = { out_data[63:49], out_data[51], out_data[51], out_data[49], out_data[45:32], out_data[45:34], out_data[52:50] };
  assign { out_data[133:128], out_data[96], out_data[48:46], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[51], out_data[51], out_data[49], out_data[38] };
endmodule
