module DDS(

				  DDS_CLK,
              ROMADDR
					);

  parameter       ROMAD_WIDTH = 12;//DA地址的宽度
 

  
  input 							 DDS_CLK;
  output	[ROMAD_WIDTH-1:0]  ROMADDR;				//输出D/A数据
  
  reg 	[55:0]  ACC;					//累加器的寄存器
  //wire 	[PHASE_WIDTH-1:0]  PHASEADD;
  wire 	[ROMAD_WIDTH-1:0]  ROMADDR;
  reg 	[55:0]   FREQW;				//频率寄存器
  reg 	[ROMAD_WIDTH-1:0]  PHASEW;				//相位寄存器

	
//地址译码
always @(posedge csi_clk or negedge csi_reset_n)
begin
	if (csi_reset_n == 0)
	begin
		FREQW  <= 0;
		PHASEW <= 0;
	end
	else if (avs_chipselect && avs_write)  
	begin  
		case (avs_address)  
			2'b00:FREQW [31:0] 	  	<= avs_writedata[31 : 0];
			2'b01:FREQW [55:32] 	  	<= avs_writedata[24 : 0]; 	
			2'b10:PHASEW     			<= avs_writedata[ROMAD_WIDTH-1: 0];
		endcase  
	end  
end

always @(posedge coe_DDS_CLK) //累加器
begin
	ACC <= ACC + FREQW;
end
	
assign ROMADDR = ACC[55: 56 - ROMAD_WIDTH] + PHASEW;//相位调制器
//assign ROMADDR  = PHASEADD[PHASE_WIDTH - 1: PHASE_WIDTH - ROMAD_WIDTH];
   
endmodule
