<div id="pf79" class="pf w0 h0" data-page-no="79"><div class="pc pc79 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg79.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">5.6<span class="_ _b"> </span>Clock Gating</div><div class="t m0 x9 hf y151 ff3 fs5 fc0 sc0 ls0 ws0">The clock to each module can be individually gated on and off using the SIM module&apos;s</div><div class="t m0 x9 hf y152 ff3 fs5 fc0 sc0 ls0 ws1a6">SCGC<span class="ff4">x</span><span class="ws0"> registers. These bits are cleared after any reset, which disables the clock to the</span></div><div class="t m0 x9 hf y825 ff3 fs5 fc0 sc0 ls0 ws0">corresponding module to conserve power. Prior to initializing a module, set the</div><div class="t m0 x9 hf y94e ff3 fs5 fc0 sc0 ls0 ws0">corresponding bit in SCGC<span class="ff4 ws1a6">x</span> register to enable the clock. Before turning off the clock,</div><div class="t m0 x9 hf y94f ff3 fs5 fc0 sc0 ls0 ws0">make sure to disable the module.</div><div class="t m0 x9 hf y950 ff3 fs5 fc0 sc0 ls0 ws0">Any bus access to a peripheral that has its clock disabled generates an error termination.</div><div class="t m0 x9 hd y951 ff1 fs7 fc0 sc0 ls0 ws0">5.7<span class="_ _b"> </span>Module clocks</div><div class="t m0 x9 hf y952 ff3 fs5 fc0 sc0 ls0 ws0">The following table summarizes the clocks associated with each module.</div><div class="t m0 x1b h9 y953 ff1 fs2 fc0 sc0 ls0 ws0">Table 5-2.<span class="_ _1a"> </span>Module clocks</div><div class="t m0 x3d h10 y954 ff1 fs4 fc0 sc0 ls0 ws0">Module<span class="_ _111"> </span>Bus interface clock<span class="_ _84"> </span>Internal clocks<span class="_ _84"> </span>I/O interface clocks</div><div class="t m0 xa h10 y955 ff1 fs4 fc0 sc0 ls0 ws0">Core modules</div><div class="t m0 x91 h7 y956 ff2 fs4 fc0 sc0 ls0 ws0">ARM Cortex-M0+ core<span class="_ _e0"> </span>Platform clock<span class="_ _134"> </span>Core clock<span class="_ _135"> </span>—</div><div class="t m0 x7b h7 y957 ff2 fs4 fc0 sc0 ls0 ws0">NVIC<span class="_ _136"> </span>Platform clock<span class="_ _1c"> </span>—<span class="_ _f0"> </span>—</div><div class="t m0 x92 h7 y958 ff2 fs4 fc0 sc0 ls0 ws0">DAP<span class="_ _f"> </span>Platform clock<span class="_ _1c"> </span>—<span class="_ _20"> </span>SWD_CLK</div><div class="t m0 xf h10 y959 ff1 fs4 fc0 sc0 ls0 ws0">System modules</div><div class="t m0 xfb h7 y95a ff2 fs4 fc0 sc0 ls0 ws0">DMA<span class="_ _137"> </span>System clock<span class="_ _7c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x81 h7 y95b ff2 fs4 fc0 sc0 ls0 ws0">DMA Mux<span class="_ _136"> </span>Bus clock<span class="_ _e7"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x37 h7 y95c ff2 fs4 fc0 sc0 ls0 ws0">Port control<span class="_ _139"> </span>Bus clock<span class="_ _e7"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x1 h7 y95d ff2 fs4 fc0 sc0 ls0 ws0">Crossbar Switch<span class="_ _dd"> </span>Platform clock<span class="_ _1c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x3a h7 y95e ff2 fs4 fc0 sc0 ls0 ws0">Peripheral bridges<span class="_ _13a"> </span>System clock<span class="_ _13b"> </span>Bus clock<span class="_ _e7"> </span>—</div><div class="t m0 x52 h7 y95f ff2 fs4 fc0 sc0 ls0 ws0">LLWU, PMC, SIM, RCM<span class="_ _37"> </span>Bus clock<span class="_ _d0"> </span>LPO<span class="_ _e4"> </span>—</div><div class="t m0 x8b h7 y960 ff2 fs4 fc0 sc0 ls0 ws0">Mode controller<span class="_ _30"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x7b h7 y961 ff2 fs4 fc0 sc0 ls0 ws0">MCM<span class="_ _136"> </span>Platform clock<span class="_ _1c"> </span>—<span class="_ _f0"> </span>—</div><div class="t m0 x8b h7 y962 ff2 fs4 fc0 sc0 ls0 ws0">Watchdog timer<span class="_ _6e"> </span>Bus clock<span class="_ _d0"> </span>LPO<span class="_ _e4"> </span>—</div><div class="t m0 xfc h10 y963 ff1 fs4 fc0 sc0 ls0">Clocks</div><div class="t m0 xfb h7 y964 ff2 fs4 fc0 sc0 ls0 ws0">MCG<span class="_ _13d"> </span>Bus clock<span class="_ _a5"> </span>MCGOUTCLK, MCGPLLCLK,</div><div class="t m0 xfd h7 y965 ff2 fs4 fc0 sc0 ls0 ws0">MCGFLLCLK, MCGIRCLK,</div><div class="t m0 xfe h7 y966 ff2 fs4 fc0 sc0 ls0">OSCERCLK</div><div class="t m0 x58 h7 y964 ff2 fs4 fc0 sc0 ls0">—</div><div class="t m0 xfb h7 y967 ff2 fs4 fc0 sc0 ls0 ws0">OSC<span class="_ _dc"> </span>Bus clock<span class="_ _d2"> </span>OSCERCLK<span class="_ _a4"> </span>—</div><div class="t m0 xa8 h10 y968 ff1 fs4 fc0 sc0 ls0 ws0">Memory and memory interfaces</div><div class="t m0 x8b h7 y969 ff2 fs4 fc0 sc0 ls0 ws0">Flash Controller<span class="_ _121"> </span>Platform clock<span class="_ _6e"> </span>Flash clock<span class="_ _74"> </span>—</div><div class="t m0 x39 h7 y96a ff2 fs4 fc0 sc0 ls0 ws0">Flash memory<span class="_ _73"> </span>Flash clock<span class="_ _74"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 xfc h10 y96b ff1 fs4 fc0 sc0 ls0">Analog</div><div class="t m0 x1b h7 y96c ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x76 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 5 Clock Distribution</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>121</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
