

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Tue Oct 25 16:03:02 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5396|  18018|  5396|  18018|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |  5184|   5184|          1|          -|          -|    5184|    no    |
        |- Loop 2         |   210|  12832| 210 ~ 802 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |   208|    800|  26 ~ 50  |          -|          -| 8 ~ 16 |    no    |
        |  ++ Loop 2.1.1  |    24|     48|          3|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_2)
4 --> 
	3  / (!tmp_5)
	5  / (tmp_5)
5 --> 
	4  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = trunc i6 %I_read to i5

ST_1: tmp_s [1/1] 1.72ns
:3  %tmp_s = add i5 2, %tmp_3

ST_1: tmp_cast6_cast [1/1] 0.00ns
:4  %tmp_cast6_cast = zext i5 %tmp_s to i13

ST_1: tmp_cast_cast [1/1] 0.00ns
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

ST_1: stg_14 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 [1/1] 2.18ns
:1  %exitcond1 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_1 [1/1] 1.96ns
:3  %i_1 = add i13 %i, 1

ST_2: stg_19 [1/1] 0.00ns
:4  br i1 %exitcond1, label %.preheader3.preheader, label %2

ST_2: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i13 %i to i64

ST_2: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_1

ST_2: stg_22 [1/1] 2.71ns
:2  store i1 false, i1* %output_addr, align 1

ST_2: stg_23 [1/1] 0.00ns
:3  br label %1

ST_2: tmp_6 [1/1] 0.00ns
.preheader3.preheader:0  %tmp_6 = trunc i7 %M_read to i6

ST_2: I_cast7 [1/1] 0.00ns
.preheader3.preheader:1  %I_cast7 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader3.preheader:2  %I_cast = zext i6 %I_read to i13

ST_2: stg_27 [1/1] 1.57ns
.preheader3.preheader:3  br label %.preheader3


 <State 3>: 2.60ns
ST_3: m [1/1] 0.00ns
.preheader3:0  %m = phi i5 [ 0, %.preheader3.preheader ], [ %m_1, %.preheader2 ]

ST_3: phi_mul [1/1] 0.00ns
.preheader3:1  %phi_mul = phi i8 [ 0, %.preheader3.preheader ], [ %next_mul, %.preheader2 ]

ST_3: next_mul [1/1] 1.72ns
.preheader3:2  %next_mul = add i8 %phi_mul, %I_cast7

ST_3: m_cast4_cast [1/1] 0.00ns
.preheader3:3  %m_cast4_cast = zext i5 %m to i9

ST_3: m_cast [1/1] 0.00ns
.preheader3:4  %m_cast = zext i5 %m to i6

ST_3: tmp_2 [1/1] 1.94ns
.preheader3:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_6

ST_3: empty_10 [1/1] 0.00ns
.preheader3:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_3: m_1 [1/1] 1.72ns
.preheader3:7  %m_1 = add i5 %m, 1

ST_3: stg_36 [1/1] 0.00ns
.preheader3:8  br i1 %tmp_2, label %.preheader2.preheader, label %4

ST_3: tmp_4 [1/1] 2.60ns
.preheader2.preheader:0  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

ST_3: stg_38 [1/1] 1.57ns
.preheader2.preheader:1  br label %.preheader2

ST_3: stg_39 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.94ns
ST_4: x [1/1] 0.00ns
.preheader2:0  %x = phi i5 [ 0, %.preheader2.preheader ], [ %x_2, %.preheader ]

ST_4: x_cast2 [1/1] 0.00ns
.preheader2:1  %x_cast2 = zext i5 %x to i13

ST_4: x_cast [1/1] 0.00ns
.preheader2:2  %x_cast = zext i5 %x to i6

ST_4: tmp_5 [1/1] 1.94ns
.preheader2:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

ST_4: empty_11 [1/1] 0.00ns
.preheader2:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: x_2 [1/1] 1.72ns
.preheader2:5  %x_2 = add i5 %x, 1

ST_4: stg_46 [1/1] 0.00ns
.preheader2:6  br i1 %tmp_5, label %.preheader.preheader, label %.preheader3

ST_4: tmp_6_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_6_cast = zext i5 %x_2 to i13

ST_4: stg_48 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
.preheader:0  %y = phi i5 [ %y_2, %3 ], [ 0, %.preheader.preheader ]

ST_5: y_cast1 [1/1] 0.00ns
.preheader:1  %y_cast1 = zext i5 %y to i8

ST_5: y_cast [1/1] 0.00ns
.preheader:2  %y_cast = zext i5 %y to i6

ST_5: exitcond [1/1] 1.94ns
.preheader:3  %exitcond = icmp eq i6 %y_cast, %I_read

ST_5: empty_12 [1/1] 0.00ns
.preheader:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: y_2 [1/1] 1.72ns
.preheader:5  %y_2 = add i5 %y, 1

ST_5: stg_55 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %.preheader2, label %3

ST_5: tmp [1/1] 1.72ns
:0  %tmp = add i8 %y_cast1, %phi_mul

ST_5: tmp_cast [1/1] 0.00ns
:1  %tmp_cast = zext i8 %tmp to i13

ST_5: tmp4 [1/1] 6.38ns
:2  %tmp4 = mul i13 %I_cast, %tmp_cast

ST_5: y_2_cast [1/1] 0.00ns
:4  %y_2_cast = zext i5 %y_2 to i9

ST_5: tmp5 [1/1] 1.84ns
:5  %tmp5 = add i9 %y_2_cast, %tmp_4


 <State 6>: 8.34ns
ST_6: i_index [1/1] 1.96ns
:3  %i_index = add i13 %tmp4, %x_cast2

ST_6: tmp5_cast_cast [1/1] 0.00ns
:6  %tmp5_cast_cast = zext i9 %tmp5 to i13

ST_6: tmp6 [1/1] 6.38ns
:7  %tmp6 = mul i13 %tmp5_cast_cast, %tmp_cast6_cast

ST_6: o_index [1/1] 1.96ns
:8  %o_index = add i13 %tmp_6_cast, %tmp6

ST_6: tmp_7 [1/1] 0.00ns
:9  %tmp_7 = zext i13 %i_index to i64

ST_6: input_addr [1/1] 0.00ns
:10  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_7

ST_6: input_load [2/2] 2.71ns
:11  %input_load = load i1* %input_addr, align 1


 <State 7>: 5.42ns
ST_7: input_load [1/2] 2.71ns
:11  %input_load = load i1* %input_addr, align 1

ST_7: tmp_8 [1/1] 0.00ns
:12  %tmp_8 = zext i13 %o_index to i64

ST_7: output_addr_1 [1/1] 0.00ns
:13  %output_addr_1 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_8

ST_7: stg_71 [1/1] 2.71ns
:14  store i1 %input_load, i1* %output_addr_1, align 1

ST_7: stg_72 [1/1] 0.00ns
:15  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
