<root><simulation><result_generated_time />2023-05-16 18:36:16<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/50</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [50, 1, 1], 'O': [800, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OY', 2)]], [[], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('OY', 25)], [('OY', 2)]], [], []]<O />[[], [[('OY', 25)], [('OY', 2), ('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('FY', 3)], [('FX', 3), ('C', 3), ('K', 2), ('OX', 150)], []]<I />[[('OY', 3), ('FY', 3), ('FX', 3), ('C', 3), ('K', 2)], [('OX', 150)], []]<O />[[('OY', 3), ('FY', 3), ('FX', 3), ('C', 3)], [('K', 2), ('OX', 150)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [50.0, 3, 150, 1], 'I': [16.0, 4.47, 1.0, 1.0], 'O': [1.0, 27, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 6912, 6912], 'I': [504, 2174424, 2174424], 'O': [24, 5760000, 5760000], 'O_partial': [24, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.06, 0.0], 'O': [0.05, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.24, 0.0], 'I': [0.98, 0.24, 0.0], 'O': [0.05, 0.24, 0.0]}<effective_mem_size_bit />{'W': [8, 6912, 6912], 'I': [504, 2174424, 2174424], 'O': [24, 2880000, 5760000], 'O_partial': [24, 0, 0], 'O_final': [0, 2880000, 5760000]}<total_unit_count />{'W': [800, 16, 1, 1], 'I': [800, 50, 1, 1], 'O': [800, 800, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [50, 50, 1, 1], 'O': [800, 800, 1, 1]}<duplicate_unit_count />{'W': [50.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[129600, 129600], [129600, 864], [864, 0]]<I />[[1215000, 271803], [271803, 271803], [271803, 0]]<O />[[(18720000, 19440000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(18720000, 19440000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16200, 16200], [2025, 14], [3, 0]]<I />[[151875, 33975], [4247, 4247], [1062, 0]]<O />[[(2340000, 2430000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([2340000, 2430000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />5443200</mac_count></basic_info><energy><total_energy />42778227.3<mem_energy_breakdown><W />[11.3, 214.4, 4.5]<I />[63.4, 841.7, 1414.1]<O />[1702.4, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />272160.0<total />42768000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6647<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.8508<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />28562<latency_cycle_without_data_loading />24300<ideal_computing_cycle />24300<data_loading><load_cycle_total />4262<load_cycle_individual />{'W': [1, 14, 0], 'I': [50, 4247, 0]}<load_cycle_combined />{'W': 14, 'I': 4247}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-24299], [-24291, -21592], [-24300, -24300]], 'I': [[-24299], [-10877, -4768], [-24300, -24300]], 'O': [[-24300], [-24300, -13200], [-13050, -21488]]}<mem_stall_cycle_shared />{'W': [[-24299], [-24291, 0], [0, 0]], 'I': [[-24299], [-10877, 0], [0, 0]], 'O': [[-24300], [-24300, -13200], [-13050, -21488]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 6912, 6912], 'I': [504, 2174424, 2174424], 'O': [24, 5760000, 5760000], 'O_partial': [24, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [384, 6912, 6912], 'I': [25200, 2174424, 2174424], 'O': [19200, 5760000, 5760000]}<loop_cycles_each_level />{'W': [9, 24300, 24300], 'I': [162, 24300, 24300], 'O': [81, 24300, 24300]}<top_ir_loop_size />{'W': [1, 150, 1], 'I': [2, 1, 1], 'O': [27, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [42.7, 0.3], [0.3, 0.3]], 'I': [[8.0, 3.1], [155.6, 89.5], [89.5, 89.5]], 'O': [[8.0, 0.3], [237.0, 237.0], [237.0, 237.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [42.7, 42.7], [42.7, 0.3]], 'I': [[8.0, 6.2], [311.1, 89.5], [89.5, 89.5]], 'O': [[8.0, 8.0], [6400.0, 237.0], [237.0, 237.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [42.7, 0.3], [0.3, 0]], 'I': [[8.0, 6.2], [311.1, 89.5], [89.5, 0]], 'O': [[8.0, 0.3], [237.0, 237.0], [237.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [590.8, 326.8], [89.8, 237.0]], 'I': [[8.0, 6.2], [590.8, 326.8], [89.8, 237.0]], 'O': [[8.0, 0.3], [590.8, 326.8], [89.8, 237.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 24300], [9, 9, 2700], [24300, 24300, 1]], 'I': [[1, 1, 24300], [81, 162, 150], [24300, 24300, 1]], 'O': [[1, 1, 24300], [81, 81, 300], [24300, 24300, 1]]}<trans_time_real />{'W': [[0, 1, 24300], [[0, 9, 2700], [1, 9, 2700]], [[14, 24300, 1], [3, 24300, 1]]], 'I': [[0, 1, 24300], [[8, 162, 150], [49, 162, 150]], [[4247, 24300, 1], [1062, 24300, 1]]], 'O': [[0, 1, 24300], [[0, 81, 300], [38, 81, 300]], [[11250, 24300, 1], [2812, 24300, 1]]]}<single_stall_cycle />{'W': [[-1], [-9, -8], [-24286, -24297]], 'I': [[-1], [-73, -32], [-20053, -23238]], 'O': [[-1], [-81, -44], [-13050, -21488]]}<single_stall_count />{'W': [24299, 2699, 0], 'I': [24299, 149, 0], 'O': [24300, 300, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [2699, 0], 'I': [7301, 0], 'O': [11400, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-24300, -24300], [-13050, -24300]], 1: [[-14300, -24300], [-12900, -13050]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />4</simulation></root>