

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2'
================================================================
* Date:           Sat Nov 12 22:03:26 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393232|   393232|  3.932 ms|  3.932 ms|  393232|  393232|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_18_2  |   393230|   393230|        21|          6|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 6, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add3324 = alloca i32 1"   --->   Operation 24 'alloca' 'add3324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add15 = alloca i32 1"   --->   Operation 25 'alloca' 'add15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %imag_sample, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %real_sample, i64 666, i64 207, i64 1"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %add15"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %add3324"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [dft.cpp:12]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.43ns)   --->   "%icmp_ln12 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [dft.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln12 = add i17 %indvar_flatten_load, i17 1" [dft.cpp:12]   --->   Operation 42 'add' 'add_ln12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc34, void %for.inc50.preheader.exitStub" [dft.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [dft.cpp:18]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dft.cpp:12]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp_eq  i9 %j_load, i9 256" [dft.cpp:18]   --->   Operation 46 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.96ns)   --->   "%select_ln12 = select i1 %icmp_ln18, i9 0, i9 %j_load" [dft.cpp:12]   --->   Operation 47 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln12_1 = add i9 %i_load, i9 1" [dft.cpp:12]   --->   Operation 48 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%select_ln12_3 = select i1 %icmp_ln18, i9 %add_ln12_1, i9 %i_load" [dft.cpp:12]   --->   Operation 49 'select' 'select_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i9 %select_ln12_3" [dft.cpp:12]   --->   Operation 50 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%j_cast2 = zext i9 %select_ln12" [dft.cpp:12]   --->   Operation 51 'zext' 'j_cast2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i9 %select_ln12" [dft.cpp:22]   --->   Operation 52 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (4.17ns)   --->   "%mul_ln22 = mul i8 %trunc_ln22, i8 %trunc_ln12" [dft.cpp:22]   --->   Operation 53 'mul' 'mul_ln22' <Predicate = (!icmp_ln12)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %j_cast2" [dft.cpp:25]   --->   Operation 54 'getelementptr' 'real_sample_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%real_sample_load = load i8 %real_sample_addr" [dft.cpp:25]   --->   Operation 55 'load' 'real_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%imag_sample_addr = getelementptr i32 %imag_sample, i64 0, i64 %j_cast2" [dft.cpp:25]   --->   Operation 56 'getelementptr' 'imag_sample_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%imag_sample_load = load i8 %imag_sample_addr" [dft.cpp:25]   --->   Operation 57 'load' 'imag_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln12 = store i17 %add_ln12, i17 %indvar_flatten" [dft.cpp:12]   --->   Operation 58 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 %select_ln12_3, i9 %i" [dft.cpp:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %mul_ln22" [dft.cpp:22]   --->   Operation 60 'zext' 'zext_ln22' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln22" [dft.cpp:22]   --->   Operation 61 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%c = load i8 %cos_coefficients_table_addr" [dft.cpp:22]   --->   Operation 62 'load' 'c' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln22" [dft.cpp:23]   --->   Operation 63 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%s = load i8 %sin_coefficients_table_addr" [dft.cpp:23]   --->   Operation 64 'load' 's' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%real_sample_load = load i8 %real_sample_addr" [dft.cpp:25]   --->   Operation 65 'load' 'real_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%imag_sample_load = load i8 %imag_sample_addr" [dft.cpp:25]   --->   Operation 66 'load' 'imag_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%c = load i8 %cos_coefficients_table_addr" [dft.cpp:22]   --->   Operation 67 'load' 'c' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%s = load i8 %sin_coefficients_table_addr" [dft.cpp:23]   --->   Operation 68 'load' 's' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %real_sample_load" [dft.cpp:25]   --->   Operation 69 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 70 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 70 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 71 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 71 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %imag_sample_load" [dft.cpp:25]   --->   Operation 72 'bitcast' 'bitcast_ln25_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 73 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 73 'fmul' 'mul1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 74 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 74 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 75 'fmul' 'mul1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 76 'fmul' 'mul2' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %select_ln12, i9 1" [dft.cpp:18]   --->   Operation 77 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln18, i9 256" [dft.cpp:18]   --->   Operation 78 'icmp' 'ifzero' <Predicate = (!icmp_ln12)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %j" [dft.cpp:18]   --->   Operation 80 'store' 'store_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 81 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 81 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 82 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 83 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 84 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 85 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 85 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 86 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 87 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 88 [5/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 88 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 89 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 90 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 91 [4/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 91 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 92 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 93 [3/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 93 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 95 [2/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 95 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%add15_load = load i32 %add15" [dft.cpp:12]   --->   Operation 97 'load' 'add15_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.69ns)   --->   "%select_ln12_1 = select i1 %icmp_ln18, i32 0, i32 %add15_load" [dft.cpp:12]   --->   Operation 98 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 99 [1/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 99 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 100 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 101 [5/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 101 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 102 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%add3324_load = load i32 %add3324" [dft.cpp:12]   --->   Operation 103 'load' 'add3324_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.69ns)   --->   "%select_ln12_2 = select i1 %icmp_ln18, i32 0, i32 %add3324_load" [dft.cpp:12]   --->   Operation 104 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 105 [4/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 105 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 106 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 107 [3/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 107 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [5/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 108 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 109 [2/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 109 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [4/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 110 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 111 [1/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 111 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [3/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 112 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %select_ln12_3" [dft.cpp:12]   --->   Operation 113 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [2/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 114 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%temp_real_addr = getelementptr i32 %temp_real, i64 0, i64 %zext_ln12" [dft.cpp:13]   --->   Operation 115 'getelementptr' 'temp_real_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 %add, i8 %temp_real_addr" [dft.cpp:25]   --->   Operation 116 'store' 'store_ln25' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %add, i32 %add15" [dft.cpp:25]   --->   Operation 117 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_18_2_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 119 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dft.cpp:18]   --->   Operation 121 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 122 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%temp_imag_addr = getelementptr i32 %temp_imag, i64 0, i64 %zext_ln12" [dft.cpp:14]   --->   Operation 123 'getelementptr' 'temp_imag_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %add2, i8 %temp_imag_addr" [dft.cpp:26]   --->   Operation 124 'store' 'store_ln26' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 125 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %add2, i32 %add3324" [dft.cpp:26]   --->   Operation 126 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [16]  (1.59 ns)

 <State 2>: 6.96ns
The critical path consists of the following:
	'load' operation ('i_load', dft.cpp:12) on local variable 'i' [32]  (0 ns)
	'add' operation ('add_ln12_1', dft.cpp:12) [39]  (1.82 ns)
	'select' operation ('select_ln12_3', dft.cpp:12) [40]  (0.968 ns)
	'mul' operation ('mul_ln22', dft.cpp:22) [47]  (4.17 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('cos_coefficients_table_addr', dft.cpp:22) [49]  (0 ns)
	'load' operation ('c', dft.cpp:22) on array 'cos_coefficients_table' [50]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('c', dft.cpp:22) on array 'cos_coefficients_table' [50]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:25) [56]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:25) [56]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:25) [56]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:25) [56]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul1', dft.cpp:25) [60]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dft.cpp:25) [61]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dft.cpp:25) [61]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dft.cpp:25) [61]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dft.cpp:25) [61]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dft.cpp:25) [61]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft.cpp:25) [62]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft.cpp:25) [62]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft.cpp:25) [62]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft.cpp:25) [62]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dft.cpp:25) [62]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add2', dft.cpp:26) [66]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add2', dft.cpp:26) [66]  (7.26 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_imag_addr', dft.cpp:14) [73]  (0 ns)
	'store' operation ('store_ln26', dft.cpp:26) of variable 'add2', dft.cpp:26 on array 'temp_imag' [74]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
