# VLSI-CMOS-Inverter-DesignFlow
A complete VLSI design flow for a CMOS inverter using Cadence Virtuoso. Covers schematic design, symbol creation, testbench setup, transient and DC analysis, layout generation, DRC and LVS checks. AV extraction is pending. Ideal for students and professionals in VLSI design.
