// Seed: 3549742219
module module_0 (
    input tri1 id_0,
    id_29,
    output supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6,
    output wor id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    output wire id_12,
    input tri0 id_13,
    id_30,
    output uwire id_14,
    input wor id_15,
    output tri0 id_16,
    output supply0 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wire id_21,
    input uwire id_22,
    input uwire id_23,
    output tri id_24,
    id_31,
    input tri id_25,
    input tri0 id_26,
    output tri1 id_27
);
  tri0 id_32 = id_20;
  wire id_33, id_34;
  wire id_35;
  assign id_16 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
);
  if (-1 == id_0)
    always
      if (id_1) begin : LABEL_0
        if ({(id_1), 'b0, 1, -1, id_1}) id_3 = id_1;
      end else assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.type_18 = 0;
  wire id_5, id_6, id_7;
endmodule
