Analysis & Synthesis report for CPU
Sat Jan 20 18:06:04 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU|state_present
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 20 18:06:04 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,040                                       ;
;     Total combinational functions  ; 3,880                                       ;
;     Dedicated logic registers      ; 4,323                                       ;
; Total registers                    ; 4323                                        ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processor 9            ;   0.2%      ;
;     Processors 10-12       ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+
; Reg_File.vhdl                    ; yes             ; User VHDL File  ; C:/EE214_2023/Factorial_4/Reg_File.vhdl  ;         ;
; Reg_16BIT.vhdl                   ; yes             ; User VHDL File  ; C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl ;         ;
; MUX_2.vhdl                       ; yes             ; User VHDL File  ; C:/EE214_2023/Factorial_4/MUX_2.vhdl     ;         ;
; Memory.vhdl                      ; yes             ; User VHDL File  ; C:/EE214_2023/Factorial_4/Memory.vhdl    ;         ;
; CPU.vhdl                         ; yes             ; User VHDL File  ; C:/EE214_2023/Factorial_4/CPU.vhdl       ;         ;
; ALU.vhdl                         ; yes             ; User VHDL File  ; C:/EE214_2023/Factorial_4/ALU.vhdl       ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 8,040     ;
;                                             ;           ;
; Total combinational functions               ; 3880      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3112      ;
;     -- 3 input functions                    ; 660       ;
;     -- <=2 input functions                  ; 108       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3880      ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 4323      ;
;     -- Dedicated logic registers            ; 4323      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 4323      ;
; Total fan-out                               ; 27723     ;
; Average fan-out                             ; 3.35      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------+-------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                 ; Entity Name ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------+-------------+--------------+
; |CPU                                ; 3880 (459)          ; 4323 (19)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |CPU                                ; CPU         ; work         ;
;    |ALU:Arithmetic|                 ; 158 (158)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:Arithmetic                 ; ALU         ; work         ;
;    |Memory:MyMemory|                ; 3095 (3095)         ; 4096 (4096)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Memory:MyMemory                ; Memory      ; work         ;
;    |Reg_16BIT:Instruction_Register| ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Reg_16BIT:Instruction_Register ; Reg_16BIT   ; work         ;
;    |Reg_16BIT:Program_Counter|      ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Reg_16BIT:Program_Counter      ; Reg_16BIT   ; work         ;
;    |Reg_16BIT:Temporary_Register1|  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Reg_16BIT:Temporary_Register1  ; Reg_16BIT   ; work         ;
;    |Reg_16BIT:Temporary_Register2|  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Reg_16BIT:Temporary_Register2  ; Reg_16BIT   ; work         ;
;    |Reg_16BIT:Temporary_Register3|  ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Reg_16BIT:Temporary_Register3  ; Reg_16BIT   ; work         ;
;    |Reg_File:Reg_File1|             ; 168 (168)           ; 128 (128)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Reg_File:Reg_File1             ; Reg_File    ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|state_present                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; Name                  ; state_present.S1delay ; state_present.S17 ; state_present.S16 ; state_present.S15 ; state_present.S14 ; state_present.S13 ; state_present.S12 ; state_present.S11 ; state_present.S10 ; state_present.S9 ; state_present.S8 ; state_present.S7 ; state_present.S6 ; state_present.S5 ; state_present.S4 ; state_present.S3 ; state_present.S2 ; state_present.S1 ; state_present.rst ;
+-----------------------+-----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; state_present.rst     ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ;
; state_present.S1      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                 ;
; state_present.S2      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                 ;
; state_present.S3      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                 ;
; state_present.S4      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S5      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S6      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S7      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S8      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S9      ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S10     ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S11     ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S12     ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S13     ; 0                     ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S14     ; 0                     ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S15     ; 0                     ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S16     ; 0                     ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S17     ; 0                     ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
; state_present.S1delay ; 1                     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
+-----------------------+-----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; M6[7]                                                ; M6[0]               ; yes                    ;
; M6[0]                                                ; M6[0]               ; yes                    ;
; M6[1]                                                ; M6[0]               ; yes                    ;
; M6[2]                                                ; M6[0]               ; yes                    ;
; M6[3]                                                ; M6[0]               ; yes                    ;
; M6[4]                                                ; M6[0]               ; yes                    ;
; M6[5]                                                ; M6[0]               ; yes                    ;
; M6[6]                                                ; M6[0]               ; yes                    ;
; DataB_T2[0]                                          ; T2_W                ; yes                    ;
; state_next.S11_3023                                  ; Selector5           ; yes                    ;
; DataB_T2[1]                                          ; T2_W                ; yes                    ;
; DataB_T2[2]                                          ; T2_W                ; yes                    ;
; DataB_T2[3]                                          ; T2_W                ; yes                    ;
; DataB_T2[4]                                          ; T2_W                ; yes                    ;
; DataB_T2[5]                                          ; T2_W                ; yes                    ;
; DataB_T2[6]                                          ; T2_W                ; yes                    ;
; DataB_T2[7]                                          ; T2_W                ; yes                    ;
; DataB_T2[8]                                          ; T2_W                ; yes                    ;
; DataB_T2[9]                                          ; T2_W                ; yes                    ;
; DataB_T2[10]                                         ; T2_W                ; yes                    ;
; DataB_T2[11]                                         ; T2_W                ; yes                    ;
; DataB_T2[12]                                         ; T2_W                ; yes                    ;
; DataB_T2[13]                                         ; T2_W                ; yes                    ;
; DataB_T2[14]                                         ; T2_W                ; yes                    ;
; DataB_T2[15]                                         ; T2_W                ; yes                    ;
; M10[1]                                               ; M10[2]              ; yes                    ;
; M10[0]                                               ; M10[2]              ; yes                    ;
; M10[2]                                               ; M10[2]              ; yes                    ;
; M7[7]                                                ; M7[0]               ; yes                    ;
; M8[7]                                                ; M8[4]               ; yes                    ;
; state_next.S6_3108                                   ; Selector5           ; yes                    ;
; state_next.S1_3193                                   ; Selector26          ; yes                    ;
; state_next.S1delay_2904                              ; Selector5           ; yes                    ;
; M7[0]                                                ; M7[0]               ; yes                    ;
; M8[0]                                                ; M8[4]               ; yes                    ;
; M7[1]                                                ; M7[0]               ; yes                    ;
; M8[1]                                                ; M8[4]               ; yes                    ;
; M7[2]                                                ; M7[0]               ; yes                    ;
; M8[2]                                                ; M8[4]               ; yes                    ;
; M7[3]                                                ; M7[0]               ; yes                    ;
; M8[3]                                                ; M8[4]               ; yes                    ;
; M7[4]                                                ; M7[0]               ; yes                    ;
; M8[4]                                                ; M8[4]               ; yes                    ;
; M7[5]                                                ; M7[0]               ; yes                    ;
; M8[5]                                                ; M8[4]               ; yes                    ;
; M7[6]                                                ; M7[0]               ; yes                    ;
; M8[6]                                                ; M8[4]               ; yes                    ;
; M3[0]                                                ; M3[0]               ; yes                    ;
; M2[0]                                                ; M2[0]               ; yes                    ;
; M2[1]                                                ; M2[0]               ; yes                    ;
; M2[2]                                                ; M2[0]               ; yes                    ;
; state_next.S2_3176                                   ; Selector26          ; yes                    ;
; state_next.S17_2921                                  ; Selector26          ; yes                    ;
; Memory:MyMemory|data_out[7]                          ; WideOr21            ; yes                    ;
; M1[3]                                                ; Mux1                ; yes                    ;
; M4[7]                                                ; M4[0]               ; yes                    ;
; M5[7]                                                ; M5[1]               ; yes                    ;
; M1[2]                                                ; Mux1                ; yes                    ;
; M5[6]                                                ; M5[1]               ; yes                    ;
; M4[6]                                                ; M4[0]               ; yes                    ;
; M5[5]                                                ; M5[1]               ; yes                    ;
; M4[5]                                                ; M4[0]               ; yes                    ;
; M5[4]                                                ; M5[1]               ; yes                    ;
; M4[4]                                                ; M4[0]               ; yes                    ;
; M5[3]                                                ; M5[1]               ; yes                    ;
; M4[3]                                                ; M4[0]               ; yes                    ;
; M5[2]                                                ; M5[1]               ; yes                    ;
; M4[2]                                                ; M4[0]               ; yes                    ;
; M5[1]                                                ; M5[1]               ; yes                    ;
; M4[1]                                                ; M4[0]               ; yes                    ;
; M4[0]                                                ; M4[0]               ; yes                    ;
; M5[0]                                                ; M5[1]               ; yes                    ;
; M1[1]                                                ; Mux1                ; no                     ;
; M1[0]                                                ; Mux1                ; yes                    ;
; Z_flag                                               ; B[1]                ; yes                    ;
; Mem_data_IR[12]                                      ; B[12]               ; yes                    ;
; Mem_data_IR[15]                                      ; B[12]               ; yes                    ;
; state_next.S5_3125                                   ; Selector26          ; yes                    ;
; state_next.S8_3074                                   ; Selector5           ; yes                    ;
; Mem_data_IR[13]                                      ; B[12]               ; yes                    ;
; Mem_data_IR[14]                                      ; B[12]               ; yes                    ;
; Memory:MyMemory|data_out[0]                          ; WideOr21            ; yes                    ;
; Memory:MyMemory|data_out[1]                          ; WideOr21            ; yes                    ;
; Memory:MyMemory|data_out[2]                          ; WideOr21            ; yes                    ;
; Memory:MyMemory|data_out[3]                          ; WideOr21            ; yes                    ;
; Memory:MyMemory|data_out[4]                          ; WideOr21            ; yes                    ;
; Memory:MyMemory|data_out[5]                          ; WideOr21            ; yes                    ;
; Memory:MyMemory|data_out[6]                          ; WideOr21            ; yes                    ;
; M3[1]                                                ; M3[0]               ; yes                    ;
; M3[2]                                                ; M3[0]               ; yes                    ;
; M3[3]                                                ; M3[0]               ; yes                    ;
; M3[4]                                                ; M3[0]               ; yes                    ;
; M3[5]                                                ; M3[0]               ; yes                    ;
; M3[6]                                                ; M3[0]               ; yes                    ;
; M3[7]                                                ; M3[0]               ; yes                    ;
; M3[8]                                                ; M3[0]               ; yes                    ;
; M3[9]                                                ; M3[0]               ; yes                    ;
; M3[10]                                               ; M3[0]               ; yes                    ;
; M3[11]                                               ; M3[0]               ; yes                    ;
; M3[12]                                               ; M3[0]               ; yes                    ;
; Number of user-specified and inferred latches = 201  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4323  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 208   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4224  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Memory:MyMemory|memory_storage[1][3]    ; 1       ;
; Memory:MyMemory|memory_storage[4][3]    ; 1       ;
; Memory:MyMemory|memory_storage[4][4]    ; 1       ;
; Memory:MyMemory|memory_storage[8][5]    ; 1       ;
; Memory:MyMemory|memory_storage[5][6]    ; 1       ;
; Memory:MyMemory|memory_storage[8][6]    ; 1       ;
; Memory:MyMemory|memory_storage[8][7]    ; 1       ;
; Memory:MyMemory|memory_storage[6][7]    ; 1       ;
; Memory:MyMemory|memory_storage[4][7]    ; 1       ;
; Memory:MyMemory|memory_storage[2][7]    ; 1       ;
; Memory:MyMemory|memory_storage[3][7]    ; 1       ;
; Memory:MyMemory|memory_storage[3][0]    ; 1       ;
; Memory:MyMemory|memory_storage[2][0]    ; 1       ;
; Memory:MyMemory|memory_storage[5][0]    ; 1       ;
; Memory:MyMemory|memory_storage[7][0]    ; 1       ;
; Memory:MyMemory|memory_storage[1][1]    ; 1       ;
; Memory:MyMemory|memory_storage[9][2]    ; 1       ;
; Memory:MyMemory|memory_storage[6][12]   ; 1       ;
; Memory:MyMemory|memory_storage[2][12]   ; 1       ;
; Memory:MyMemory|memory_storage[9][12]   ; 1       ;
; Memory:MyMemory|memory_storage[7][12]   ; 1       ;
; Memory:MyMemory|memory_storage[3][12]   ; 1       ;
; Memory:MyMemory|memory_storage[6][15]   ; 1       ;
; Memory:MyMemory|memory_storage[7][15]   ; 1       ;
; Memory:MyMemory|memory_storage[5][15]   ; 1       ;
; Memory:MyMemory|memory_storage[1][15]   ; 1       ;
; Memory:MyMemory|memory_storage[7][14]   ; 1       ;
; Memory:MyMemory|memory_storage[6][14]   ; 1       ;
; Memory:MyMemory|memory_storage[5][14]   ; 1       ;
; Memory:MyMemory|memory_storage[1][13]   ; 1       ;
; Memory:MyMemory|memory_storage[6][13]   ; 1       ;
; Memory:MyMemory|memory_storage[9][9]    ; 1       ;
; Memory:MyMemory|memory_storage[7][9]    ; 1       ;
; Memory:MyMemory|memory_storage[1][9]    ; 1       ;
; Memory:MyMemory|memory_storage[6][9]    ; 1       ;
; Memory:MyMemory|memory_storage[4][9]    ; 1       ;
; Memory:MyMemory|memory_storage[2][9]    ; 1       ;
; Memory:MyMemory|memory_storage[5][10]   ; 1       ;
; Memory:MyMemory|memory_storage[4][10]   ; 1       ;
; Memory:MyMemory|memory_storage[9][10]   ; 1       ;
; Memory:MyMemory|memory_storage[3][10]   ; 1       ;
; Memory:MyMemory|memory_storage[2][10]   ; 1       ;
; Memory:MyMemory|memory_storage[6][11]   ; 1       ;
; Memory:MyMemory|memory_storage[7][11]   ; 1       ;
; Memory:MyMemory|memory_storage[2][11]   ; 1       ;
; Memory:MyMemory|memory_storage[6][8]    ; 1       ;
; Memory:MyMemory|memory_storage[2][8]    ; 1       ;
; Memory:MyMemory|memory_storage[9][8]    ; 1       ;
; Total number of inverted registers = 48 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|M5[7]                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPU|Reg_File:Reg_File1|Mux159 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |CPU|M3[3]                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |CPU|M3[13]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU|M5[5]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|M4[9]                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |CPU|Reg_File:Reg_File1|Mux128 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|M10[2]                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|M8[0]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|Selector5                 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; No         ; |CPU|ALU:Arithmetic|Mux0       ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |CPU|ALU:Arithmetic|Mux14      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|M2[0]                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|Selector1                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|Selector21                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|Selector16                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|Selector10                ;
; 15:1               ; 5 bits    ; 50 LEs        ; 35 LEs               ; 15 LEs                 ; No         ; |CPU|Selector11                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU|Selector12                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPU|Selector8                 ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 2736 LEs             ; 0 LEs                  ; No         ; |CPU|Memory:MyMemory|data_out  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 4323                        ;
;     CLR               ; 80                          ;
;     ENA               ; 4096                        ;
;     ENA CLR           ; 128                         ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 3880                        ;
;     normal            ; 3880                        ;
;         1 data inputs ; 49                          ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 660                         ;
;         4 data inputs ; 3112                        ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 7.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 20 18:05:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tb_regfile.vhdl
    Info (12022): Found design unit 1: tb_Regfile-TB_ARCH File: C:/EE214_2023/Factorial_4/tb_RegFile.vhdl Line: 8
    Info (12023): Found entity 1: tb_Regfile File: C:/EE214_2023/Factorial_4/tb_RegFile.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl
    Info (12022): Found design unit 1: tb_MUX_8-tb File: C:/EE214_2023/Factorial_4/tb_MUX_8.vhdl Line: 7
    Info (12023): Found entity 1: tb_MUX_8 File: C:/EE214_2023/Factorial_4/tb_MUX_8.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl
    Info (12022): Found design unit 1: tb_MUX_4-tb File: C:/EE214_2023/Factorial_4/tb_MUX_4.vhdl Line: 7
    Info (12023): Found entity 1: tb_MUX_4 File: C:/EE214_2023/Factorial_4/tb_MUX_4.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl
    Info (12022): Found design unit 1: tb_MUX_2-tb File: C:/EE214_2023/Factorial_4/tb_MUX_2.vhdl Line: 7
    Info (12023): Found entity 1: tb_MUX_2 File: C:/EE214_2023/Factorial_4/tb_MUX_2.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_memory.vhdl
    Info (12022): Found design unit 1: tb_Memory-TB_ARCH File: C:/EE214_2023/Factorial_4/tb_Memory.vhdl Line: 7
    Info (12023): Found entity 1: tb_Memory File: C:/EE214_2023/Factorial_4/tb_Memory.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_cpu.vhdl
    Info (12022): Found design unit 1: tb_CPU-arch File: C:/EE214_2023/Factorial_4/tb_CPU.vhdl Line: 7
    Info (12023): Found entity 1: tb_CPU File: C:/EE214_2023/Factorial_4/tb_CPU.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_alu.vhdl
    Info (12022): Found design unit 1: tb_ALU-testbench File: C:/EE214_2023/Factorial_4/tb_ALU.vhdl Line: 8
    Info (12023): Found entity 1: tb_ALU File: C:/EE214_2023/Factorial_4/tb_ALU.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhdl
    Info (12022): Found design unit 1: Reg_File-BHV File: C:/EE214_2023/Factorial_4/Reg_File.vhdl Line: 12
    Info (12023): Found entity 1: Reg_File File: C:/EE214_2023/Factorial_4/Reg_File.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_16bit.vhdl
    Info (12022): Found design unit 1: Reg_16BIT-bhv File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 12
    Info (12023): Found entity 1: Reg_16BIT File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_8.vhdl
    Info (12022): Found design unit 1: MUX_8-BHV File: C:/EE214_2023/Factorial_4/MUX_8.vhdl Line: 10
    Info (12023): Found entity 1: MUX_8 File: C:/EE214_2023/Factorial_4/MUX_8.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_4.vhdl
    Info (12022): Found design unit 1: MUX_4-BHV File: C:/EE214_2023/Factorial_4/MUX_4.vhdl Line: 10
    Info (12023): Found entity 1: MUX_4 File: C:/EE214_2023/Factorial_4/MUX_4.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_2.vhdl
    Info (12022): Found design unit 1: MUX_2-BHV File: C:/EE214_2023/Factorial_4/MUX_2.vhdl Line: 10
    Info (12023): Found entity 1: MUX_2 File: C:/EE214_2023/Factorial_4/MUX_2.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhdl
    Info (12022): Found design unit 1: Memory-BHV File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 15
    Info (12023): Found entity 1: Memory File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 5
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 45
    Info (12022): Found design unit 3: AND_2-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 57
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 68
    Info (12022): Found design unit 5: OR_2-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 79
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 90
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 102
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 113
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 124
    Info (12023): Found entity 1: INVERTER File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 41
    Info (12023): Found entity 2: AND_2 File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 53
    Info (12023): Found entity 3: NAND_2 File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 64
    Info (12023): Found entity 4: OR_2 File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 75
    Info (12023): Found entity 5: NOR_2 File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 86
    Info (12023): Found entity 6: XOR_2 File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 98
    Info (12023): Found entity 7: XNOR_2 File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 109
    Info (12023): Found entity 8: HALF_ADDER File: C:/EE214_2023/Factorial_4/Gates.vhdl Line: 120
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/EE214_2023/Factorial_4/DUT.vhdl Line: 11
    Info (12023): Found entity 1: DUT File: C:/EE214_2023/Factorial_4/DUT.vhdl Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhdl
    Info (12022): Found design unit 1: CPU-struct File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 13
    Info (12023): Found entity 1: CPU File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-BHV File: C:/EE214_2023/Factorial_4/ALU.vhdl Line: 12
    Info (12023): Found entity 1: ALU File: C:/EE214_2023/Factorial_4/ALU.vhdl Line: 5
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at CPU.vhdl(172): inferring latch(es) for signal or variable "state_next", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Warning (10631): VHDL Process Statement warning at CPU.vhdl(505): inferring latch(es) for signal or variable "Mem_data_IR", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Warning (10631): VHDL Process Statement warning at CPU.vhdl(514): inferring latch(es) for signal or variable "Z_flag", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 514
Warning (10631): VHDL Process Statement warning at CPU.vhdl(523): inferring latch(es) for signal or variable "IP_R7", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Warning (10631): VHDL Process Statement warning at CPU.vhdl(533): inferring latch(es) for signal or variable "DataA_T1", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Warning (10631): VHDL Process Statement warning at CPU.vhdl(542): inferring latch(es) for signal or variable "DataB_T2", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Warning (10631): VHDL Process Statement warning at CPU.vhdl(552): inferring latch(es) for signal or variable "M1", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
Warning (10631): VHDL Process Statement warning at CPU.vhdl(565): inferring latch(es) for signal or variable "M2", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
Warning (10631): VHDL Process Statement warning at CPU.vhdl(580): inferring latch(es) for signal or variable "M3", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Warning (10631): VHDL Process Statement warning at CPU.vhdl(599): inferring latch(es) for signal or variable "M4", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Warning (10631): VHDL Process Statement warning at CPU.vhdl(612): inferring latch(es) for signal or variable "M5", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Warning (10631): VHDL Process Statement warning at CPU.vhdl(641): inferring latch(es) for signal or variable "M6", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Warning (10631): VHDL Process Statement warning at CPU.vhdl(652): inferring latch(es) for signal or variable "M7", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Warning (10631): VHDL Process Statement warning at CPU.vhdl(663): inferring latch(es) for signal or variable "M8", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Warning (10631): VHDL Process Statement warning at CPU.vhdl(676): inferring latch(es) for signal or variable "M9", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 676
Warning (10631): VHDL Process Statement warning at CPU.vhdl(687): inferring latch(es) for signal or variable "M10", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
Info (10041): Inferred latch for "M10[0]" at CPU.vhdl(687) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
Info (10041): Inferred latch for "M10[1]" at CPU.vhdl(687) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
Info (10041): Inferred latch for "M10[2]" at CPU.vhdl(687) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
Info (10041): Inferred latch for "M9[0]" at CPU.vhdl(676) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 676
Info (10041): Inferred latch for "M9[1]" at CPU.vhdl(676) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 676
Info (10041): Inferred latch for "M9[2]" at CPU.vhdl(676) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 676
Info (10041): Inferred latch for "M8[0]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[1]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[2]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[3]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[4]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[5]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[6]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[7]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[8]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[9]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[10]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[11]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[12]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[13]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[14]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M8[15]" at CPU.vhdl(663) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
Info (10041): Inferred latch for "M7[0]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[1]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[2]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[3]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[4]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[5]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[6]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[7]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[8]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[9]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[10]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[11]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[12]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[13]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[14]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M7[15]" at CPU.vhdl(652) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
Info (10041): Inferred latch for "M6[0]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[1]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[2]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[3]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[4]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[5]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[6]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[7]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[8]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[9]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[10]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[11]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[12]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[13]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[14]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M6[15]" at CPU.vhdl(641) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
Info (10041): Inferred latch for "M5[0]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[1]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[2]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[3]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[4]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[5]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[6]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[7]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[8]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[9]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[10]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[11]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[12]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[13]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[14]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M5[15]" at CPU.vhdl(612) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
Info (10041): Inferred latch for "M4[0]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[1]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[2]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[3]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[4]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[5]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[6]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[7]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[8]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[9]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[10]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[11]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[12]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[13]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[14]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M4[15]" at CPU.vhdl(599) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
Info (10041): Inferred latch for "M3[0]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[1]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[2]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[3]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[4]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[5]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[6]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[7]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[8]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[9]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[10]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[11]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[12]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[13]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[14]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M3[15]" at CPU.vhdl(580) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
Info (10041): Inferred latch for "M2[0]" at CPU.vhdl(565) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
Info (10041): Inferred latch for "M2[1]" at CPU.vhdl(565) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
Info (10041): Inferred latch for "M2[2]" at CPU.vhdl(565) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
Info (10041): Inferred latch for "M1[0]" at CPU.vhdl(552) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
Info (10041): Inferred latch for "M1[1]" at CPU.vhdl(552) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
Info (10041): Inferred latch for "M1[2]" at CPU.vhdl(552) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
Info (10041): Inferred latch for "M1[3]" at CPU.vhdl(552) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
Info (10041): Inferred latch for "DataB_T2[0]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[1]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[2]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[3]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[4]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[5]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[6]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[7]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[8]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[9]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[10]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[11]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[12]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[13]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[14]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataB_T2[15]" at CPU.vhdl(542) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 542
Info (10041): Inferred latch for "DataA_T1[0]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[1]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[2]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[3]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[4]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[5]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[6]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[7]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[8]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[9]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[10]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[11]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[12]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[13]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[14]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "DataA_T1[15]" at CPU.vhdl(533) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
Info (10041): Inferred latch for "IP_R7[0]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[1]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[2]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[3]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[4]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[5]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[6]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[7]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[8]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[9]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[10]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[11]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[12]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[13]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[14]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "IP_R7[15]" at CPU.vhdl(523) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 523
Info (10041): Inferred latch for "Z_flag" at CPU.vhdl(514) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 514
Info (10041): Inferred latch for "Mem_data_IR[0]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[1]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[2]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[3]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[4]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[5]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[6]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[7]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[8]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[9]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[10]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[11]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[12]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[13]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[14]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "Mem_data_IR[15]" at CPU.vhdl(505) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 505
Info (10041): Inferred latch for "state_next.S1delay" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S17" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S16" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S15" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S14" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S13" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S12" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S11" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S10" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S9" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S8" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S7" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S6" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S5" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S4" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S3" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S2" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.S1" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (10041): Inferred latch for "state_next.rst" at CPU.vhdl(172) File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
Info (12128): Elaborating entity "Reg_16BIT" for hierarchy "Reg_16BIT:Program_Counter" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 94
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MyMemory" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 100
Warning (10631): VHDL Process Statement warning at Memory.vhdl(48): inferring latch(es) for signal or variable "data_out", which holds its previous value in one or more paths through the process File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[0]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[1]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[2]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[3]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[4]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[5]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[6]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[7]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[8]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[9]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[10]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[11]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[12]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[13]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[14]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (10041): Inferred latch for "data_out[15]" at Memory.vhdl(48) File: C:/EE214_2023/Factorial_4/Memory.vhdl Line: 48
Info (12128): Elaborating entity "Reg_File" for hierarchy "Reg_File:Reg_File1" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 116
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:Arithmetic" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 145
Info (12128): Elaborating entity "MUX_2" for hierarchy "MUX_2:\BEQ1:0:MUXA" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 154
Warning (13012): Latch M6[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch state_next.S11_3023 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[12] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch M10[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.rst File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M10[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.rst File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M10[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 687
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.rst File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch state_next.S6_3108 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[12] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S1_3193 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S2 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch state_next.S1delay_2904 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S2 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M3[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M2[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr18 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M2[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr18 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M2[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 565
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr18 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch state_next.S2_3176 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[15] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S17_2921 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[15] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch M1[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal B[1] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M4[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M1[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal B[1] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M5[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M4[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M1[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal B[1] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M1[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 552
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal B[1] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch state_next.S5_3125 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[15] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S8_3074 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[12] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch M3[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[8] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[9] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[10] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[11] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M3[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 580
    Warning (13013): Ports D and ENA on the latch are fed by the same signal WideOr15 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch state_next.S14_2972 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[13] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch M6[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M6[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[13] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch state_next.S3_3159 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[15] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S15_2955 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[13] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch M5[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[11] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[11] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[10] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[10] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[9] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[9] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[8] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[8] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M5[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 612
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S5 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal WideOr11 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 287
Warning (13012): Latch M4[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 599
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S3 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch state_next.S12_3006 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[12] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S9_3057 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[12] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S10_3040 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[12] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch state_next.S4_3142 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S2 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch state_next.S7_3091 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S8 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch state_next.S16_2938 has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 172
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register|reg_store[15] File: C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl Line: 22
Warning (13012): Latch DataA_T1[7] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[6] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[5] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[4] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[3] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[2] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[1] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[0] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M8[8] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[8] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[9] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[9] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[10] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[10] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[11] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[11] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch M8[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 663
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S14 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch M7[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 652
    Warning (13013): Ports D and ENA on the latch are fed by the same signal B[14] File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 86
Warning (13012): Latch DataA_T1[14] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[13] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[12] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[11] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[10] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[9] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[8] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Warning (13012): Latch DataA_T1[15] has unsafe behavior File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 533
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state_present.S17 File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 87
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Input[0]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[1]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[2]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[3]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[4]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[5]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[6]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[7]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[8]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[9]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[10]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[11]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[12]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[13]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[14]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
    Warning (15610): No output dependent on input pin "Input[15]" File: C:/EE214_2023/Factorial_4/CPU.vhdl Line: 8
Info (21057): Implemented 8170 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 8136 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 321 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Sat Jan 20 18:06:04 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:10


