{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347304343609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347304343611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 15:12:23 2012 " "Processing started: Mon Sep 10 15:12:23 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347304343611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347304343611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off three_d_latch -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off three_d_latch -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347304343611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347304344303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347304344488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347304344488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.v" "" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/flip_flop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347304344490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347304344490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_tb " "Found entity 1: d_latch_tb" {  } { { "d_latch_tb.v" "" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch_tb.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347304344492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347304344492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347304344494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347304344494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347304344621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch d_latch:gated " "Elaborating entity \"d_latch\" for hierarchy \"d_latch:gated\"" {  } { { "top.v" "gated" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1347304344699 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_output d_latch.v(9) " "Verilog HDL Always Construct warning at d_latch.v(9): inferring latch(es) for variable \"q_output\", which holds its previous value in one or more paths through the always construct" {  } { { "d_latch.v" "" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1347304344702 "|top|d_latch:gated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_output d_latch.v(10) " "Inferred latch for \"q_output\" at d_latch.v(10)" {  } { { "d_latch.v" "" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/d_latch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347304344702 "|top|d_latch:gated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop flip_flop:positive " "Elaborating entity \"flip_flop\" for hierarchy \"flip_flop:positive\"" {  } { { "top.v" "positive" { Text "/home/pwner/emb_sys/lab_1_p_4/three_d_latch/top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1347304344704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347304344811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 15:12:24 2012 " "Processing ended: Mon Sep 10 15:12:24 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347304344811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347304344811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347304344811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347304344811 ""}
