#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e37c2b75f50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e37c2b760e0 .scope module, "RegisterFile_tb" "RegisterFile_tb" 3 7;
 .timescale -9 -12;
v0x5e37c2b9d100_0 .var "A_tb", 7 0;
v0x5e37c2b9d1e0_0 .var "CE", 0 0;
v0x5e37c2b9d2a0_0 .var "RegNum_tb", 3 0;
v0x5e37c2b9d3a0_0 .var "clk_tb", 0 0;
v0x5e37c2b9d440_0 .var "nReset_tb", 0 0;
v0x5e37c2b9d4e0_0 .net "out_tb", 7 0, v0x5e37c2b9cf60_0;  1 drivers
S_0x5e37c2b7b630 .scope module, "RegfisterFile_1" "RegfisterFile" 3 19, 4 4 0, S_0x5e37c2b760e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "nReset";
    .port_info 3 /INPUT 4 "RegNum";
    .port_info 4 /INPUT 1 "RegCE";
    .port_info 5 /OUTPUT 8 "out";
L_0x5e37c2b6a1d0 .functor AND 1, L_0x5e37c2b9d580, v0x5e37c2b9d1e0_0, C4<1>, C4<1>;
L_0x5e37c2b68ea0 .functor AND 1, L_0x5e37c2b9d6a0, v0x5e37c2b9d1e0_0, C4<1>, C4<1>;
L_0x5e37c2b67c00 .functor AND 1, L_0x5e37c2b9d790, v0x5e37c2b9d1e0_0, C4<1>, C4<1>;
L_0x5e37c2b9da50 .functor AND 1, L_0x5e37c2b9d980, v0x5e37c2b9d1e0_0, C4<1>, C4<1>;
v0x5e37c2b9c560_0 .net "A", 7 0, v0x5e37c2b9d100_0;  1 drivers
v0x5e37c2b9c640 .array "Reg2Mult", 3 0;
v0x5e37c2b9c640_0 .net v0x5e37c2b9c640 0, 7 0, v0x5e37c2b9a990_0; 1 drivers
v0x5e37c2b9c640_1 .net v0x5e37c2b9c640 1, 7 0, v0x5e37c2b9b170_0; 1 drivers
v0x5e37c2b9c640_2 .net v0x5e37c2b9c640 2, 7 0, v0x5e37c2b9ba00_0; 1 drivers
v0x5e37c2b9c640_3 .net v0x5e37c2b9c640 3, 7 0, v0x5e37c2b9c240_0; 1 drivers
v0x5e37c2b9c7c0_0 .net "RegCE", 0 0, v0x5e37c2b9d1e0_0;  1 drivers
v0x5e37c2b9c890_0 .net "RegNum", 3 0, v0x5e37c2b9d2a0_0;  1 drivers
v0x5e37c2b9c930_0 .net *"_ivl_1", 0 0, L_0x5e37c2b9d580;  1 drivers
v0x5e37c2b9c9d0_0 .net *"_ivl_11", 0 0, L_0x5e37c2b9d790;  1 drivers
v0x5e37c2b9cab0_0 .net *"_ivl_16", 0 0, L_0x5e37c2b9d980;  1 drivers
v0x5e37c2b9cb90_0 .net *"_ivl_6", 0 0, L_0x5e37c2b9d6a0;  1 drivers
v0x5e37c2b9cc70_0 .net "clk", 0 0, v0x5e37c2b9d3a0_0;  1 drivers
v0x5e37c2b9ce30_0 .net "nReset", 0 0, v0x5e37c2b9d440_0;  1 drivers
v0x5e37c2b9cf60_0 .var "out", 7 0;
E_0x5e37c2b751c0/0 .event anyedge, v0x5e37c2b9c890_0, v0x5e37c2b9a990_0, v0x5e37c2b9b170_0, v0x5e37c2b9ba00_0;
E_0x5e37c2b751c0/1 .event anyedge, v0x5e37c2b9c240_0;
E_0x5e37c2b751c0 .event/or E_0x5e37c2b751c0/0, E_0x5e37c2b751c0/1;
L_0x5e37c2b9d580 .part v0x5e37c2b9d2a0_0, 0, 1;
L_0x5e37c2b9d6a0 .part v0x5e37c2b9d2a0_0, 1, 1;
L_0x5e37c2b9d790 .part v0x5e37c2b9d2a0_0, 2, 1;
L_0x5e37c2b9d980 .part v0x5e37c2b9d2a0_0, 3, 1;
S_0x5e37c2b7b810 .scope module, "R0" "DffPIPO_CE_SET" 4 15, 5 1 0, S_0x5e37c2b7b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5e37c2b6a030 .param/l "SET" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x5e37c2b6a070 .param/l "SIZE" 0 5 1, +C4<00000000000000000000000000001000>;
v0x5e37c2b69000_0 .net "CE", 0 0, L_0x5e37c2b6a1d0;  1 drivers
v0x5e37c2b67d60_0 .net "D", 7 0, v0x5e37c2b9d100_0;  alias, 1 drivers
v0x5e37c2b9a990_0 .var "Q", 7 0;
v0x5e37c2b9aa50_0 .net "clk", 0 0, v0x5e37c2b9d3a0_0;  alias, 1 drivers
v0x5e37c2b9ab10_0 .net "nReset", 0 0, v0x5e37c2b9d440_0;  alias, 1 drivers
E_0x5e37c2b74a70 .event posedge, v0x5e37c2b9aa50_0;
S_0x5e37c2b9acc0 .scope module, "R1" "DffPIPO_CE_SET" 4 23, 5 1 0, S_0x5e37c2b7b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5e37c2b6c1b0 .param/l "SET" 0 5 1, +C4<00000000000000000000000000000001>;
P_0x5e37c2b6c1f0 .param/l "SIZE" 0 5 1, +C4<00000000000000000000000000001000>;
v0x5e37c2b9aff0_0 .net "CE", 0 0, L_0x5e37c2b68ea0;  1 drivers
v0x5e37c2b9b0b0_0 .net "D", 7 0, v0x5e37c2b9d100_0;  alias, 1 drivers
v0x5e37c2b9b170_0 .var "Q", 7 0;
v0x5e37c2b9b240_0 .net "clk", 0 0, v0x5e37c2b9d3a0_0;  alias, 1 drivers
v0x5e37c2b9b310_0 .net "nReset", 0 0, v0x5e37c2b9d440_0;  alias, 1 drivers
S_0x5e37c2b9b490 .scope module, "R2" "DffPIPO_CE_SET" 4 31, 5 1 0, S_0x5e37c2b7b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5e37c2b9af10 .param/l "SET" 0 5 1, +C4<00000000000000000000000000000010>;
P_0x5e37c2b9af50 .param/l "SIZE" 0 5 1, +C4<00000000000000000000000000001000>;
v0x5e37c2b9b830_0 .net "CE", 0 0, L_0x5e37c2b67c00;  1 drivers
v0x5e37c2b9b8f0_0 .net "D", 7 0, v0x5e37c2b9d100_0;  alias, 1 drivers
v0x5e37c2b9ba00_0 .var "Q", 7 0;
v0x5e37c2b9bac0_0 .net "clk", 0 0, v0x5e37c2b9d3a0_0;  alias, 1 drivers
v0x5e37c2b9bbb0_0 .net "nReset", 0 0, v0x5e37c2b9d440_0;  alias, 1 drivers
S_0x5e37c2b9bd90 .scope module, "R3" "DffPIPO_CE_SET" 4 39, 5 1 0, S_0x5e37c2b7b630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "nReset";
    .port_info 4 /OUTPUT 8 "Q";
P_0x5e37c2b9b6c0 .param/l "SET" 0 5 1, +C4<00000000000000000000000000000100>;
P_0x5e37c2b9b700 .param/l "SIZE" 0 5 1, +C4<00000000000000000000000000001000>;
v0x5e37c2b9c0a0_0 .net "CE", 0 0, L_0x5e37c2b9da50;  1 drivers
v0x5e37c2b9c180_0 .net "D", 7 0, v0x5e37c2b9d100_0;  alias, 1 drivers
v0x5e37c2b9c240_0 .var "Q", 7 0;
v0x5e37c2b9c330_0 .net "clk", 0 0, v0x5e37c2b9d3a0_0;  alias, 1 drivers
v0x5e37c2b9c3d0_0 .net "nReset", 0 0, v0x5e37c2b9d440_0;  alias, 1 drivers
    .scope S_0x5e37c2b7b810;
T_0 ;
    %wait E_0x5e37c2b74a70;
    %load/vec4 v0x5e37c2b9ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5e37c2b69000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5e37c2b67d60_0;
    %assign/vec4 v0x5e37c2b9a990_0, 0;
T_0.2 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5e37c2b9a990_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e37c2b9acc0;
T_1 ;
    %wait E_0x5e37c2b74a70;
    %load/vec4 v0x5e37c2b9b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5e37c2b9aff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5e37c2b9b0b0_0;
    %assign/vec4 v0x5e37c2b9b170_0, 0;
T_1.2 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5e37c2b9b170_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e37c2b9b490;
T_2 ;
    %wait E_0x5e37c2b74a70;
    %load/vec4 v0x5e37c2b9bbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5e37c2b9b830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5e37c2b9b8f0_0;
    %assign/vec4 v0x5e37c2b9ba00_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5e37c2b9ba00_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5e37c2b9bd90;
T_3 ;
    %wait E_0x5e37c2b74a70;
    %load/vec4 v0x5e37c2b9c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5e37c2b9c0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5e37c2b9c180_0;
    %assign/vec4 v0x5e37c2b9c240_0, 0;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5e37c2b9c240_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e37c2b7b630;
T_4 ;
    %wait E_0x5e37c2b751c0;
    %load/vec4 v0x5e37c2b9c890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e37c2b9cf60_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e37c2b9c640, 4;
    %store/vec4 v0x5e37c2b9cf60_0, 0, 8;
    %jmp T_4.5;
T_4.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e37c2b9c640, 4;
    %store/vec4 v0x5e37c2b9cf60_0, 0, 8;
    %jmp T_4.5;
T_4.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e37c2b9c640, 4;
    %store/vec4 v0x5e37c2b9cf60_0, 0, 8;
    %jmp T_4.5;
T_4.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5e37c2b9c640, 4;
    %store/vec4 v0x5e37c2b9cf60_0, 0, 8;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5e37c2b760e0;
T_5 ;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e37c2b9d3a0_0;
    %inv;
    %store/vec4 v0x5e37c2b9d3a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e37c2b760e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e37c2b9d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e37c2b9d440_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e37c2b9d440_0, 0, 1;
    %delay 60000, 0;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e37c2b760e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e37c2b9d1e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e37c2b9d2a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e37c2b9d100_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e37c2b9d2a0_0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5e37c2b9d100_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e37c2b9d2a0_0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5e37c2b9d100_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e37c2b9d2a0_0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5e37c2b9d100_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e37c2b9d2a0_0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5e37c2b9d100_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e37c2b9d2a0_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0x5e37c2b760e0;
T_8 ;
    %vpi_call/w 3 55 "$dumpfile", "tb_files/RegisterFile_tb.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars" {0 0 0};
    %vpi_call/w 3 57 "$dumpon" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "RegisterFile_tb.sv";
    "./RegisterFile.sv";
    "./DffPIPO_CE_SET.sv";
