{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693908080045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693908080065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 15:31:19 2023 " "Processing started: Tue Sep 05 15:31:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693908080065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693908080065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off srwithset -c srwithset " "Command: quartus_map --read_settings_files=on --write_settings_files=off srwithset -c srwithset" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693908080065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693908081774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693908081774 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "srwithset.v(4) " "Verilog HDL information at srwithset.v(4): always construct contains both blocking and non-blocking assignments" {  } { { "srwithset.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/srwithset.v" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693908096546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srwithset.v 1 1 " "Found 1 design units, including 1 entities, in source file srwithset.v" { { "Info" "ISGN_ENTITY_NAME" "1 srwithset " "Found entity 1: srwithset" {  } { { "srwithset.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/srwithset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693908096546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693908096546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "srwithset " "Elaborating entity \"srwithset\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693908096616 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "srwithset.v(6) " "Verilog HDL Conditional Statement error at srwithset.v(6): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "srwithset.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/srwithset.v" 6 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693908096616 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qbar srwithset.v(4) " "Verilog HDL Always Construct warning at srwithset.v(4): inferring latch(es) for variable \"qbar\", which holds its previous value in one or more paths through the always construct" {  } { { "srwithset.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/srwithset.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693908096616 "|srwithset"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qbar srwithset.v(8) " "Inferred latch for \"qbar\" at srwithset.v(8)" {  } { { "srwithset.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/srwithset.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693908096616 "|srwithset"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693908096616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/output_files/srwithset.map.smsg " "Generated suppressed messages file G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/exp5/output_files/srwithset.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693908096646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693908096696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 05 15:31:36 2023 " "Processing ended: Tue Sep 05 15:31:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693908096696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693908096696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693908096696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693908096696 ""}
