Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                   random # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fac5d300000,4000
launching memcpy command : MemcpyHtoD,0x00007fac5d302000,76000
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9914
gpu_sim_insn = 226960
gpu_ipc =      22.8929
gpu_tot_sim_cycle = 9914
gpu_tot_sim_insn = 226960
gpu_tot_ipc =      22.8929
gpu_tot_issued_cta = 5
gpu_occupancy = 16.2719% 
gpu_tot_occupancy = 16.2719% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0950
partiton_level_parallism_total  =       0.0950
partiton_level_parallism_util =       2.0043
partiton_level_parallism_util_total  =       2.0043
L2_BW  =       3.6487 GB/Sec
L2_BW_total  =       3.6487 GB/Sec
gpu_total_sim_rate=226960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 18
	L1D_cache_core[1]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 14
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 1
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 15
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1110
	L1D_total_cache_misses = 942
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 168
	L1D_total_cache_reservation_fails = 48
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
201, 201, 201, 201, 201, 201, 201, 201, 
gpgpu_n_tot_thrd_icount = 256160
gpgpu_n_tot_w_icount = 8005
gpgpu_n_stall_shd_mem = 195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1021	W0_Idle:29668	W0_Scoreboard:69220	W1:0	W2:0	W3:0	W4:0	W5:8	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20	W17:16	W18:16	W19:16	W20:16	W21:4	W22:0	W23:0	W24:0	W25:0	W26:0	W27:220	W28:112	W29:112	W30:112	W31:112	W32:6443
single_issue_nums: WS0:1966	WS1:2002	WS2:2022	WS3:2015	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6288 {8:786,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
maxmflatency = 670 
max_icnt2mem_latency = 66 
maxmrqlatency = 23 
max_icnt2sh_latency = 12 
averagemflatency = 634 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:745 	74 	11 	23 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	942 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	934 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	777 	152 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5177      5174         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5189      5186         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5206      5197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5194      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5182      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5183      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5208      5199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5195      5190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5177      5182         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5186      5209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5198      5194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5193      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5177      5176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5186      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5209      5214         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5195      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 28.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 29.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 25.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 906/32 = 28.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        21        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 750
min_bank_accesses = 0!
chip skew: 48/40 = 1.20
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        652       632    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        633       719    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        634       635    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        674       653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        633       721    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        676       692    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        633       634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        703       661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        635       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        721       633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        634       631    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        699       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        635       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        702       658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        654       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        659       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        650       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        657       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        655       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        648       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        664       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        654       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        665       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        661       670         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        663       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        665       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1692 dram_eff=0.03428
bk0: 24a 57497i bk1: 24a 57485i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.281787
Bank_Level_Parallism_Col = 1.259897
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146299
GrpLevelPara = 1.259897 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 57253 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0129161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1704 dram_eff=0.03404
bk0: 24a 57507i bk1: 24a 57553i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248598
Bank_Level_Parallism_Col = 1.224719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147940
GrpLevelPara = 1.224719 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 477 
Wasted_Row = 0 
Idle = 57300 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 386 
rwq = 0 
CCDLc_limit_alone = 386 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1591 dram_eff=0.03646
bk0: 24a 57531i bk1: 24a 57518i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.300766
Bank_Level_Parallism_Col = 1.299424
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.111324
GrpLevelPara = 1.299424 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 464 
Wasted_Row = 0 
Idle = 57313 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0097173
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1900 dram_eff=0.03053
bk0: 24a 57552i bk1: 24a 57580i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107807
Bank_Level_Parallism_Col = 1.106145
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.117318
GrpLevelPara = 1.106145 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 480 
Wasted_Row = 0 
Idle = 57297 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00617273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1627 dram_eff=0.03565
bk0: 24a 57525i bk1: 24a 57503i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.243339
Bank_Level_Parallism_Col = 1.231317
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147687
GrpLevelPara = 1.231317 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 505 
Wasted_Row = 0 
Idle = 57272 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 427 
rwq = 0 
CCDLc_limit_alone = 427 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0120342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1776 dram_eff=0.03266
bk0: 24a 57514i bk1: 24a 57562i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.263566
Bank_Level_Parallism_Col = 1.262136
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.114563
GrpLevelPara = 1.262136 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 458 
Wasted_Row = 0 
Idle = 57319 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0121207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1410 dram_eff=0.04113
bk0: 24a 57530i bk1: 24a 57510i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.213404
Bank_Level_Parallism_Col = 1.212014
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.084806
GrpLevelPara = 1.212014 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 57268 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00707184
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1758 dram_eff=0.03299
bk0: 24a 57505i bk1: 24a 57530i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.205217
Bank_Level_Parallism_Col = 1.203833
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.144599
GrpLevelPara = 1.203833 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 517 
Wasted_Row = 0 
Idle = 57260 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00790179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1605 dram_eff=0.03614
bk0: 24a 57537i bk1: 24a 57535i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.273786
Bank_Level_Parallism_Col = 1.272374
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.142023
GrpLevelPara = 1.272374 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 457 
Wasted_Row = 0 
Idle = 57320 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0120515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57783 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=45 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008645
n_activity=1589 dram_eff=0.03147
bk0: 24a 57513i bk1: 21a 57579i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107584
Bank_Level_Parallism_Col = 1.106007
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049470
GrpLevelPara = 1.106007 

BW Util details:
bwutil = 0.000865 
total_CMD = 57835 
util_bw = 50 
Wasted_Col = 517 
Wasted_Row = 0 
Idle = 57268 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57783 
Read = 45 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000865 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00759056
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1673 dram_eff=0.03467
bk0: 24a 57499i bk1: 24a 57544i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.277985
Bank_Level_Parallism_Col = 1.267290
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.130841
GrpLevelPara = 1.267290 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 478 
Wasted_Row = 0 
Idle = 57299 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0113599
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1808 dram_eff=0.03208
bk0: 24a 57546i bk1: 24a 57528i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.135417
Bank_Level_Parallism_Col = 1.133913
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.120000
GrpLevelPara = 1.133913 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 518 
Wasted_Row = 0 
Idle = 57259 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 395 
rwq = 0 
CCDLc_limit_alone = 395 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00857612
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57775 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=48 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.001003
n_activity=1527 dram_eff=0.03798
bk0: 24a 57495i bk1: 24a 57521i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.361377
Bank_Level_Parallism_Col = 1.316092
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.153257
GrpLevelPara = 1.316092 

BW Util details:
bwutil = 0.001003 
total_CMD = 57835 
util_bw = 58 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 57312 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 416 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57775 
Read = 48 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0100804
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57774 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=48 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.00102
n_activity=1889 dram_eff=0.03123
bk0: 24a 57496i bk1: 24a 57545i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.237410
Bank_Level_Parallism_Col = 1.194595
Bank_Level_Parallism_Ready = 1.016949
write_to_read_ratio_blp_rw_average = 0.124324
GrpLevelPara = 1.194595 

BW Util details:
bwutil = 0.001020 
total_CMD = 57835 
util_bw = 59 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 57279 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57774 
Read = 48 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.001020 
Either_Row_CoL_Bus_Util = 0.001055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0086107
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57783 n_act=2 n_pre=0 n_ref_event=0 n_req=50 n_rd=40 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008645
n_activity=1124 dram_eff=0.04448
bk0: 20a 57533i bk1: 20a 57509i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.412500
Bank_Level_Parallism_Col = 1.411273
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.177453
GrpLevelPara = 1.411273 

BW Util details:
bwutil = 0.000865 
total_CMD = 57835 
util_bw = 50 
Wasted_Col = 430 
Wasted_Row = 0 
Idle = 57355 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57783 
Read = 40 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 50 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000865 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0112389
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=57835 n_nop=57782 n_act=2 n_pre=0 n_ref_event=0 n_req=51 n_rd=41 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008818
n_activity=1772 dram_eff=0.02878
bk0: 21a 57564i bk1: 20a 57551i bk2: 0a 57835i bk3: 0a 57835i bk4: 0a 57835i bk5: 0a 57835i bk6: 0a 57835i bk7: 0a 57835i bk8: 0a 57835i bk9: 0a 57835i bk10: 0a 57835i bk11: 0a 57835i bk12: 0a 57835i bk13: 0a 57835i bk14: 0a 57835i bk15: 0a 57835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134831
Bank_Level_Parallism_Col = 1.133208
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.155722
GrpLevelPara = 1.133208 

BW Util details:
bwutil = 0.000882 
total_CMD = 57835 
util_bw = 51 
Wasted_Col = 483 
Wasted_Row = 0 
Idle = 57301 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 57835 
n_nop = 57782 
Read = 41 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 51 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0121553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 31, Miss = 29, Miss_rate = 0.935, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 31, Miss = 28, Miss_rate = 0.903, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 23, Miss = 22, Miss_rate = 0.957, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 30, Miss = 29, Miss_rate = 0.967, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 33, Miss = 29, Miss_rate = 0.879, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 29, Miss = 29, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 33, Miss = 30, Miss_rate = 0.909, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 25, Miss_rate = 0.962, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 26, Miss_rate = 0.897, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 942
L2_total_cache_misses = 906
L2_total_cache_miss_rate = 0.9618
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=942
icnt_total_pkts_simt_to_mem=942
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 942
Req_Network_cycles = 9914
Req_Network_injected_packets_per_cycle =       0.0950 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       2.0043
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 942
Reply_Network_cycles = 9914
Reply_Network_injected_packets_per_cycle =        0.0950
Reply_Network_conflicts_per_cycle =        0.0564
Reply_Network_conflicts_per_cycle_util =       1.1970
Reply_Bank_Level_Parallism =       2.0171
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0022
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0119
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 226960 (inst/sec)
gpgpu_simulation_rate = 9914 (cycle/sec)
gpgpu_silicon_slowdown = 121040x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9540
gpu_sim_insn = 226960
gpu_ipc =      23.7904
gpu_tot_sim_cycle = 19454
gpu_tot_sim_insn = 453920
gpu_tot_ipc =      23.3330
gpu_tot_issued_cta = 10
gpu_occupancy = 16.4495% 
gpu_tot_occupancy = 16.3575% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0987
partiton_level_parallism_total  =       0.0968
partiton_level_parallism_util =       1.8150
partiton_level_parallism_util_total  =       1.9050
L2_BW  =       3.7917 GB/Sec
L2_BW_total  =       3.7188 GB/Sec
gpu_total_sim_rate=226960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 543, Miss = 459, Miss_rate = 0.845, Pending_hits = 84, Reservation_fails = 24
	L1D_cache_core[1]: Access = 293, Miss = 251, Miss_rate = 0.857, Pending_hits = 42, Reservation_fails = 14
	L1D_cache_core[2]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 1
	L1D_cache_core[3]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 15
	L1D_cache_core[4]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 227, Miss_rate = 0.844, Pending_hits = 42, Reservation_fails = 12
	L1D_cache_core[6]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 16
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 1
	L1D_total_cache_accesses = 2220
	L1D_total_cache_misses = 1884
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 336
	L1D_total_cache_reservation_fails = 83
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
402, 402, 402, 402, 402, 402, 402, 402, 
gpgpu_n_tot_thrd_icount = 512320
gpgpu_n_tot_w_icount = 16010
gpgpu_n_stall_shd_mem = 390
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1572
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 390
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1988	W0_Idle:52250	W0_Scoreboard:138176	W1:0	W2:0	W3:0	W4:0	W5:16	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:40	W17:32	W18:32	W19:32	W20:32	W21:8	W22:0	W23:0	W24:0	W25:0	W26:0	W27:440	W28:224	W29:224	W30:224	W31:224	W32:12886
single_issue_nums: WS0:4019	WS1:3986	WS2:4035	WS3:3970	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12576 {8:1572,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62880 {40:1572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
maxmflatency = 670 
max_icnt2mem_latency = 67 
maxmrqlatency = 23 
max_icnt2sh_latency = 12 
averagemflatency = 609 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1426 	142 	12 	23 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153 	3 	1728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1873 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1656 	215 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5177      5174         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5189      5186         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5206      5197         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5194      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5182      5178         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5183      5191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5208      5199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5195      5190         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5177      5182         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5186      5209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5198      5194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5193      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5177      5176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5186      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5209      5214         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5195      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 49.000000 49.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 53.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 53.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1656/32 = 51.750000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        44        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1500
min_bank_accesses = 0!
chip skew: 96/88 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        669       691    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        681       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        680       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        694       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        656       680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        679       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        667       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        680       689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        656       678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        735       652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        668       680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        704       656    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        668       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        716       728    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        668       669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        689       667    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        654       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        659       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        650       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        657       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        655       656         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        648       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        664       650         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        654       661         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        665       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        661       670         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        663       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        665       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113393 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008635
n_activity=2773 dram_eff=0.03534
bk0: 44a 113016i bk1: 44a 113004i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195506
Bank_Level_Parallism_Col = 1.181102
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.095613
GrpLevelPara = 1.181102 

BW Util details:
bwutil = 0.000863 
total_CMD = 113493 
util_bw = 98 
Wasted_Col = 792 
Wasted_Row = 0 
Idle = 112603 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 741 
rwq = 0 
CCDLc_limit_alone = 741 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113393 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000863 
Either_Row_CoL_Bus_Util = 0.000881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00735728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113393 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008635
n_activity=2941 dram_eff=0.03332
bk0: 44a 113016i bk1: 44a 113053i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.163991
Bank_Level_Parallism_Col = 1.149254
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.090700
GrpLevelPara = 1.149254 

BW Util details:
bwutil = 0.000863 
total_CMD = 113493 
util_bw = 98 
Wasted_Col = 774 
Wasted_Row = 0 
Idle = 112621 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 688 
rwq = 0 
CCDLc_limit_alone = 688 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113393 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000863 
Either_Row_CoL_Bus_Util = 0.000881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00636163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113391 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=90 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008811
n_activity=2832 dram_eff=0.03531
bk0: 46a 113030i bk1: 44a 113048i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.241379
Bank_Level_Parallism_Col = 1.240444
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.071517
GrpLevelPara = 1.240444 

BW Util details:
bwutil = 0.000881 
total_CMD = 113493 
util_bw = 100 
Wasted_Col = 712 
Wasted_Row = 0 
Idle = 112681 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 683 
rwq = 0 
CCDLc_limit_alone = 683 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113391 
Read = 90 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0056303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113393 n_act=2 n_pre=0 n_ref_event=0 n_req=98 n_rd=88 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008635
n_activity=3047 dram_eff=0.03216
bk0: 44a 113097i bk1: 44a 113100i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085679
Bank_Level_Parallism_Col = 1.084559
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077206
GrpLevelPara = 1.084559 

BW Util details:
bwutil = 0.000863 
total_CMD = 113493 
util_bw = 98 
Wasted_Col = 719 
Wasted_Row = 0 
Idle = 112676 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 579 
rwq = 0 
CCDLc_limit_alone = 579 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113393 
Read = 88 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 98 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000863 
Either_Row_CoL_Bus_Util = 0.000881 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00377116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=2857 dram_eff=0.0371
bk0: 48a 113007i bk1: 48a 112964i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173822
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087002
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 849 
Wasted_Row = 0 
Idle = 112538 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 792 
rwq = 0 
CCDLc_limit_alone = 792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00740134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=3009 dram_eff=0.03523
bk0: 48a 113005i bk1: 48a 113044i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187927
Bank_Level_Parallism_Col = 1.187001
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.067275
GrpLevelPara = 1.187001 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 772 
Wasted_Row = 0 
Idle = 112615 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 722 
rwq = 0 
CCDLc_limit_alone = 722 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0072163
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=2843 dram_eff=0.03728
bk0: 48a 113051i bk1: 48a 113005i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143488
Bank_Level_Parallism_Col = 1.142541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.053039
GrpLevelPara = 1.142541 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 800 
Wasted_Row = 0 
Idle = 112587 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00417647
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=2934 dram_eff=0.03613
bk0: 48a 112981i bk1: 48a 113019i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158006
Bank_Level_Parallism_Col = 1.157112
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.088110
GrpLevelPara = 1.157112 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 837 
Wasted_Row = 0 
Idle = 112550 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00496947
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=2974 dram_eff=0.03564
bk0: 48a 113047i bk1: 48a 113036i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217129
Bank_Level_Parallism_Col = 1.216184
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.088164
GrpLevelPara = 1.216184 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 723 
Wasted_Row = 0 
Idle = 112664 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 682 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00680218
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113396 n_act=2 n_pre=0 n_ref_event=0 n_req=95 n_rd=90 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008371
n_activity=2986 dram_eff=0.03182
bk0: 48a 112990i bk1: 42a 113118i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.069231
Bank_Level_Parallism_Col = 1.068207
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030803
GrpLevelPara = 1.068207 

BW Util details:
bwutil = 0.000837 
total_CMD = 113493 
util_bw = 95 
Wasted_Col = 815 
Wasted_Row = 0 
Idle = 112583 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 665 
rwq = 0 
CCDLc_limit_alone = 665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113396 
Read = 90 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 95 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000837 
Either_Row_CoL_Bus_Util = 0.000855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478444
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=3232 dram_eff=0.0328
bk0: 48a 113005i bk1: 48a 113045i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.178733
Bank_Level_Parallism_Col = 1.172140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.079275
GrpLevelPara = 1.172140 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 778 
Wasted_Row = 0 
Idle = 112609 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 715 
rwq = 0 
CCDLc_limit_alone = 715 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0065026
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=3091 dram_eff=0.03429
bk0: 48a 113055i bk1: 48a 113007i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102784
Bank_Level_Parallism_Col = 1.101822
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073955
GrpLevelPara = 1.101822 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 828 
Wasted_Row = 0 
Idle = 112559 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 716 
rwq = 0 
CCDLc_limit_alone = 716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00520737
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=2912 dram_eff=0.0364
bk0: 48a 112962i bk1: 48a 113035i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.237288
Bank_Level_Parallism_Col = 1.210407
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.090498
GrpLevelPara = 1.210407 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 779 
Wasted_Row = 0 
Idle = 112608 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 744 
rwq = 0 
CCDLc_limit_alone = 744 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00617659
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113384 n_act=2 n_pre=0 n_ref_event=0 n_req=107 n_rd=96 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0009428
n_activity=3162 dram_eff=0.03384
bk0: 48a 112992i bk1: 48a 113047i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.158242
Bank_Level_Parallism_Col = 1.132013
Bank_Level_Parallism_Ready = 1.009346
write_to_read_ratio_blp_rw_average = 0.075908
GrpLevelPara = 1.132013 

BW Util details:
bwutil = 0.000943 
total_CMD = 113493 
util_bw = 107 
Wasted_Col = 803 
Wasted_Row = 0 
Idle = 112583 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 709 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113384 
Read = 96 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 107 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000943 
Either_Row_CoL_Bus_Util = 0.000960 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00521618
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=2614 dram_eff=0.04055
bk0: 48a 113041i bk1: 48a 112939i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.236930
Bank_Level_Parallism_Col = 1.236080
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.094655
GrpLevelPara = 1.236080 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 793 
Wasted_Row = 0 
Idle = 112594 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 780 
rwq = 0 
CCDLc_limit_alone = 780 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00689029
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=113493 n_nop=113385 n_act=2 n_pre=0 n_ref_event=0 n_req=106 n_rd=96 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.000934
n_activity=3345 dram_eff=0.03169
bk0: 48a 113037i bk1: 48a 112988i bk2: 0a 113493i bk3: 0a 113493i bk4: 0a 113493i bk5: 0a 113493i bk6: 0a 113493i bk7: 0a 113493i bk8: 0a 113493i bk9: 0a 113493i bk10: 0a 113493i bk11: 0a 113493i bk12: 0a 113493i bk13: 0a 113493i bk14: 0a 113493i bk15: 0a 113493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.082150
Bank_Level_Parallism_Col = 1.081218
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.084264
GrpLevelPara = 1.081218 

BW Util details:
bwutil = 0.000934 
total_CMD = 113493 
util_bw = 106 
Wasted_Col = 880 
Wasted_Row = 0 
Idle = 112507 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 113493 
n_nop = 113385 
Read = 96 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 106 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000934 
Either_Row_CoL_Bus_Util = 0.000952 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00742777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 49, Miss_rate = 0.875, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 61, Miss = 49, Miss_rate = 0.803, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 49, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 58, Miss = 51, Miss_rate = 0.879, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 55, Miss = 49, Miss_rate = 0.891, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 57, Miss = 49, Miss_rate = 0.860, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 53, Miss_rate = 0.828, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 63, Miss = 52, Miss_rate = 0.825, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[19]: Access = 45, Miss = 43, Miss_rate = 0.956, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 53, Miss_rate = 0.883, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 53, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 62, Miss = 53, Miss_rate = 0.855, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 63, Miss = 53, Miss_rate = 0.841, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 66, Miss = 54, Miss_rate = 0.818, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[29]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 53, Miss_rate = 0.898, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 61, Miss = 53, Miss_rate = 0.869, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1884
L2_total_cache_misses = 1656
L2_total_cache_miss_rate = 0.8790
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1884
icnt_total_pkts_simt_to_mem=1884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1884
Req_Network_cycles = 19454
Req_Network_injected_packets_per_cycle =       0.0968 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0020
Req_Bank_Level_Parallism =       1.9050
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0030

Reply_Network_injected_packets_num = 1884
Reply_Network_cycles = 19454
Reply_Network_injected_packets_per_cycle =        0.0968
Reply_Network_conflicts_per_cycle =        0.0424
Reply_Network_conflicts_per_cycle_util =       0.8427
Reply_Bank_Level_Parallism =       1.9244
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0016
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0121
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 226960 (inst/sec)
gpgpu_simulation_rate = 9727 (cycle/sec)
gpgpu_silicon_slowdown = 123367x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9158
gpu_sim_insn = 226960
gpu_ipc =      24.7827
gpu_tot_sim_cycle = 28612
gpu_tot_sim_insn = 680880
gpu_tot_ipc =      23.7970
gpu_tot_issued_cta = 15
gpu_occupancy = 16.4496% 
gpu_tot_occupancy = 16.3859% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1029
partiton_level_parallism_total  =       0.0988
partiton_level_parallism_util =       1.8728
partiton_level_parallism_util_total  =       1.8941
L2_BW  =       3.9499 GB/Sec
L2_BW_total  =       3.7928 GB/Sec
gpu_total_sim_rate=226960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 543, Miss = 459, Miss_rate = 0.845, Pending_hits = 84, Reservation_fails = 24
	L1D_cache_core[1]: Access = 293, Miss = 251, Miss_rate = 0.857, Pending_hits = 42, Reservation_fails = 14
	L1D_cache_core[2]: Access = 543, Miss = 459, Miss_rate = 0.845, Pending_hits = 84, Reservation_fails = 1
	L1D_cache_core[3]: Access = 548, Miss = 464, Miss_rate = 0.847, Pending_hits = 84, Reservation_fails = 33
	L1D_cache_core[4]: Access = 293, Miss = 251, Miss_rate = 0.857, Pending_hits = 42, Reservation_fails = 24
	L1D_cache_core[5]: Access = 543, Miss = 459, Miss_rate = 0.845, Pending_hits = 84, Reservation_fails = 12
	L1D_cache_core[6]: Access = 293, Miss = 251, Miss_rate = 0.857, Pending_hits = 42, Reservation_fails = 16
	L1D_cache_core[7]: Access = 274, Miss = 232, Miss_rate = 0.847, Pending_hits = 42, Reservation_fails = 1
	L1D_total_cache_accesses = 3330
	L1D_total_cache_misses = 2826
	L1D_total_cache_miss_rate = 0.8486
	L1D_total_cache_pending_hits = 504
	L1D_total_cache_reservation_fails = 125
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 125
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
402, 402, 402, 402, 402, 402, 402, 402, 
gpgpu_n_tot_thrd_icount = 768480
gpgpu_n_tot_w_icount = 24015
gpgpu_n_stall_shd_mem = 585
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2358
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2975	W0_Idle:73450	W0_Scoreboard:200878	W1:0	W2:0	W3:0	W4:0	W5:24	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:0	W24:0	W25:0	W26:0	W27:660	W28:336	W29:336	W30:336	W31:336	W32:19329
single_issue_nums: WS0:6041	WS1:5974	WS2:6014	WS3:5986	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18864 {8:2358,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94320 {40:2358,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
maxmflatency = 670 
max_icnt2mem_latency = 68 
maxmrqlatency = 23 
max_icnt2sh_latency = 12 
averagemflatency = 589 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:1954 	185 	14 	39 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	437 	9 	2380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2809 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2529 	283 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5177      5174      8738      8718         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5189      5186      8713      8708         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5206      5197      8707      8745         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5194      5181      8733      8729         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5182      5178      8700      8697         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5183      5191      8705      8702         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5208      5199      8710      8760         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5195      5190      8738      8726         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5177      5182      8710      8708         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5186      5209      8702      8700         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5198      5194      8635         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5193      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5177      5176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5186      5185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5209      5214         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5195      5181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2281/53 = 43.037735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2125
min_bank_accesses = 0!
chip skew: 136/128 = 1.06
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        690       706       645       654    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        707       781       652       651    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        717       701       792       646    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        708       691       646       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        682       701       642       650    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        699       762       658       652    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        699       710       798       639    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        701       707       644       647    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        690       698       651       650    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        762       666       652       647    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        691       718       641    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       682    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        699       689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        731       753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        709       709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        708       690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        654       652       649       658         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        659       655       658       655         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        650       655       646       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        657       650       650       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        655       656       653       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       661       663       656         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        648       655       656       648         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        664       650       651       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        654       661       657       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        665       646       655       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        661       670       649         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        663       646         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        665       652         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       658         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4278 dram_eff=0.03413
bk0: 64a 166329i bk1: 64a 166319i bk2: 4a 166781i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157520
Bank_Level_Parallism_Col = 1.147752
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.060671
GrpLevelPara = 1.147752 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 165519 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1050 
rwq = 0 
CCDLc_limit_alone = 1050 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00837517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4573 dram_eff=0.03193
bk0: 64a 166332i bk1: 64a 166382i bk2: 4a 166781i bk3: 4a 166780i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.219875
Bank_Level_Parallism_Col = 1.209248
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.061912
GrpLevelPara = 1.209248 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1132 
Wasted_Row = 0 
Idle = 165644 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00824337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4659 dram_eff=0.03134
bk0: 64a 166332i bk1: 64a 166380i bk2: 4a 166781i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145374
Bank_Level_Parallism_Col = 1.144960
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.042678
GrpLevelPara = 1.144960 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1216 
Wasted_Row = 0 
Idle = 165560 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 989 
rwq = 0 
CCDLc_limit_alone = 989 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00591294
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4602 dram_eff=0.03173
bk0: 64a 166383i bk1: 64a 166404i bk2: 4a 166775i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157609
Bank_Level_Parallism_Col = 1.151633
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.048989
GrpLevelPara = 1.151633 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1142 
Wasted_Row = 0 
Idle = 165634 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 923 
rwq = 0 
CCDLc_limit_alone = 923 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00629635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4132 dram_eff=0.03533
bk0: 64a 166329i bk1: 64a 166276i bk2: 4a 166789i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215385
Bank_Level_Parallism_Col = 1.201761
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.060895
GrpLevelPara = 1.201761 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1219 
Wasted_Row = 0 
Idle = 165557 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1076 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0076383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=3958 dram_eff=0.03689
bk0: 64a 166315i bk1: 64a 166379i bk2: 4a 166770i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.264121
Bank_Level_Parallism_Col = 1.254183
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.047012
GrpLevelPara = 1.254183 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1111 
Wasted_Row = 0 
Idle = 165665 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 1006 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0088784
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4039 dram_eff=0.03615
bk0: 64a 166383i bk1: 64a 166332i bk2: 4a 166795i bk3: 4a 166800i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103548
Bank_Level_Parallism_Col = 1.103048
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.034833
GrpLevelPara = 1.103048 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1235 
Wasted_Row = 0 
Idle = 165541 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 961 
rwq = 0 
CCDLc_limit_alone = 961 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0048286
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=3936 dram_eff=0.03709
bk0: 64a 166290i bk1: 64a 166330i bk2: 4a 166795i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195620
Bank_Level_Parallism_Col = 1.194444
Bank_Level_Parallism_Ready = 1.013699
write_to_read_ratio_blp_rw_average = 0.060673
GrpLevelPara = 1.194444 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1224 
Wasted_Row = 0 
Idle = 165552 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1069 
rwq = 0 
CCDLc_limit_alone = 1069 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00661986
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166772 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=136 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008747
n_activity=4449 dram_eff=0.03282
bk0: 64a 166383i bk1: 64a 166375i bk2: 4a 166764i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.258011
Bank_Level_Parallism_Col = 1.242798
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.060082
GrpLevelPara = 1.242798 

BW Util details:
bwutil = 0.000875 
total_CMD = 166922 
util_bw = 146 
Wasted_Col = 1071 
Wasted_Row = 0 
Idle = 165705 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 944 
rwq = 0 
CCDLc_limit_alone = 944 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166772 
Read = 136 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.000899 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00812355
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166783 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=130 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0008088
n_activity=4215 dram_eff=0.03203
bk0: 64a 166309i bk1: 58a 166418i bk2: 4a 166763i bk3: 4a 166781i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177542
Bank_Level_Parallism_Col = 1.162614
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021277
GrpLevelPara = 1.162614 

BW Util details:
bwutil = 0.000809 
total_CMD = 166922 
util_bw = 135 
Wasted_Col = 1183 
Wasted_Row = 0 
Idle = 165604 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166783 
Read = 130 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000809 
Either_Row_CoL_Bus_Util = 0.000833 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00717701
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166778 n_act=3 n_pre=0 n_ref_event=0 n_req=141 n_rd=131 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008447
n_activity=4570 dram_eff=0.03085
bk0: 64a 166350i bk1: 64a 166339i bk2: 3a 166809i bk3: 0a 166922i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138126
Bank_Level_Parallism_Col = 1.133495
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.056634
GrpLevelPara = 1.133495 

BW Util details:
bwutil = 0.000845 
total_CMD = 166922 
util_bw = 141 
Wasted_Col = 1097 
Wasted_Row = 0 
Idle = 165684 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 943 
rwq = 0 
CCDLc_limit_alone = 943 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166778 
Read = 131 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 141 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000845 
Either_Row_CoL_Bus_Util = 0.000863 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00540971
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166782 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008267
n_activity=4087 dram_eff=0.03377
bk0: 64a 166382i bk1: 64a 166330i bk2: 0a 166922i bk3: 0a 166922i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.093885
Bank_Level_Parallism_Col = 1.093103
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059483
GrpLevelPara = 1.093103 

BW Util details:
bwutil = 0.000827 
total_CMD = 166922 
util_bw = 138 
Wasted_Col = 1023 
Wasted_Row = 0 
Idle = 165761 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 919 
rwq = 0 
CCDLc_limit_alone = 919 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166782 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000827 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00389403
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166782 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008267
n_activity=4030 dram_eff=0.03424
bk0: 64a 166311i bk1: 64a 166348i bk2: 0a 166922i bk3: 0a 166922i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.201635
Bank_Level_Parallism_Col = 1.180000
Bank_Level_Parallism_Ready = 1.007246
write_to_read_ratio_blp_rw_average = 0.072727
GrpLevelPara = 1.180000 

BW Util details:
bwutil = 0.000827 
total_CMD = 166922 
util_bw = 138 
Wasted_Col = 963 
Wasted_Row = 0 
Idle = 165821 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 935 
rwq = 0 
CCDLc_limit_alone = 935 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166782 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000827 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00452307
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166781 n_act=2 n_pre=0 n_ref_event=0 n_req=139 n_rd=128 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008327
n_activity=4092 dram_eff=0.03397
bk0: 64a 166300i bk1: 64a 166364i bk2: 0a 166922i bk3: 0a 166922i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.142981
Bank_Level_Parallism_Col = 1.122290
Bank_Level_Parallism_Ready = 1.007194
write_to_read_ratio_blp_rw_average = 0.059844
GrpLevelPara = 1.122290 

BW Util details:
bwutil = 0.000833 
total_CMD = 166922 
util_bw = 139 
Wasted_Col = 1015 
Wasted_Row = 0 
Idle = 165768 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 935 
rwq = 0 
CCDLc_limit_alone = 935 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166781 
Read = 128 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 139 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000833 
Either_Row_CoL_Bus_Util = 0.000845 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00402583
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166782 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008267
n_activity=3463 dram_eff=0.03985
bk0: 64a 166354i bk1: 64a 166233i bk2: 0a 166922i bk3: 0a 166922i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.211990
Bank_Level_Parallism_Col = 1.211304
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073913
GrpLevelPara = 1.211304 

BW Util details:
bwutil = 0.000827 
total_CMD = 166922 
util_bw = 138 
Wasted_Col = 1013 
Wasted_Row = 0 
Idle = 165771 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1022 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166782 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000827 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00528391
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=166922 n_nop=166782 n_act=2 n_pre=0 n_ref_event=0 n_req=138 n_rd=128 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008267
n_activity=4202 dram_eff=0.03284
bk0: 64a 166332i bk1: 64a 166302i bk2: 0a 166922i bk3: 0a 166922i bk4: 0a 166922i bk5: 0a 166922i bk6: 0a 166922i bk7: 0a 166922i bk8: 0a 166922i bk9: 0a 166922i bk10: 0a 166922i bk11: 0a 166922i bk12: 0a 166922i bk13: 0a 166922i bk14: 0a 166922i bk15: 0a 166922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.079263
Bank_Level_Parallism_Col = 1.078526
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.066506
GrpLevelPara = 1.078526 

BW Util details:
bwutil = 0.000827 
total_CMD = 166922 
util_bw = 138 
Wasted_Col = 1111 
Wasted_Row = 0 
Idle = 165673 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 1000 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 166922 
n_nop = 166782 
Read = 128 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 138 
total_req = 138 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 138 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000827 
Either_Row_CoL_Bus_Util = 0.000839 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00563736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 98, Miss = 73, Miss_rate = 0.745, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 73, Miss_rate = 0.793, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 91, Miss = 73, Miss_rate = 0.802, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 90, Miss = 73, Miss_rate = 0.811, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 89, Miss = 73, Miss_rate = 0.820, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 88, Miss = 73, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[19]: Access = 67, Miss = 63, Miss_rate = 0.940, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 89, Miss = 72, Miss_rate = 0.809, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 83, Miss = 69, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 87, Miss = 69, Miss_rate = 0.793, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 69, Miss_rate = 0.812, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 90, Miss = 69, Miss_rate = 0.767, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 93, Miss = 70, Miss_rate = 0.753, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 84, Miss = 69, Miss_rate = 0.821, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 86, Miss = 69, Miss_rate = 0.802, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 2281
L2_total_cache_miss_rate = 0.8071
L2_total_cache_pending_hits = 99
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 99
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2826
icnt_total_pkts_simt_to_mem=2826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2826
Req_Network_cycles = 28612
Req_Network_injected_packets_per_cycle =       0.0988 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0020
Req_Bank_Level_Parallism =       1.8941
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 2826
Reply_Network_cycles = 28612
Reply_Network_injected_packets_per_cycle =        0.0988
Reply_Network_conflicts_per_cycle =        0.0386
Reply_Network_conflicts_per_cycle_util =       0.7519
Reply_Bank_Level_Parallism =       1.9264
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0123
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 226960 (inst/sec)
gpgpu_simulation_rate = 9537 (cycle/sec)
gpgpu_silicon_slowdown = 125825x
Processing kernel ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fac8b000000
-local mem base_addr = 0x00007fac89000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
launching kernel name: _Z14dynproc_kerneliPiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8357
gpu_sim_insn = 189936
gpu_ipc =      22.7278
gpu_tot_sim_cycle = 36969
gpu_tot_sim_insn = 870816
gpu_tot_ipc =      23.5553
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3982% 
gpu_tot_occupancy = 16.3884% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0974
partiton_level_parallism_total  =       0.0985
partiton_level_parallism_util =       1.7930
partiton_level_parallism_util_total  =       1.8705
L2_BW  =       3.7403 GB/Sec
L2_BW_total  =       3.7809 GB/Sec
gpu_total_sim_rate=217704

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 780, Miss = 661, Miss_rate = 0.847, Pending_hits = 119, Reservation_fails = 38
	L1D_cache_core[1]: Access = 530, Miss = 453, Miss_rate = 0.855, Pending_hits = 77, Reservation_fails = 16
	L1D_cache_core[2]: Access = 780, Miss = 661, Miss_rate = 0.847, Pending_hits = 119, Reservation_fails = 1
	L1D_cache_core[3]: Access = 560, Miss = 476, Miss_rate = 0.850, Pending_hits = 84, Reservation_fails = 33
	L1D_cache_core[4]: Access = 293, Miss = 251, Miss_rate = 0.857, Pending_hits = 42, Reservation_fails = 24
	L1D_cache_core[5]: Access = 543, Miss = 459, Miss_rate = 0.845, Pending_hits = 84, Reservation_fails = 12
	L1D_cache_core[6]: Access = 293, Miss = 251, Miss_rate = 0.857, Pending_hits = 42, Reservation_fails = 16
	L1D_cache_core[7]: Access = 505, Miss = 428, Miss_rate = 0.848, Pending_hits = 77, Reservation_fails = 16
	L1D_total_cache_accesses = 4284
	L1D_total_cache_misses = 3640
	L1D_total_cache_miss_rate = 0.8497
	L1D_total_cache_pending_hits = 644
	L1D_total_cache_reservation_fails = 156
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 644
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 156
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
570, 570, 570, 570, 570, 570, 570, 570, 
gpgpu_n_tot_thrd_icount = 982400
gpgpu_n_tot_w_icount = 30700
gpgpu_n_stall_shd_mem = 759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3015
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3829	W0_Idle:91679	W0_Scoreboard:251732	W1:0	W2:0	W3:0	W4:7	W5:25	W6:0	W7:0	W8:0	W9:19	W10:16	W11:16	W12:16	W13:4	W14:0	W15:0	W16:60	W17:48	W18:48	W19:48	W20:48	W21:12	W22:0	W23:1	W24:0	W25:0	W26:0	W27:731	W28:469	W29:448	W30:448	W31:448	W32:24748
single_issue_nums: WS0:7703	WS1:7673	WS2:7691	WS3:7633	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24120 {8:3015,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120600 {40:3015,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
maxmflatency = 670 
max_icnt2mem_latency = 68 
maxmrqlatency = 23 
max_icnt2sh_latency = 12 
averagemflatency = 567 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:2394 	224 	16 	41 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	719 	17 	2904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3615 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3303 	323 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5177      5174      8738      8718         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5189      5186      8713      8708         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5206      5197      8707      8745         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5194      5181      8733      8729         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5182      5178      8700      8697         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5183      5191      8705      8702         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5208      5199      8710      8760         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5195      5190      8738      8726         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5177      5182      8710      8708         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5186      5209      8702      8700         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5198      5194      8635      5540         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5193      5181      5537      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5177      5176      5533      5498         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5186      5185      5495      5493         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5209      5214      5490      5569         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5195      5181      5553      5551         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 69.000000 69.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 68.000000 59.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 69.000000 70.000000 20.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 69.000000 69.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2781/64 = 43.453125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        58        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        20        19         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        16        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2625
min_bank_accesses = 0!
chip skew: 168/154 = 1.09
number of total write accesses:
dram[0]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 156
min_bank_accesses = 0!
chip skew: 11/5 = 2.20
average mf latency per bank:
dram[0]:        721       737       635       637    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        738       819       636       667    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       733       719       636    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        739       722       666       697    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       732       635       636    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        730       800       638       697    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        731       742       695       633    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        733       739       666       695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        721       729       636       637    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        801       678       637       712    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        723       750       634       636    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        750       713       707       671    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        730       720       633       634    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        763       791       638       728    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        741       741       705       637    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        740       722       714       634    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        654       652       649       658         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        659       655       658       655         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        650       655       646       649         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        657       650       650       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        655       656       653       653         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        655       661       663       656         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        648       655       656       648         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        664       650       651       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        654       661       657       652         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        665       646       655       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        661       670       649       650         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        659       655       652       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        663       646       649       654         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        665       652       657       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        652       655       651       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        653       658       655       648         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=5032 dram_eff=0.03537
bk0: 64a 215085i bk1: 64a 215075i bk2: 20a 215455i bk3: 20a 215417i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.156912
Bank_Level_Parallism_Col = 1.148379
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.052993
GrpLevelPara = 1.148379 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1428 
Wasted_Row = 0 
Idle = 214072 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1243 
rwq = 0 
CCDLc_limit_alone = 1243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00668126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=5549 dram_eff=0.03208
bk0: 64a 215088i bk1: 64a 215138i bk2: 20a 215441i bk3: 20a 215448i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.211604
Bank_Level_Parallism_Col = 1.202324
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.053999
GrpLevelPara = 1.202324 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1287 
Wasted_Row = 0 
Idle = 214213 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1151 
rwq = 0 
CCDLc_limit_alone = 1151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0065468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=5514 dram_eff=0.03228
bk0: 64a 215088i bk1: 64a 215136i bk2: 20a 215431i bk3: 20a 215408i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.138318
Bank_Level_Parallism_Col = 1.137953
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.036205
GrpLevelPara = 1.137953 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1427 
Wasted_Row = 0 
Idle = 214073 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1217 
rwq = 0 
CCDLc_limit_alone = 1217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00493792
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=5664 dram_eff=0.03143
bk0: 64a 215139i bk1: 64a 215160i bk2: 20a 215444i bk3: 20a 215420i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136184
Bank_Level_Parallism_Col = 1.131094
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.041502
GrpLevelPara = 1.131094 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1342 
Wasted_Row = 0 
Idle = 214158 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1123 
rwq = 0 
CCDLc_limit_alone = 1123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00512338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=5031 dram_eff=0.03538
bk0: 64a 215085i bk1: 64a 215032i bk2: 20a 215415i bk3: 20a 215414i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.200741
Bank_Level_Parallism_Col = 1.189239
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.051330
GrpLevelPara = 1.189239 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 214059 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1322 
rwq = 0 
CCDLc_limit_alone = 1322 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00636597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=4884 dram_eff=0.03645
bk0: 64a 215071i bk1: 64a 215135i bk2: 20a 215420i bk3: 20a 215417i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.247973
Bank_Level_Parallism_Col = 1.239513
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.039919
GrpLevelPara = 1.239513 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1302 
Wasted_Row = 0 
Idle = 214198 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1224 
rwq = 0 
CCDLc_limit_alone = 1224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00720982
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=4846 dram_eff=0.03673
bk0: 64a 215139i bk1: 64a 215088i bk2: 20a 215463i bk3: 20a 215440i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108312
Bank_Level_Parallism_Col = 1.107886
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.030284
GrpLevelPara = 1.107886 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1410 
Wasted_Row = 0 
Idle = 214090 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1156 
rwq = 0 
CCDLc_limit_alone = 1156 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00403379
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=168 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0008253
n_activity=4934 dram_eff=0.03608
bk0: 64a 215046i bk1: 64a 215086i bk2: 20a 215454i bk3: 20a 215436i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190567
Bank_Level_Parallism_Col = 1.189534
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.052967
GrpLevelPara = 1.189534 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1391 
Wasted_Row = 0 
Idle = 214109 

BW Util Bottlenecks: 
RCDc_limit = 386 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1258 
rwq = 0 
CCDLc_limit_alone = 1258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 168 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00534593
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215504 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0007882
n_activity=5255 dram_eff=0.03235
bk0: 64a 215139i bk1: 64a 215131i bk2: 16a 215436i bk3: 16a 215458i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.224519
Bank_Level_Parallism_Col = 1.211278
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.052106
GrpLevelPara = 1.211278 

BW Util details:
bwutil = 0.000788 
total_CMD = 215678 
util_bw = 170 
Wasted_Col = 1233 
Wasted_Row = 0 
Idle = 214275 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1106 
rwq = 0 
CCDLc_limit_alone = 1106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215504 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00652361
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215515 n_act=4 n_pre=0 n_ref_event=0 n_req=159 n_rd=154 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0007372
n_activity=4889 dram_eff=0.03252
bk0: 64a 215065i bk1: 58a 215174i bk2: 16a 215436i bk3: 16a 215429i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974843
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162500
Bank_Level_Parallism_Col = 1.149539
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.018445
GrpLevelPara = 1.149539 

BW Util details:
bwutil = 0.000737 
total_CMD = 215678 
util_bw = 159 
Wasted_Col = 1361 
Wasted_Row = 0 
Idle = 214158 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1162 
rwq = 0 
CCDLc_limit_alone = 1162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215515 
Read = 154 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 159 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000756 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00585595
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215504 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0007882
n_activity=5502 dram_eff=0.0309
bk0: 64a 215106i bk1: 64a 215095i bk2: 16a 215501i bk3: 16a 215462i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125819
Bank_Level_Parallism_Col = 1.122127
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045962
GrpLevelPara = 1.122127 

BW Util details:
bwutil = 0.000788 
total_CMD = 215678 
util_bw = 170 
Wasted_Col = 1356 
Wasted_Row = 0 
Idle = 214152 

BW Util Bottlenecks: 
RCDc_limit = 394 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1117 
rwq = 0 
CCDLc_limit_alone = 1117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215504 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00483128
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215504 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0007882
n_activity=5486 dram_eff=0.03099
bk0: 64a 215138i bk1: 64a 215086i bk2: 16a 215475i bk3: 16a 215486i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.076094
Bank_Level_Parallism_Col = 1.075604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.043837
GrpLevelPara = 1.075604 

BW Util details:
bwutil = 0.000788 
total_CMD = 215678 
util_bw = 170 
Wasted_Col = 1407 
Wasted_Row = 0 
Idle = 214101 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1113 
rwq = 0 
CCDLc_limit_alone = 1113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215504 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00497501
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215504 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0007882
n_activity=5238 dram_eff=0.03246
bk0: 64a 215067i bk1: 64a 215104i bk2: 16a 215487i bk3: 16a 215465i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.149673
Bank_Level_Parallism_Col = 1.133508
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.052356
GrpLevelPara = 1.133508 

BW Util details:
bwutil = 0.000788 
total_CMD = 215678 
util_bw = 170 
Wasted_Col = 1360 
Wasted_Row = 0 
Idle = 214148 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1139 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215504 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00456236
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215496 n_act=4 n_pre=0 n_ref_event=0 n_req=178 n_rd=167 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0008253
n_activity=5261 dram_eff=0.03383
bk0: 64a 215056i bk1: 64a 215120i bk2: 20a 215379i bk3: 19a 215450i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.976048
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.167906
Bank_Level_Parallism_Col = 1.142060
Bank_Level_Parallism_Ready = 1.005618
write_to_read_ratio_blp_rw_average = 0.042804
GrpLevelPara = 1.142060 

BW Util details:
bwutil = 0.000825 
total_CMD = 215678 
util_bw = 178 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 214064 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1244 
rwq = 0 
CCDLc_limit_alone = 1244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215496 
Read = 167 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 178 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000825 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00536912
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215504 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0007882
n_activity=4614 dram_eff=0.03684
bk0: 64a 215110i bk1: 64a 214989i bk2: 16a 215454i bk3: 16a 215458i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160670
Bank_Level_Parallism_Col = 1.160348
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.052828
GrpLevelPara = 1.160348 

BW Util details:
bwutil = 0.000788 
total_CMD = 215678 
util_bw = 170 
Wasted_Col = 1442 
Wasted_Row = 0 
Idle = 214066 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1263 
rwq = 0 
CCDLc_limit_alone = 1263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215504 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0065097
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=215678 n_nop=215504 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=160 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0007882
n_activity=5466 dram_eff=0.0311
bk0: 64a 215088i bk1: 64a 215058i bk2: 16a 215451i bk3: 16a 215478i bk4: 0a 215678i bk5: 0a 215678i bk6: 0a 215678i bk7: 0a 215678i bk8: 0a 215678i bk9: 0a 215678i bk10: 0a 215678i bk11: 0a 215678i bk12: 0a 215678i bk13: 0a 215678i bk14: 0a 215678i bk15: 0a 215678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126559
Bank_Level_Parallism_Col = 1.114856
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.051810
GrpLevelPara = 1.114856 

BW Util details:
bwutil = 0.000788 
total_CMD = 215678 
util_bw = 170 
Wasted_Col = 1434 
Wasted_Row = 0 
Idle = 214074 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1211 
rwq = 0 
CCDLc_limit_alone = 1211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 215678 
n_nop = 215504 
Read = 160 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000788 
Either_Row_CoL_Bus_Util = 0.000807 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0063057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 125, Miss = 89, Miss_rate = 0.712, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 119, Miss = 89, Miss_rate = 0.748, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 113, Miss = 89, Miss_rate = 0.788, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 118, Miss = 89, Miss_rate = 0.754, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 122, Miss = 89, Miss_rate = 0.730, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[12]: Access = 114, Miss = 89, Miss_rate = 0.781, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 117, Miss = 89, Miss_rate = 0.761, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 116, Miss = 89, Miss_rate = 0.767, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 121, Miss = 84, Miss_rate = 0.694, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 82, Miss = 75, Miss_rate = 0.915, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[24]: Access = 109, Miss = 85, Miss_rate = 0.780, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 85, Miss_rate = 0.773, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 121, Miss = 88, Miss_rate = 0.727, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 90, Miss_rate = 0.726, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 113, Miss = 85, Miss_rate = 0.752, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 111, Miss = 85, Miss_rate = 0.766, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 3640
L2_total_cache_misses = 2781
L2_total_cache_miss_rate = 0.7640
L2_total_cache_pending_hits = 123
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 123
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=3640
icnt_total_pkts_simt_to_mem=3640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3640
Req_Network_cycles = 36969
Req_Network_injected_packets_per_cycle =       0.0985 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0015
Req_Bank_Level_Parallism =       1.8705
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 3640
Reply_Network_cycles = 36969
Reply_Network_injected_packets_per_cycle =        0.0985
Reply_Network_conflicts_per_cycle =        0.0345
Reply_Network_conflicts_per_cycle_util =       0.6703
Reply_Bank_Level_Parallism =       1.9108
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0123
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 217704 (inst/sec)
gpgpu_simulation_rate = 9242 (cycle/sec)
gpgpu_silicon_slowdown = 129842x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
