// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pool (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_cin_V_V_dout,
        fifo_cin_V_V_empty_n,
        fifo_cin_V_V_read,
        fifo_config_in_V_V_dout,
        fifo_config_in_V_V_empty_n,
        fifo_config_in_V_V_read,
        fifo_cout_V_V_din,
        fifo_cout_V_V_full_n,
        fifo_cout_V_V_write,
        fifo_config_out_V_V_din,
        fifo_config_out_V_V_full_n,
        fifo_config_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_pp0_stage0 = 52'd70368744177664;
parameter    ap_ST_fsm_state49 = 52'd140737488355328;
parameter    ap_ST_fsm_state50 = 52'd281474976710656;
parameter    ap_ST_fsm_state51 = 52'd562949953421312;
parameter    ap_ST_fsm_state52 = 52'd1125899906842624;
parameter    ap_ST_fsm_state53 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_cin_V_V_dout;
input   fifo_cin_V_V_empty_n;
output   fifo_cin_V_V_read;
input  [191:0] fifo_config_in_V_V_dout;
input   fifo_config_in_V_V_empty_n;
output   fifo_config_in_V_V_read;
output  [255:0] fifo_cout_V_V_din;
input   fifo_cout_V_V_full_n;
output   fifo_cout_V_V_write;
output  [191:0] fifo_config_out_V_V_din;
input   fifo_config_out_V_V_full_n;
output   fifo_config_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_cin_V_V_read;
reg fifo_config_in_V_V_read;
reg[255:0] fifo_cout_V_V_din;
reg fifo_cout_V_V_write;
reg fifo_config_out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_cin_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] done1_reg_274;
reg    fifo_config_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [0:0] ap_phi_mux_done_phi_fu_220_p4;
wire   [0:0] ap_phi_mux_layer_start_phi_fu_208_p4;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg   [0:0] layer_start_reg_204;
reg    fifo_cout_V_V_blk_n;
reg    fifo_config_out_V_V_blk_n;
reg   [31:0] o_reg_239;
reg   [31:0] h_reg_251;
reg   [31:0] w_reg_263;
reg   [31:0] LAYER_BATCH_V_reg_984;
reg    ap_block_state4;
reg   [191:0] p_Val2_9_reg_989;
reg    ap_block_state10;
wire   [31:0] LAYER_IN_NUM_V_fu_342_p1;
reg   [31:0] LAYER_IN_NUM_V_reg_995;
reg   [31:0] LAYER_OUT_NUM_V_reg_1002;
reg   [31:0] LAYER_IN_H_V_reg_1007;
reg   [31:0] LAYER_IN_W_V_reg_1012;
reg   [31:0] STRIDE_V_reg_1017;
wire   [15:0] LAYER_IN_NUM_T_V_fu_386_p4;
reg   [15:0] LAYER_IN_NUM_T_V_reg_1024;
reg   [15:0] LAYER_OUT_NUM_T_V_reg_1030;
reg   [31:0] LAYER_IN_H_T_V_reg_1035;
reg   [31:0] LAYER_IN_W_T_V_reg_1042;
wire   [0:0] max_pool_fu_460_p2;
reg   [0:0] max_pool_reg_1049;
wire   [0:0] grp_fu_314_p3;
wire   [0:0] or_cond_37_fu_478_p2;
reg   [0:0] or_cond_37_reg_1057;
wire   [0:0] tmp_127_fu_484_p2;
wire   [32:0] ret_V_15_fu_498_p2;
reg   [32:0] ret_V_15_reg_1065;
wire   [0:0] tmp_126_fu_532_p2;
reg   [0:0] tmp_126_reg_1070;
wire   [32:0] ret_V_14_fu_546_p2;
reg   [32:0] ret_V_14_reg_1074;
wire   [0:0] tmp_129_fu_555_p2;
wire    ap_CS_fsm_state11;
reg   [12:0] ret_V_reg_1083;
wire   [31:0] grp_fu_560_p2;
reg   [31:0] ret_V_18_reg_1088;
wire    ap_CS_fsm_state46;
wire   [31:0] grp_fu_564_p2;
reg   [31:0] ret_V_19_reg_1093;
wire   [31:0] tmp_132_fu_577_p1;
reg   [31:0] tmp_132_reg_1098;
wire   [0:0] tmp_134_fu_586_p2;
reg   [0:0] tmp_134_reg_1103;
wire    ap_block_state47_pp0_stage0_iter0;
reg    ap_block_state48_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_done1_phi_fu_278_p4;
wire   [31:0] h_4_fu_591_p2;
reg   [31:0] h_4_reg_1110;
wire   [31:0] w_1_fu_597_p3;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] o_3_fu_641_p3;
wire   [31:0] h_2_fu_655_p3;
wire   [0:0] done1_3_fu_662_p2;
wire   [31:0] in_num_iter_fu_671_p2;
reg   [31:0] in_num_iter_reg_1136;
wire    ap_CS_fsm_state49;
wire   [31:0] in_h_iter_2_fu_677_p2;
reg   [31:0] in_h_iter_2_reg_1142;
wire   [31:0] in_w_iter_2_fu_682_p2;
reg   [31:0] in_w_iter_2_reg_1148;
wire   [31:0] out_num_iter_2_fu_690_p2;
reg   [31:0] out_num_iter_2_reg_1154;
wire   [0:0] tmp_131_fu_699_p2;
reg   [0:0] tmp_131_reg_1160;
wire    ap_CS_fsm_state50;
reg   [0:0] tmp_300_reg_1164;
wire   [0:0] tmp_137_fu_704_p2;
reg   [0:0] tmp_137_reg_1169;
wire    ap_CS_fsm_state52;
wire   [0:0] tmp_139_fu_708_p2;
reg   [0:0] tmp_139_reg_1176;
wire   [0:0] tmp_140_fu_712_p2;
reg   [0:0] tmp_140_reg_1182;
wire   [0:0] tmp_142_fu_716_p2;
reg   [0:0] tmp_142_reg_1188;
wire   [31:0] layer_iter_2_fu_720_p2;
reg   [31:0] layer_iter_2_reg_1194;
wire   [0:0] sel_tmp22_demorgan_fu_726_p2;
reg   [0:0] sel_tmp22_demorgan_reg_1200;
wire   [0:0] sel_tmp29_demorgan_fu_732_p2;
reg   [0:0] sel_tmp29_demorgan_reg_1206;
wire   [31:0] newSel13_fu_802_p3;
wire    ap_CS_fsm_state53;
wire   [31:0] newSel16_fu_825_p3;
wire   [31:0] newSel19_fu_848_p3;
wire   [31:0] newSel22_fu_871_p3;
wire   [31:0] newSel24_fu_886_p3;
wire   [0:0] layer_start_be_fu_932_p2;
wire   [0:0] done_be_fu_960_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state47;
wire    grp_maxpool_w2_fu_286_ap_start;
wire    grp_maxpool_w2_fu_286_ap_done;
wire    grp_maxpool_w2_fu_286_ap_idle;
wire    grp_maxpool_w2_fu_286_ap_ready;
wire    grp_maxpool_w2_fu_286_fifo_in_V_V_read;
wire   [255:0] grp_maxpool_w2_fu_286_fifo_out_V_V_din;
wire    grp_maxpool_w2_fu_286_fifo_out_V_V_write;
wire    grp_maxpool_w2_fu_286_max_en;
reg   [31:0] i_op_assign_reg_144;
reg    ap_block_state5;
reg   [31:0] out_num_iter_reg_156;
reg   [31:0] in_h_iter_reg_168;
reg   [31:0] in_w_iter_reg_180;
reg   [31:0] layer_iter_reg_192;
reg   [0:0] done_reg_216;
reg   [0:0] layer_start_1_reg_227;
reg    ap_predicate_op85_read_state6;
reg    ap_predicate_op86_write_state6;
reg    ap_block_state6;
reg   [31:0] ap_phi_mux_h_phi_fu_255_p4;
reg    grp_maxpool_w2_fu_286_ap_start_reg;
wire    ap_CS_fsm_state51;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state7;
reg    ap_block_state8;
reg    ap_block_state9;
reg    ap_block_pp0_stage0_01001;
reg   [191:0] tmp_V_fu_104;
reg   [191:0] tmp_V_33_fu_108;
reg   [191:0] tmp_V_34_fu_112;
reg   [191:0] grp_fu_314_p1;
wire   [0:0] tmp_297_fu_426_p3;
wire   [1:0] tmp_288_fu_442_p4;
wire   [2:0] tmp_122_fu_452_p3;
wire   [6:0] tmp_s_fu_434_p3;
wire   [0:0] tmp_123_fu_466_p2;
wire   [0:0] tmp_124_fu_472_p2;
wire   [32:0] lhs_V_fu_490_p1;
wire   [32:0] rhs_V_fu_494_p1;
wire   [2:0] tmp_299_fu_504_p1;
wire   [28:0] tmp_290_fu_514_p4;
wire   [2:0] tmp_289_fu_508_p2;
wire   [31:0] tmp_125_fu_524_p3;
wire   [32:0] lhs_V_3_fu_538_p1;
wire   [32:0] rhs_V_3_fu_542_p1;
wire   [32:0] tmp_128_fu_552_p1;
wire   [31:0] w_4_fu_580_p2;
wire   [31:0] o_5_fu_609_p2;
wire   [0:0] tmp_138_fu_615_p2;
wire   [0:0] tmp_135_fu_605_p2;
wire   [0:0] sel_tmp_fu_628_p2;
wire   [31:0] p_s_fu_620_p3;
wire   [31:0] sel_tmp1_fu_633_p3;
wire   [31:0] sel_tmp5_fu_648_p3;
wire   [31:0] tmp_136_fu_668_p1;
wire   [31:0] tmp_141_fu_687_p1;
wire   [32:0] tmp_130_fu_696_p1;
wire   [0:0] sel_tmp14_fu_742_p2;
wire   [0:0] sel_tmp16_fu_752_p2;
wire   [0:0] sel_tmp18_fu_762_p2;
wire   [0:0] sel_tmp19_fu_767_p2;
wire   [0:0] sel_tmp17_fu_757_p2;
wire   [0:0] sel_tmp15_fu_747_p2;
wire   [0:0] or_cond_fu_772_p2;
wire   [0:0] tmp_291_fu_783_p2;
wire   [0:0] or_cond3_fu_778_p2;
wire   [0:0] or_cond4_fu_796_p2;
wire   [31:0] newSel_fu_789_p3;
wire   [31:0] newSel14_fu_810_p3;
wire   [31:0] newSel15_fu_817_p3;
wire   [31:0] newSel17_fu_833_p3;
wire   [31:0] newSel18_fu_840_p3;
wire   [31:0] newSel20_fu_856_p3;
wire   [31:0] newSel21_fu_863_p3;
wire   [0:0] tmp_143_fu_738_p2;
wire   [31:0] newSel23_fu_879_p3;
wire   [0:0] tmp_140_not_fu_900_p2;
wire   [0:0] tmp_142_not_fu_910_p2;
wire   [0:0] not_sel_tmp_fu_905_p2;
wire   [0:0] not_sel_tmp5_fu_915_p2;
wire   [0:0] tmp131_fu_920_p2;
wire   [0:0] sel_tmp20_fu_894_p2;
wire   [0:0] sel_tmp21_fu_926_p2;
wire   [0:0] tmp_139_not_fu_938_p2;
wire   [0:0] not_sel_tmp6_fu_943_p2;
wire   [0:0] tmp133_fu_954_p2;
wire   [0:0] tmp132_fu_948_p2;
reg    grp_fu_560_ap_start;
wire    grp_fu_560_ap_done;
reg    grp_fu_564_ap_start;
wire    grp_fu_564_ap_done;
reg   [51:0] ap_NS_fsm;
reg    ap_predicate_op255_call_state51;
reg    ap_block_state51_on_subcall_done;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 52'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 grp_maxpool_w2_fu_286_ap_start_reg = 1'b0;
end

maxpool_w2 grp_maxpool_w2_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_maxpool_w2_fu_286_ap_start),
    .ap_done(grp_maxpool_w2_fu_286_ap_done),
    .ap_idle(grp_maxpool_w2_fu_286_ap_idle),
    .ap_ready(grp_maxpool_w2_fu_286_ap_ready),
    .fifo_in_V_V_dout(fifo_cin_V_V_dout),
    .fifo_in_V_V_empty_n(fifo_cin_V_V_empty_n),
    .fifo_in_V_V_read(grp_maxpool_w2_fu_286_fifo_in_V_V_read),
    .fifo_out_V_V_din(grp_maxpool_w2_fu_286_fifo_out_V_V_din),
    .fifo_out_V_V_full_n(fifo_cout_V_V_full_n),
    .fifo_out_V_V_write(grp_maxpool_w2_fu_286_fifo_out_V_V_write),
    .stride(STRIDE_V_reg_1017),
    .max_en(grp_maxpool_w2_fu_286_max_en),
    .layer_out_num_t(LAYER_IN_NUM_T_V_reg_1024),
    .layer_in_h_t(LAYER_IN_H_T_V_reg_1035),
    .layer_in_w_t(LAYER_IN_W_T_V_reg_1042)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U299(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_560_ap_start),
    .done(grp_fu_560_ap_done),
    .din0(LAYER_IN_W_T_V_reg_1042),
    .din1(STRIDE_V_reg_1017),
    .ce(1'b1),
    .dout(grp_fu_560_p2)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U300(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_564_ap_start),
    .done(grp_fu_564_ap_done),
    .din0(LAYER_IN_H_T_V_reg_1035),
    .din1(STRIDE_V_reg_1017),
    .ce(1'b1),
    .dout(grp_fu_564_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (ap_phi_mux_done_phi_fu_220_p4 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state47))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state46)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state47))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state47);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state46)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_maxpool_w2_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state50) & ((tmp_126_reg_1070 == 1'd1) | (tmp_131_fu_699_p2 == 1'd0)))) begin
            grp_maxpool_w2_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_maxpool_w2_fu_286_ap_ready == 1'b1)) begin
            grp_maxpool_w2_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        done1_reg_274 <= done1_3_fu_662_p2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        done1_reg_274 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        done_reg_216 <= done_be_fu_960_p2;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        done_reg_216 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        h_reg_251 <= h_2_fu_655_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        h_reg_251 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        i_op_assign_reg_144 <= newSel13_fu_802_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        i_op_assign_reg_144 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        in_h_iter_reg_168 <= newSel19_fu_848_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        in_h_iter_reg_168 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        in_w_iter_reg_180 <= newSel22_fu_871_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        in_w_iter_reg_180 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        layer_iter_reg_192 <= newSel24_fu_886_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        layer_iter_reg_192 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (ap_phi_mux_layer_start_phi_fu_208_p4 == 1'd0) & (done_reg_216 == 1'd0))) begin
        layer_start_1_reg_227 <= layer_start_reg_204;
    end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (layer_start_reg_204 == 1'd1))) begin
        layer_start_1_reg_227 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        layer_start_reg_204 <= layer_start_be_fu_932_p2;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        layer_start_reg_204 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        o_reg_239 <= o_3_fu_641_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        o_reg_239 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        out_num_iter_reg_156 <= newSel16_fu_825_p3;
    end else if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        out_num_iter_reg_156 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_done1_phi_fu_278_p4 == 1'd0))) begin
        w_reg_263 <= w_1_fu_597_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        w_reg_263 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        LAYER_BATCH_V_reg_984 <= {{fifo_config_in_V_V_dout[191:160]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10))) begin
        LAYER_IN_H_T_V_reg_1035 <= {{tmp_V_fu_104[127:96]}};
        LAYER_IN_H_V_reg_1007 <= {{tmp_V_34_fu_112[95:64]}};
        LAYER_IN_NUM_T_V_reg_1024 <= {{tmp_V_fu_104[79:64]}};
        LAYER_IN_NUM_V_reg_995 <= LAYER_IN_NUM_V_fu_342_p1;
        LAYER_IN_W_T_V_reg_1042 <= {{tmp_V_fu_104[159:128]}};
        LAYER_IN_W_V_reg_1012 <= {{tmp_V_34_fu_112[127:96]}};
        LAYER_OUT_NUM_T_V_reg_1030 <= {{tmp_V_fu_104[95:80]}};
        LAYER_OUT_NUM_V_reg_1002 <= {{tmp_V_34_fu_112[63:32]}};
        STRIDE_V_reg_1017 <= {{tmp_V_33_fu_108[191:160]}};
        max_pool_reg_1049 <= max_pool_fu_460_p2;
        p_Val2_9_reg_989 <= tmp_V_fu_104;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_phi_mux_done1_phi_fu_278_p4 == 1'd0))) begin
        h_4_reg_1110 <= h_4_fu_591_p2;
        tmp_134_reg_1103 <= tmp_134_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        in_h_iter_2_reg_1142 <= in_h_iter_2_fu_677_p2;
        in_num_iter_reg_1136 <= in_num_iter_fu_671_p2;
        in_w_iter_2_reg_1148 <= in_w_iter_2_fu_682_p2;
        out_num_iter_2_reg_1154 <= out_num_iter_2_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        layer_iter_2_reg_1194 <= layer_iter_2_fu_720_p2;
        sel_tmp22_demorgan_reg_1200 <= sel_tmp22_demorgan_fu_726_p2;
        sel_tmp29_demorgan_reg_1206 <= sel_tmp29_demorgan_fu_732_p2;
        tmp_137_reg_1169 <= tmp_137_fu_704_p2;
        tmp_139_reg_1176 <= tmp_139_fu_708_p2;
        tmp_140_reg_1182 <= tmp_140_fu_712_p2;
        tmp_142_reg_1188 <= tmp_142_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (grp_fu_314_p3 == 1'd0))) begin
        or_cond_37_reg_1057 <= or_cond_37_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (grp_fu_314_p3 == 1'd1) & (tmp_126_fu_532_p2 == 1'd0) & (max_pool_fu_460_p2 == 1'd0))) begin
        ret_V_14_reg_1074 <= ret_V_14_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (tmp_127_fu_484_p2 == 1'd1) & (or_cond_37_fu_478_p2 == 1'd0) & (grp_fu_314_p3 == 1'd0))) begin
        ret_V_15_reg_1065 <= ret_V_15_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        ret_V_18_reg_1088 <= grp_fu_560_p2;
        ret_V_19_reg_1093 <= grp_fu_564_p2;
        tmp_132_reg_1098[12 : 0] <= tmp_132_fu_577_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((or_cond_37_reg_1057 == 1'd1) | (tmp_129_fu_555_p2 == 1'd0)))) begin
        ret_V_reg_1083 <= {{p_Val2_9_reg_989[95:83]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (grp_fu_314_p3 == 1'd1))) begin
        tmp_126_reg_1070 <= tmp_126_fu_532_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (tmp_126_reg_1070 == 1'd0))) begin
        tmp_131_reg_1160 <= tmp_131_fu_699_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & ((tmp_126_reg_1070 == 1'd1) | (tmp_131_fu_699_p2 == 1'd0)))) begin
        tmp_300_reg_1164 <= grp_fu_314_p1[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)))) begin
        tmp_V_33_fu_108 <= fifo_config_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        tmp_V_34_fu_112 <= fifo_config_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_V_fu_104 <= fifo_config_in_V_V_dout;
    end
end

always @ (*) begin
    if ((ap_phi_mux_done1_phi_fu_278_p4 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state47 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state47 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (ap_phi_mux_done_phi_fu_220_p4 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        ap_phi_mux_done1_phi_fu_278_p4 = done1_3_fu_662_p2;
    end else begin
        ap_phi_mux_done1_phi_fu_278_p4 = done1_reg_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        ap_phi_mux_h_phi_fu_255_p4 = h_2_fu_655_p3;
    end else begin
        ap_phi_mux_h_phi_fu_255_p4 = h_reg_251;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (ap_phi_mux_done_phi_fu_220_p4 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        fifo_cin_V_V_blk_n = fifo_cin_V_V_empty_n;
    end else begin
        fifo_cin_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        fifo_cin_V_V_read = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state51) & ((tmp_126_reg_1070 == 1'd1) | ((tmp_131_reg_1160 == 1'd0) & (max_pool_reg_1049 == 1'd0))))) begin
        fifo_cin_V_V_read = grp_maxpool_w2_fu_286_fifo_in_V_V_read;
    end else begin
        fifo_cin_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state10) & (layer_start_reg_204 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (layer_start_reg_204 == 1'd1) & (done_reg_216 == 1'd0)))) begin
        fifo_config_in_V_V_blk_n = fifo_config_in_V_V_empty_n;
    end else begin
        fifo_config_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (layer_start_reg_204 == 1'd1)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (ap_predicate_op85_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifo_config_in_V_V_read = 1'b1;
    end else begin
        fifo_config_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state10) & (layer_start_reg_204 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (layer_start_reg_204 == 1'd1) & (done_reg_216 == 1'd0)))) begin
        fifo_config_out_V_V_blk_n = fifo_config_out_V_V_full_n;
    end else begin
        fifo_config_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | (~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (layer_start_reg_204 == 1'd1)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (ap_predicate_op86_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifo_config_out_V_V_write = 1'b1;
    end else begin
        fifo_config_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        fifo_cout_V_V_blk_n = fifo_cout_V_V_full_n;
    end else begin
        fifo_cout_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        fifo_cout_V_V_din = fifo_cin_V_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state51) & ((tmp_126_reg_1070 == 1'd1) | ((tmp_131_reg_1160 == 1'd0) & (max_pool_reg_1049 == 1'd0))))) begin
        fifo_cout_V_V_din = grp_maxpool_w2_fu_286_fifo_out_V_V_din;
    end else begin
        fifo_cout_V_V_din = grp_maxpool_w2_fu_286_fifo_out_V_V_din;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (done1_reg_274 == 1'd0))) begin
        fifo_cout_V_V_write = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state51) & ((tmp_126_reg_1070 == 1'd1) | ((tmp_131_reg_1160 == 1'd0) & (max_pool_reg_1049 == 1'd0))))) begin
        fifo_cout_V_V_write = grp_maxpool_w2_fu_286_fifo_out_V_V_write;
    end else begin
        fifo_cout_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_314_p1 = p_Val2_9_reg_989;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_314_p1 = tmp_V_fu_104;
    end else begin
        grp_fu_314_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((or_cond_37_reg_1057 == 1'd1) | (tmp_129_fu_555_p2 == 1'd0)))) begin
        grp_fu_560_ap_start = 1'b1;
    end else begin
        grp_fu_560_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((or_cond_37_reg_1057 == 1'd1) | (tmp_129_fu_555_p2 == 1'd0)))) begin
        grp_fu_564_ap_start = 1'b1;
    end else begin
        grp_fu_564_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (ap_phi_mux_done_phi_fu_220_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (ap_phi_mux_layer_start_phi_fu_208_p4 == 1'd0) & (done_reg_216 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state6) & (layer_start_reg_204 == 1'd1) & (done_reg_216 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (grp_fu_314_p3 == 1'd1) & (max_pool_fu_460_p2 == 1'd1) & (tmp_126_fu_532_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (((tmp_126_fu_532_p2 == 1'd1) & (grp_fu_314_p3 == 1'd1)) | ((grp_fu_314_p3 == 1'd1) & (max_pool_fu_460_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (tmp_127_fu_484_p2 == 1'd0) & (or_cond_37_fu_478_p2 == 1'd0) & (grp_fu_314_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if ((~(((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1))) & (1'b1 == ap_CS_fsm_state10) & (((or_cond_37_fu_478_p2 == 1'd1) & (grp_fu_314_p3 == 1'd0)) | ((tmp_127_fu_484_p2 == 1'd1) & (grp_fu_314_p3 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_129_fu_555_p2 == 1'd1) & (or_cond_37_reg_1057 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_done1_phi_fu_278_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_phi_mux_done1_phi_fu_278_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LAYER_IN_NUM_T_V_fu_386_p4 = {{tmp_V_fu_104[79:64]}};

assign LAYER_IN_NUM_V_fu_342_p1 = tmp_V_34_fu_112[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_cout_V_V_full_n == 1'b0) & (done1_reg_274 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (done1_reg_274 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_cout_V_V_full_n == 1'b0) & (done1_reg_274 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (done1_reg_274 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((fifo_cout_V_V_full_n == 1'b0) & (done1_reg_274 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (done1_reg_274 == 1'd0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10 = (((fifo_config_out_V_V_full_n == 1'b0) & (layer_start_reg_204 == 1'd1)) | ((fifo_config_in_V_V_empty_n == 1'b0) & (layer_start_reg_204 == 1'd1)));
end

always @ (*) begin
    ap_block_state2 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_block_state47_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state48_pp0_stage0_iter1 = (((fifo_cout_V_V_full_n == 1'b0) & (done1_reg_274 == 1'd0)) | ((fifo_cin_V_V_empty_n == 1'b0) & (done1_reg_274 == 1'd0)));
end

always @ (*) begin
    ap_block_state5 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state51_on_subcall_done = ((ap_predicate_op255_call_state51 == 1'b1) & (grp_maxpool_w2_fu_286_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state6 = (((ap_predicate_op86_write_state6 == 1'b1) & (fifo_config_out_V_V_full_n == 1'b0)) | ((ap_predicate_op85_read_state6 == 1'b1) & (fifo_config_in_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((fifo_config_out_V_V_full_n == 1'b0) | (fifo_config_in_V_V_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_done_phi_fu_220_p4 = done_reg_216;

assign ap_phi_mux_layer_start_phi_fu_208_p4 = layer_start_reg_204;

always @ (*) begin
    ap_predicate_op255_call_state51 = ((tmp_126_reg_1070 == 1'd1) | ((tmp_131_reg_1160 == 1'd0) & (max_pool_reg_1049 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op85_read_state6 = ((layer_start_reg_204 == 1'd1) & (done_reg_216 == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_write_state6 = ((layer_start_reg_204 == 1'd1) & (done_reg_216 == 1'd0));
end

assign done1_3_fu_662_p2 = (tmp_138_fu_615_p2 & sel_tmp_fu_628_p2);

assign done_be_fu_960_p2 = (tmp133_fu_954_p2 & tmp132_fu_948_p2);

assign fifo_config_out_V_V_din = fifo_config_in_V_V_dout;

assign grp_fu_314_p3 = grp_fu_314_p1[32'd5];

assign grp_maxpool_w2_fu_286_ap_start = grp_maxpool_w2_fu_286_ap_start_reg;

assign grp_maxpool_w2_fu_286_max_en = tmp_300_reg_1164;

assign h_2_fu_655_p3 = ((tmp_134_reg_1103[0:0] === 1'b1) ? sel_tmp5_fu_648_p3 : h_reg_251);

assign h_4_fu_591_p2 = (ap_phi_mux_h_phi_fu_255_p4 + 32'd1);

assign in_h_iter_2_fu_677_p2 = (in_h_iter_reg_168 + LAYER_IN_H_T_V_reg_1035);

assign in_num_iter_fu_671_p2 = (tmp_136_fu_668_p1 + i_op_assign_reg_144);

assign in_w_iter_2_fu_682_p2 = (in_w_iter_reg_180 + LAYER_IN_W_T_V_reg_1042);

assign layer_iter_2_fu_720_p2 = (layer_iter_reg_192 + 32'd1);

assign layer_start_be_fu_932_p2 = (sel_tmp21_fu_926_p2 | layer_start_1_reg_227);

assign lhs_V_3_fu_538_p1 = i_op_assign_reg_144;

assign lhs_V_fu_490_p1 = i_op_assign_reg_144;

assign max_pool_fu_460_p2 = ((tmp_122_fu_452_p3 == 3'd0) ? 1'b1 : 1'b0);

assign newSel13_fu_802_p3 = ((or_cond4_fu_796_p2[0:0] === 1'b1) ? newSel_fu_789_p3 : 32'd0);

assign newSel14_fu_810_p3 = ((sel_tmp19_fu_767_p2[0:0] === 1'b1) ? out_num_iter_2_reg_1154 : out_num_iter_reg_156);

assign newSel15_fu_817_p3 = ((or_cond_fu_772_p2[0:0] === 1'b1) ? newSel14_fu_810_p3 : out_num_iter_reg_156);

assign newSel16_fu_825_p3 = ((or_cond4_fu_796_p2[0:0] === 1'b1) ? newSel15_fu_817_p3 : 32'd0);

assign newSel17_fu_833_p3 = ((sel_tmp15_fu_747_p2[0:0] === 1'b1) ? in_h_iter_2_reg_1142 : in_h_iter_reg_168);

assign newSel18_fu_840_p3 = ((or_cond_fu_772_p2[0:0] === 1'b1) ? 32'd0 : newSel17_fu_833_p3);

assign newSel19_fu_848_p3 = ((or_cond4_fu_796_p2[0:0] === 1'b1) ? newSel18_fu_840_p3 : 32'd0);

assign newSel20_fu_856_p3 = ((sel_tmp19_fu_767_p2[0:0] === 1'b1) ? 32'd0 : in_w_iter_2_reg_1148);

assign newSel21_fu_863_p3 = ((or_cond_fu_772_p2[0:0] === 1'b1) ? newSel20_fu_856_p3 : in_w_iter_reg_180);

assign newSel22_fu_871_p3 = ((or_cond4_fu_796_p2[0:0] === 1'b1) ? newSel21_fu_863_p3 : 32'd0);

assign newSel23_fu_879_p3 = ((tmp_143_fu_738_p2[0:0] === 1'b1) ? 32'd0 : layer_iter_2_reg_1194);

assign newSel24_fu_886_p3 = ((or_cond4_fu_796_p2[0:0] === 1'b1) ? layer_iter_reg_192 : newSel23_fu_879_p3);

assign newSel_fu_789_p3 = ((tmp_291_fu_783_p2[0:0] === 1'b1) ? 32'd0 : in_num_iter_reg_1136);

assign not_sel_tmp5_fu_915_p2 = (tmp_142_not_fu_910_p2 | sel_tmp29_demorgan_reg_1206);

assign not_sel_tmp6_fu_943_p2 = (tmp_139_not_fu_938_p2 | tmp_137_reg_1169);

assign not_sel_tmp_fu_905_p2 = (tmp_140_not_fu_900_p2 | sel_tmp22_demorgan_reg_1200);

assign o_3_fu_641_p3 = ((tmp_134_reg_1103[0:0] === 1'b1) ? sel_tmp1_fu_633_p3 : o_reg_239);

assign o_5_fu_609_p2 = (o_reg_239 + 32'd1);

assign or_cond3_fu_778_p2 = (tmp_137_reg_1169 | sel_tmp15_fu_747_p2);

assign or_cond4_fu_796_p2 = (or_cond_fu_772_p2 | or_cond3_fu_778_p2);

assign or_cond_37_fu_478_p2 = (tmp_124_fu_472_p2 & tmp_123_fu_466_p2);

assign or_cond_fu_772_p2 = (sel_tmp19_fu_767_p2 | sel_tmp17_fu_757_p2);

assign out_num_iter_2_fu_690_p2 = (tmp_141_fu_687_p1 + out_num_iter_reg_156);

assign p_s_fu_620_p3 = ((tmp_138_fu_615_p2[0:0] === 1'b1) ? 32'd0 : o_5_fu_609_p2);

assign ret_V_14_fu_546_p2 = (lhs_V_3_fu_538_p1 + rhs_V_3_fu_542_p1);

assign ret_V_15_fu_498_p2 = (lhs_V_fu_490_p1 + rhs_V_fu_494_p1);

assign rhs_V_3_fu_542_p1 = LAYER_IN_NUM_T_V_fu_386_p4;

assign rhs_V_fu_494_p1 = LAYER_IN_NUM_T_V_fu_386_p4;

assign sel_tmp14_fu_742_p2 = (tmp_137_reg_1169 ^ 1'd1);

assign sel_tmp15_fu_747_p2 = (tmp_139_reg_1176 & sel_tmp14_fu_742_p2);

assign sel_tmp16_fu_752_p2 = (sel_tmp22_demorgan_reg_1200 ^ 1'd1);

assign sel_tmp17_fu_757_p2 = (tmp_140_reg_1182 & sel_tmp16_fu_752_p2);

assign sel_tmp18_fu_762_p2 = (sel_tmp29_demorgan_reg_1206 ^ 1'd1);

assign sel_tmp19_fu_767_p2 = (tmp_142_reg_1188 & sel_tmp18_fu_762_p2);

assign sel_tmp1_fu_633_p3 = ((sel_tmp_fu_628_p2[0:0] === 1'b1) ? p_s_fu_620_p3 : o_reg_239);

assign sel_tmp20_fu_894_p2 = (sel_tmp15_fu_747_p2 ^ sel_tmp14_fu_742_p2);

assign sel_tmp21_fu_926_p2 = (tmp131_fu_920_p2 & sel_tmp20_fu_894_p2);

assign sel_tmp22_demorgan_fu_726_p2 = (tmp_139_fu_708_p2 | tmp_137_fu_704_p2);

assign sel_tmp29_demorgan_fu_732_p2 = (tmp_140_fu_712_p2 | sel_tmp22_demorgan_fu_726_p2);

assign sel_tmp5_fu_648_p3 = ((sel_tmp_fu_628_p2[0:0] === 1'b1) ? 32'd0 : h_4_reg_1110);

assign sel_tmp_fu_628_p2 = (tmp_135_fu_605_p2 & tmp_134_reg_1103);

assign tmp131_fu_920_p2 = (not_sel_tmp_fu_905_p2 & not_sel_tmp5_fu_915_p2);

assign tmp132_fu_948_p2 = (tmp_143_fu_738_p2 & sel_tmp14_fu_742_p2);

assign tmp133_fu_954_p2 = (tmp131_fu_920_p2 & not_sel_tmp6_fu_943_p2);

assign tmp_122_fu_452_p3 = {{tmp_288_fu_442_p4}, {1'd0}};

assign tmp_123_fu_466_p2 = ((tmp_s_fu_434_p3 != 7'd0) ? 1'b1 : 1'b0);

assign tmp_124_fu_472_p2 = ((out_num_iter_reg_156 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_125_fu_524_p3 = {{tmp_290_fu_514_p4}, {tmp_289_fu_508_p2}};

assign tmp_126_fu_532_p2 = ((tmp_125_fu_524_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_127_fu_484_p2 = ((tmp_s_fu_434_p3 == 7'd0) ? 1'b1 : 1'b0);

assign tmp_128_fu_552_p1 = LAYER_IN_NUM_V_reg_995;

assign tmp_129_fu_555_p2 = ((ret_V_15_reg_1065 < tmp_128_fu_552_p1) ? 1'b1 : 1'b0);

assign tmp_130_fu_696_p1 = LAYER_IN_NUM_V_reg_995;

assign tmp_131_fu_699_p2 = ((ret_V_14_reg_1074 < tmp_130_fu_696_p1) ? 1'b1 : 1'b0);

assign tmp_132_fu_577_p1 = ret_V_reg_1083;

assign tmp_134_fu_586_p2 = ((w_4_fu_580_p2 == ret_V_18_reg_1088) ? 1'b1 : 1'b0);

assign tmp_135_fu_605_p2 = ((h_4_reg_1110 == ret_V_19_reg_1093) ? 1'b1 : 1'b0);

assign tmp_136_fu_668_p1 = LAYER_IN_NUM_T_V_reg_1024;

assign tmp_137_fu_704_p2 = ((in_num_iter_reg_1136 < LAYER_IN_NUM_V_reg_995) ? 1'b1 : 1'b0);

assign tmp_138_fu_615_p2 = ((o_5_fu_609_p2 == tmp_132_reg_1098) ? 1'b1 : 1'b0);

assign tmp_139_fu_708_p2 = ((in_h_iter_2_reg_1142 < LAYER_IN_H_V_reg_1007) ? 1'b1 : 1'b0);

assign tmp_139_not_fu_938_p2 = (tmp_139_reg_1176 ^ 1'd1);

assign tmp_140_fu_712_p2 = ((in_w_iter_2_reg_1148 < LAYER_IN_W_V_reg_1012) ? 1'b1 : 1'b0);

assign tmp_140_not_fu_900_p2 = (tmp_140_reg_1182 ^ 1'd1);

assign tmp_141_fu_687_p1 = LAYER_OUT_NUM_T_V_reg_1030;

assign tmp_142_fu_716_p2 = ((out_num_iter_2_reg_1154 < LAYER_OUT_NUM_V_reg_1002) ? 1'b1 : 1'b0);

assign tmp_142_not_fu_910_p2 = (tmp_142_reg_1188 ^ 1'd1);

assign tmp_143_fu_738_p2 = ((layer_iter_2_reg_1194 == LAYER_BATCH_V_reg_984) ? 1'b1 : 1'b0);

assign tmp_288_fu_442_p4 = {{tmp_V_fu_104[2:1]}};

assign tmp_289_fu_508_p2 = (tmp_299_fu_504_p1 | tmp_122_fu_452_p3);

assign tmp_290_fu_514_p4 = {{out_num_iter_reg_156[31:3]}};

assign tmp_291_fu_783_p2 = (sel_tmp15_fu_747_p2 | or_cond_fu_772_p2);

assign tmp_297_fu_426_p3 = tmp_V_fu_104[32'd6];

assign tmp_299_fu_504_p1 = out_num_iter_reg_156[2:0];

assign tmp_s_fu_434_p3 = {{tmp_297_fu_426_p3}, {6'd0}};

assign w_1_fu_597_p3 = ((tmp_134_fu_586_p2[0:0] === 1'b1) ? 32'd0 : w_4_fu_580_p2);

assign w_4_fu_580_p2 = (w_reg_263 + 32'd1);

always @ (posedge ap_clk) begin
    tmp_132_reg_1098[31:13] <= 19'b0000000000000000000;
end

endmodule //pool
