
BMSmain21.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000426  00800100  000085b8  0000864c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000085b8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000019c  00800526  00800526  00008a72  2**0
                  ALLOC
  3 .debug_aranges 000001a0  00000000  00000000  00008a72  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000012a9  00000000  00000000  00008c12  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000368a  00000000  00000000  00009ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ce1  00000000  00000000  0000d545  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003e17  00000000  00000000  0000e226  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000510  00000000  00000000  00012040  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000e89  00000000  00000000  00012550  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 d4 02 	jmp	0x5a8	; 0x5a8 <__vector_1>
       8:	0c 94 a9 02 	jmp	0x552	; 0x552 <__vector_2>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 19 02 	jmp	0x432	; 0x432 <__vector_9>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 07 03 	jmp	0x60e	; 0x60e <__vector_32>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	15 e0       	ldi	r17, 0x05	; 5
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e8 eb       	ldi	r30, 0xB8	; 184
      a8:	f5 e8       	ldi	r31, 0x85	; 133
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a6 32       	cpi	r26, 0x26	; 38
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	16 e0       	ldi	r17, 0x06	; 6
      bc:	a6 e2       	ldi	r26, 0x26	; 38
      be:	b5 e0       	ldi	r27, 0x05	; 5
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	a2 3c       	cpi	r26, 0xC2	; 194
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 b1 03 	call	0x762	; 0x762 <main>
      ce:	0c 94 da 42 	jmp	0x85b4	; 0x85b4 <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <done_every_second>:
//Variable holding number of performed measurements
unsigned char number_of_measurements = 0;


void done_every_second(void)
{
      d6:	df 93       	push	r29
      d8:	cf 93       	push	r28
      da:	cd b7       	in	r28, 0x3d	; 61
      dc:	de b7       	in	r29, 0x3e	; 62
      de:	29 97       	sbiw	r28, 0x09	; 9
      e0:	0f b6       	in	r0, 0x3f	; 63
      e2:	f8 94       	cli
      e4:	de bf       	out	0x3e, r29	; 62
      e6:	0f be       	out	0x3f, r0	; 63
      e8:	cd bf       	out	0x3d, r28	; 61
	unsigned int Idischarge_result;
	unsigned int Icharge_result;
	unsigned char safety_status = 0;
      ea:	1d 82       	std	Y+5, r1	; 0x05
	
	//collect new battery and cell data
	collect_ADC_values();
      ec:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
	number_of_measurements++;
      f0:	80 91 2a 05 	lds	r24, 0x052A
      f4:	8f 5f       	subi	r24, 0xFF	; 255
      f6:	80 93 2a 05 	sts	0x052A, r24
	
	//turn on CAN transceiver as it takes some time
	//for it to wake from sleep(better doing it now than using delays)
	PORTF &= ~(1<<PF3);
      fa:	a1 e3       	ldi	r26, 0x31	; 49
      fc:	b0 e0       	ldi	r27, 0x00	; 0
      fe:	e1 e3       	ldi	r30, 0x31	; 49
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	80 81       	ld	r24, Z
     104:	87 7f       	andi	r24, 0xF7	; 247
     106:	8c 93       	st	X, r24
	
	//if high measurement rate has been activated for the passed second
	//the average must be found, else result is equal to collected ADC values
	if(high_measurement_rate)
     108:	80 91 27 05 	lds	r24, 0x0527
     10c:	88 23       	and	r24, r24
     10e:	09 f4       	brne	.+2      	; 0x112 <done_every_second+0x3c>
     110:	45 c0       	rjmp	.+138    	; 0x19c <done_every_second+0xc6>
	{
		Idischarge_result = (Idischarge_sum + Idischarge)/number_of_measurements;
     112:	80 91 de 05 	lds	r24, 0x05DE
     116:	90 91 df 05 	lds	r25, 0x05DF
     11a:	9c 01       	movw	r18, r24
     11c:	40 e0       	ldi	r20, 0x00	; 0
     11e:	50 e0       	ldi	r21, 0x00	; 0
     120:	80 91 7d 05 	lds	r24, 0x057D
     124:	90 91 7e 05 	lds	r25, 0x057E
     128:	a0 91 7f 05 	lds	r26, 0x057F
     12c:	b0 91 80 05 	lds	r27, 0x0580
     130:	82 0f       	add	r24, r18
     132:	93 1f       	adc	r25, r19
     134:	a4 1f       	adc	r26, r20
     136:	b5 1f       	adc	r27, r21
     138:	20 91 2a 05 	lds	r18, 0x052A
     13c:	22 2f       	mov	r18, r18
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	40 e0       	ldi	r20, 0x00	; 0
     142:	50 e0       	ldi	r21, 0x00	; 0
     144:	bc 01       	movw	r22, r24
     146:	cd 01       	movw	r24, r26
     148:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
     14c:	da 01       	movw	r26, r20
     14e:	c9 01       	movw	r24, r18
     150:	99 87       	std	Y+9, r25	; 0x09
     152:	88 87       	std	Y+8, r24	; 0x08
		Icharge_result = (Icharge_sum + Icharge)/number_of_measurements;
     154:	80 91 6e 06 	lds	r24, 0x066E
     158:	90 91 6f 06 	lds	r25, 0x066F
     15c:	9c 01       	movw	r18, r24
     15e:	40 e0       	ldi	r20, 0x00	; 0
     160:	50 e0       	ldi	r21, 0x00	; 0
     162:	80 91 42 06 	lds	r24, 0x0642
     166:	90 91 43 06 	lds	r25, 0x0643
     16a:	a0 91 44 06 	lds	r26, 0x0644
     16e:	b0 91 45 06 	lds	r27, 0x0645
     172:	82 0f       	add	r24, r18
     174:	93 1f       	adc	r25, r19
     176:	a4 1f       	adc	r26, r20
     178:	b5 1f       	adc	r27, r21
     17a:	20 91 2a 05 	lds	r18, 0x052A
     17e:	22 2f       	mov	r18, r18
     180:	30 e0       	ldi	r19, 0x00	; 0
     182:	40 e0       	ldi	r20, 0x00	; 0
     184:	50 e0       	ldi	r21, 0x00	; 0
     186:	bc 01       	movw	r22, r24
     188:	cd 01       	movw	r24, r26
     18a:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
     18e:	da 01       	movw	r26, r20
     190:	c9 01       	movw	r24, r18
     192:	9f 83       	std	Y+7, r25	; 0x07
     194:	8e 83       	std	Y+6, r24	; 0x06
		clear_avr_arrays();
     196:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <clear_avr_arrays>
     19a:	0c c0       	rjmp	.+24     	; 0x1b4 <done_every_second+0xde>
	}
	
	else
	{
		Idischarge_result = Idischarge;
     19c:	80 91 de 05 	lds	r24, 0x05DE
     1a0:	90 91 df 05 	lds	r25, 0x05DF
     1a4:	99 87       	std	Y+9, r25	; 0x09
     1a6:	88 87       	std	Y+8, r24	; 0x08
		Icharge_result = Icharge;
     1a8:	80 91 6e 06 	lds	r24, 0x066E
     1ac:	90 91 6f 06 	lds	r25, 0x066F
     1b0:	9f 83       	std	Y+7, r25	; 0x07
     1b2:	8e 83       	std	Y+6, r24	; 0x06
	}
	number_of_measurements = 0;
     1b4:	10 92 2a 05 	sts	0x052A, r1
		uart_mini_printf ("\rIcharge = %u \r\n",Icharge_result);
		uart_mini_printf ("\rTbatt1 = %d \r\n",Tbatt[1]);
	}
	
	//Check if there is reason to increase measurement rate
	high_measurement_rate = increase_measurement_rate();
     1b8:	0e 94 74 15 	call	0x2ae8	; 0x2ae8 <increase_measurement_rate>
     1bc:	80 93 27 05 	sts	0x0527, r24
	
	//if there is reason for increasing measurement rate
	//there is also reason to check if safety limits has been exceeded
	if(high_measurement_rate)
     1c0:	80 91 27 05 	lds	r24, 0x0527
     1c4:	88 23       	and	r24, r24
     1c6:	49 f0       	breq	.+18     	; 0x1da <done_every_second+0x104>
	{
		safety_status = Safety_check();
     1c8:	0e 94 4e 16 	call	0x2c9c	; 0x2c9c <Safety_check>
     1cc:	8d 83       	std	Y+5, r24	; 0x05
		
		//if discharge current has changed dramatically there is foundation for IR calculation
		if(high_measurement_rate==6)
     1ce:	80 91 27 05 	lds	r24, 0x0527
     1d2:	86 30       	cpi	r24, 0x06	; 6
     1d4:	11 f4       	brne	.+4      	; 0x1da <done_every_second+0x104>
		{
			measure_IR_discharge();
     1d6:	0e 94 fe 1a 	call	0x35fc	; 0x35fc <measure_IR_discharge>
		}
	}
		
	//values used for comparison
	Idischarge_old = Idischarge_result;
     1da:	88 85       	ldd	r24, Y+8	; 0x08
     1dc:	99 85       	ldd	r25, Y+9	; 0x09
     1de:	90 93 a8 05 	sts	0x05A8, r25
     1e2:	80 93 a7 05 	sts	0x05A7, r24
	Icharge_old = Icharge_result;
     1e6:	8e 81       	ldd	r24, Y+6	; 0x06
     1e8:	9f 81       	ldd	r25, Y+7	; 0x07
     1ea:	90 93 1a 06 	sts	0x061A, r25
     1ee:	80 93 19 06 	sts	0x0619, r24
	for (int i=1;i<=Cell_count;i++)
     1f2:	81 e0       	ldi	r24, 0x01	; 1
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	9a 83       	std	Y+2, r25	; 0x02
     1f8:	89 83       	std	Y+1, r24	; 0x01
     1fa:	18 c0       	rjmp	.+48     	; 0x22c <done_every_second+0x156>
	{
		Vcell_old[i]=Vcell[i];
     1fc:	49 81       	ldd	r20, Y+1	; 0x01
     1fe:	5a 81       	ldd	r21, Y+2	; 0x02
     200:	89 81       	ldd	r24, Y+1	; 0x01
     202:	9a 81       	ldd	r25, Y+2	; 0x02
     204:	88 0f       	add	r24, r24
     206:	99 1f       	adc	r25, r25
     208:	fc 01       	movw	r30, r24
     20a:	e1 5e       	subi	r30, 0xE1	; 225
     20c:	f9 4f       	sbci	r31, 0xF9	; 249
     20e:	20 81       	ld	r18, Z
     210:	31 81       	ldd	r19, Z+1	; 0x01
     212:	ca 01       	movw	r24, r20
     214:	88 0f       	add	r24, r24
     216:	99 1f       	adc	r25, r25
     218:	fc 01       	movw	r30, r24
     21a:	ef 57       	subi	r30, 0x7F	; 127
     21c:	fa 4f       	sbci	r31, 0xFA	; 250
     21e:	31 83       	std	Z+1, r19	; 0x01
     220:	20 83       	st	Z, r18
	}
		
	//values used for comparison
	Idischarge_old = Idischarge_result;
	Icharge_old = Icharge_result;
	for (int i=1;i<=Cell_count;i++)
     222:	89 81       	ldd	r24, Y+1	; 0x01
     224:	9a 81       	ldd	r25, Y+2	; 0x02
     226:	01 96       	adiw	r24, 0x01	; 1
     228:	9a 83       	std	Y+2, r25	; 0x02
     22a:	89 83       	std	Y+1, r24	; 0x01
     22c:	89 81       	ldd	r24, Y+1	; 0x01
     22e:	9a 81       	ldd	r25, Y+2	; 0x02
     230:	87 30       	cpi	r24, 0x07	; 7
     232:	91 05       	cpc	r25, r1
     234:	1c f3       	brlt	.-58     	; 0x1fc <done_every_second+0x126>
	{
		Vcell_old[i]=Vcell[i];
	}
	
	//if 20Sec has passed it is time to do SOC calculations
	if(Soc_calc_counter == 20)
     236:	80 91 59 05 	lds	r24, 0x0559
     23a:	84 31       	cpi	r24, 0x14	; 20
     23c:	11 f4       	brne	.+4      	; 0x242 <done_every_second+0x16c>
	{
		CalculateSOC();		
     23e:	0e 94 a1 21 	call	0x4342	; 0x4342 <CalculateSOC>
	}
	//Increment SOC interval counter
	Soc_calc_counter++;
     242:	80 91 59 05 	lds	r24, 0x0559
     246:	8f 5f       	subi	r24, 0xFF	; 255
     248:	80 93 59 05 	sts	0x0559, r24
	
	//Charger has been connected, see if still connected, and act accordingly  
	if(charger_connected)
     24c:	80 91 26 05 	lds	r24, 0x0526
     250:	88 23       	and	r24, r24
     252:	09 f4       	brne	.+2      	; 0x256 <done_every_second+0x180>
     254:	57 c0       	rjmp	.+174    	; 0x304 <done_every_second+0x22e>
	{
		
		//Charger still connected
		if (Charger_sense)
     256:	e9 e2       	ldi	r30, 0x29	; 41
     258:	f0 e0       	ldi	r31, 0x00	; 0
     25a:	80 81       	ld	r24, Z
     25c:	88 2f       	mov	r24, r24
     25e:	90 e0       	ldi	r25, 0x00	; 0
     260:	82 70       	andi	r24, 0x02	; 2
     262:	90 70       	andi	r25, 0x00	; 0
     264:	00 97       	sbiw	r24, 0x00	; 0
     266:	61 f1       	breq	.+88     	; 0x2c0 <done_every_second+0x1ea>
		{
			//Set CAN status indicator bytes
			CANstate = 1;
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	80 93 15 06 	sts	0x0615, r24
			CANflags = 1;
     26e:	81 e0       	ldi	r24, 0x01	; 1
     270:	80 93 12 06 	sts	0x0612, r24
			//Is highests cell voltage above balancing threshold
			if(Vcell[get_HighestV_cell_no()] > BalanceThreshold && balance_counter==60)
     274:	0e 94 1a 14 	call	0x2834	; 0x2834 <get_HighestV_cell_no>
     278:	88 2f       	mov	r24, r24
     27a:	90 e0       	ldi	r25, 0x00	; 0
     27c:	88 0f       	add	r24, r24
     27e:	99 1f       	adc	r25, r25
     280:	fc 01       	movw	r30, r24
     282:	e1 5e       	subi	r30, 0xE1	; 225
     284:	f9 4f       	sbci	r31, 0xF9	; 249
     286:	80 81       	ld	r24, Z
     288:	91 81       	ldd	r25, Z+1	; 0x01
     28a:	2e e0       	ldi	r18, 0x0E	; 14
     28c:	89 3d       	cpi	r24, 0xD9	; 217
     28e:	92 07       	cpc	r25, r18
     290:	88 f0       	brcs	.+34     	; 0x2b4 <done_every_second+0x1de>
     292:	80 91 00 01 	lds	r24, 0x0100
     296:	8c 33       	cpi	r24, 0x3C	; 60
     298:	69 f4       	brne	.+26     	; 0x2b4 <done_every_second+0x1de>
			{
				//If IR analysis not done, do it
				if(IR_done == 0)
     29a:	80 91 28 05 	lds	r24, 0x0528
     29e:	88 23       	and	r24, r24
     2a0:	29 f4       	brne	.+10     	; 0x2ac <done_every_second+0x1d6>
				{
				//check IR to allow IR compensation
				measure_IR_Force_current_change();
     2a2:	0e 94 a6 1b 	call	0x374c	; 0x374c <measure_IR_Force_current_change>
				IR_done = 1;
     2a6:	81 e0       	ldi	r24, 0x01	; 1
     2a8:	80 93 28 05 	sts	0x0528, r24
				}
				//Perform balancing
				BalancingAnalysis();
     2ac:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <BalancingAnalysis>
				balance_counter=0;
     2b0:	10 92 00 01 	sts	0x0100, r1
			}
			balance_counter++;
     2b4:	80 91 00 01 	lds	r24, 0x0100
     2b8:	8f 5f       	subi	r24, 0xFF	; 255
     2ba:	80 93 00 01 	sts	0x0100, r24
     2be:	0b c0       	rjmp	.+22     	; 0x2d6 <done_every_second+0x200>
				
		//Charger was removed
		else
		{
			//turn off charging LED
			PORTE |= (1<<PE4);
     2c0:	ae e2       	ldi	r26, 0x2E	; 46
     2c2:	b0 e0       	ldi	r27, 0x00	; 0
     2c4:	ee e2       	ldi	r30, 0x2E	; 46
     2c6:	f0 e0       	ldi	r31, 0x00	; 0
     2c8:	80 81       	ld	r24, Z
     2ca:	80 61       	ori	r24, 0x10	; 16
     2cc:	8c 93       	st	X, r24
				
			//Reset charge indicator
			charger_connected = 0;
     2ce:	10 92 26 05 	sts	0x0526, r1
			IR_done = 0;
     2d2:	10 92 28 05 	sts	0x0528, r1
		}
		
		if(Testmode)
		uart_mini_printf("\r\n batt_isolated = %d \r\n",batt_isolated);
		//see if battery is Isolated as result of overvoltage
		if(batt_isolated==1)
     2d6:	80 91 18 06 	lds	r24, 0x0618
     2da:	81 30       	cpi	r24, 0x01	; 1
     2dc:	99 f4       	brne	.+38     	; 0x304 <done_every_second+0x22e>
		{
			//Has voltage decreased to safe level, if so reapply charger
			if(Vcell[get_HighestV_cell_no()] < (Vcell_max-40))
     2de:	0e 94 1a 14 	call	0x2834	; 0x2834 <get_HighestV_cell_no>
     2e2:	88 2f       	mov	r24, r24
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	88 0f       	add	r24, r24
     2e8:	99 1f       	adc	r25, r25
     2ea:	fc 01       	movw	r30, r24
     2ec:	e1 5e       	subi	r30, 0xE1	; 225
     2ee:	f9 4f       	sbci	r31, 0xF9	; 249
     2f0:	80 81       	ld	r24, Z
     2f2:	91 81       	ldd	r25, Z+1	; 0x01
     2f4:	20 e1       	ldi	r18, 0x10	; 16
     2f6:	86 33       	cpi	r24, 0x36	; 54
     2f8:	92 07       	cpc	r25, r18
     2fa:	20 f4       	brcc	.+8      	; 0x304 <done_every_second+0x22e>
			{
				Precharge_and_IsolationSwitch_close(1000);
     2fc:	88 ee       	ldi	r24, 0xE8	; 232
     2fe:	93 e0       	ldi	r25, 0x03	; 3
     300:	0e 94 ae 2e 	call	0x5d5c	; 0x5d5c <Precharge_and_IsolationSwitch_close>
			}
		}
	}	
	
	if (LogInterval_count == Log_Interval)
     304:	80 91 29 05 	lds	r24, 0x0529
     308:	85 30       	cpi	r24, 0x05	; 5
     30a:	21 f4       	brne	.+8      	; 0x314 <done_every_second+0x23e>
	{
		//Store data in external memory to create data log
		update_DataLog();
     30c:	0e 94 9a 28 	call	0x5134	; 0x5134 <update_DataLog>
		LogInterval_count = 0;
     310:	10 92 29 05 	sts	0x0529, r1
	}
	LogInterval_count++;
     314:	80 91 29 05 	lds	r24, 0x0529
     318:	8f 5f       	subi	r24, 0xFF	; 255
     31a:	80 93 29 05 	sts	0x0529, r24
		
	//Transmit CAN
	transmit_all_CAN_data();	
     31e:	0e 94 4e 12 	call	0x249c	; 0x249c <transmit_all_CAN_data>
	
	//Start ADC to enable collection of new values
	//at next interrupt
	start_ADC_conversion();
     322:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
}
     326:	29 96       	adiw	r28, 0x09	; 9
     328:	0f b6       	in	r0, 0x3f	; 63
     32a:	f8 94       	cli
     32c:	de bf       	out	0x3e, r29	; 62
     32e:	0f be       	out	0x3f, r0	; 63
     330:	cd bf       	out	0x3d, r28	; 61
     332:	cf 91       	pop	r28
     334:	df 91       	pop	r29
     336:	08 95       	ret

00000338 <done_every_200mS>:

//done every 200mS, but not when done_every_second function is called
void done_every_200mS(void)
{
     338:	df 93       	push	r29
     33a:	cf 93       	push	r28
     33c:	00 d0       	rcall	.+0      	; 0x33e <done_every_200mS+0x6>
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
	//is high measurement rate active?
	if(high_measurement_rate)
     342:	80 91 27 05 	lds	r24, 0x0527
     346:	88 23       	and	r24, r24
     348:	09 f4       	brne	.+2      	; 0x34c <done_every_200mS+0x14>
     34a:	6e c0       	rjmp	.+220    	; 0x428 <done_every_200mS+0xf0>
	{
		//Collect cell and battery data(conversion was started at last interrupt)
		collect_ADC_values();
     34c:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		Safety_check();
     350:	0e 94 4e 16 	call	0x2c9c	; 0x2c9c <Safety_check>
		for (int i=1;i<=Cell_count;i++)
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	9a 83       	std	Y+2, r25	; 0x02
     35a:	89 83       	std	Y+1, r24	; 0x01
     35c:	23 c0       	rjmp	.+70     	; 0x3a4 <done_every_200mS+0x6c>
		{
			Vcell_sum[i] += Vcell[i];
     35e:	49 81       	ldd	r20, Y+1	; 0x01
     360:	5a 81       	ldd	r21, Y+2	; 0x02
     362:	89 81       	ldd	r24, Y+1	; 0x01
     364:	9a 81       	ldd	r25, Y+2	; 0x02
     366:	88 0f       	add	r24, r24
     368:	99 1f       	adc	r25, r25
     36a:	fc 01       	movw	r30, r24
     36c:	e1 55       	subi	r30, 0x51	; 81
     36e:	fa 4f       	sbci	r31, 0xFA	; 250
     370:	20 81       	ld	r18, Z
     372:	31 81       	ldd	r19, Z+1	; 0x01
     374:	89 81       	ldd	r24, Y+1	; 0x01
     376:	9a 81       	ldd	r25, Y+2	; 0x02
     378:	88 0f       	add	r24, r24
     37a:	99 1f       	adc	r25, r25
     37c:	fc 01       	movw	r30, r24
     37e:	e1 5e       	subi	r30, 0xE1	; 225
     380:	f9 4f       	sbci	r31, 0xF9	; 249
     382:	80 81       	ld	r24, Z
     384:	91 81       	ldd	r25, Z+1	; 0x01
     386:	28 0f       	add	r18, r24
     388:	39 1f       	adc	r19, r25
     38a:	ca 01       	movw	r24, r20
     38c:	88 0f       	add	r24, r24
     38e:	99 1f       	adc	r25, r25
     390:	fc 01       	movw	r30, r24
     392:	e1 55       	subi	r30, 0x51	; 81
     394:	fa 4f       	sbci	r31, 0xFA	; 250
     396:	31 83       	std	Z+1, r19	; 0x01
     398:	20 83       	st	Z, r18
	if(high_measurement_rate)
	{
		//Collect cell and battery data(conversion was started at last interrupt)
		collect_ADC_values();
		Safety_check();
		for (int i=1;i<=Cell_count;i++)
     39a:	89 81       	ldd	r24, Y+1	; 0x01
     39c:	9a 81       	ldd	r25, Y+2	; 0x02
     39e:	01 96       	adiw	r24, 0x01	; 1
     3a0:	9a 83       	std	Y+2, r25	; 0x02
     3a2:	89 83       	std	Y+1, r24	; 0x01
     3a4:	89 81       	ldd	r24, Y+1	; 0x01
     3a6:	9a 81       	ldd	r25, Y+2	; 0x02
     3a8:	87 30       	cpi	r24, 0x07	; 7
     3aa:	91 05       	cpc	r25, r1
     3ac:	c4 f2       	brlt	.-80     	; 0x35e <done_every_200mS+0x26>
		{
			Vcell_sum[i] += Vcell[i];
		}
		Icharge_sum += Icharge;
     3ae:	80 91 6e 06 	lds	r24, 0x066E
     3b2:	90 91 6f 06 	lds	r25, 0x066F
     3b6:	9c 01       	movw	r18, r24
     3b8:	40 e0       	ldi	r20, 0x00	; 0
     3ba:	50 e0       	ldi	r21, 0x00	; 0
     3bc:	80 91 42 06 	lds	r24, 0x0642
     3c0:	90 91 43 06 	lds	r25, 0x0643
     3c4:	a0 91 44 06 	lds	r26, 0x0644
     3c8:	b0 91 45 06 	lds	r27, 0x0645
     3cc:	82 0f       	add	r24, r18
     3ce:	93 1f       	adc	r25, r19
     3d0:	a4 1f       	adc	r26, r20
     3d2:	b5 1f       	adc	r27, r21
     3d4:	80 93 42 06 	sts	0x0642, r24
     3d8:	90 93 43 06 	sts	0x0643, r25
     3dc:	a0 93 44 06 	sts	0x0644, r26
     3e0:	b0 93 45 06 	sts	0x0645, r27
		Idischarge_sum += Idischarge;
     3e4:	80 91 de 05 	lds	r24, 0x05DE
     3e8:	90 91 df 05 	lds	r25, 0x05DF
     3ec:	9c 01       	movw	r18, r24
     3ee:	40 e0       	ldi	r20, 0x00	; 0
     3f0:	50 e0       	ldi	r21, 0x00	; 0
     3f2:	80 91 7d 05 	lds	r24, 0x057D
     3f6:	90 91 7e 05 	lds	r25, 0x057E
     3fa:	a0 91 7f 05 	lds	r26, 0x057F
     3fe:	b0 91 80 05 	lds	r27, 0x0580
     402:	82 0f       	add	r24, r18
     404:	93 1f       	adc	r25, r19
     406:	a4 1f       	adc	r26, r20
     408:	b5 1f       	adc	r27, r21
     40a:	80 93 7d 05 	sts	0x057D, r24
     40e:	90 93 7e 05 	sts	0x057E, r25
     412:	a0 93 7f 05 	sts	0x057F, r26
     416:	b0 93 80 05 	sts	0x0580, r27
		number_of_measurements++;
     41a:	80 91 2a 05 	lds	r24, 0x052A
     41e:	8f 5f       	subi	r24, 0xFF	; 255
     420:	80 93 2a 05 	sts	0x052A, r24
		start_ADC_conversion();
     424:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
	}
}
     428:	0f 90       	pop	r0
     42a:	0f 90       	pop	r0
     42c:	cf 91       	pop	r28
     42e:	df 91       	pop	r29
     430:	08 95       	ret

00000432 <__vector_9>:

//Things to be done with specific time interval is called here
//This interrupt appears every 200mS
ISR(TIMER2_COMP_vect)
{
     432:	1f 92       	push	r1
     434:	0f 92       	push	r0
     436:	0f b6       	in	r0, 0x3f	; 63
     438:	0f 92       	push	r0
     43a:	00 90 5b 00 	lds	r0, 0x005B
     43e:	0f 92       	push	r0
     440:	11 24       	eor	r1, r1
     442:	2f 93       	push	r18
     444:	3f 93       	push	r19
     446:	4f 93       	push	r20
     448:	5f 93       	push	r21
     44a:	6f 93       	push	r22
     44c:	7f 93       	push	r23
     44e:	8f 93       	push	r24
     450:	9f 93       	push	r25
     452:	af 93       	push	r26
     454:	bf 93       	push	r27
     456:	ef 93       	push	r30
     458:	ff 93       	push	r31
     45a:	df 93       	push	r29
     45c:	cf 93       	push	r28
     45e:	cd b7       	in	r28, 0x3d	; 61
     460:	de b7       	in	r29, 0x3e	; 62
	//disable sleep to avoid unintended sleep or interrupts
	//CPU_disable_sleep();
	//write to interrupttimer register and check busy flag
	//before reentering sleep. This ensures that one Timer osc clock period
	//has passed, which is necesary for correct wake-up on next interrupt
	OCR2A = 50;
     462:	e3 eb       	ldi	r30, 0xB3	; 179
     464:	f0 e0       	ldi	r31, 0x00	; 0
     466:	82 e3       	ldi	r24, 0x32	; 50
     468:	80 83       	st	Z, r24
	__asm("cli");
     46a:	f8 94       	cli

	
	
	//Update mSec, Sec, Min, etc.
		rtc_milliseconds+=200;             //-- Increments milliseconds
     46c:	80 91 16 06 	lds	r24, 0x0616
     470:	90 91 17 06 	lds	r25, 0x0617
     474:	88 53       	subi	r24, 0x38	; 56
     476:	9f 4f       	sbci	r25, 0xFF	; 255
     478:	90 93 17 06 	sts	0x0617, r25
     47c:	80 93 16 06 	sts	0x0616, r24
		
		if (rtc_milliseconds == 1000)
     480:	80 91 16 06 	lds	r24, 0x0616
     484:	90 91 17 06 	lds	r25, 0x0617
     488:	23 e0       	ldi	r18, 0x03	; 3
     48a:	88 3e       	cpi	r24, 0xE8	; 232
     48c:	92 07       	cpc	r25, r18
     48e:	09 f0       	breq	.+2      	; 0x492 <__vector_9+0x60>
     490:	3f c0       	rjmp	.+126    	; 0x510 <__vector_9+0xde>
		{
			rtc_milliseconds = 0;
     492:	10 92 17 06 	sts	0x0617, r1
     496:	10 92 16 06 	sts	0x0616, r1
			rtc_seconds++;              //-- Increments seconds
     49a:	80 91 77 06 	lds	r24, 0x0677
     49e:	8f 5f       	subi	r24, 0xFF	; 255
     4a0:	80 93 77 06 	sts	0x0677, r24
			Fram_Sec++;
     4a4:	80 91 e0 05 	lds	r24, 0x05E0
     4a8:	90 91 e1 05 	lds	r25, 0x05E1
     4ac:	01 96       	adiw	r24, 0x01	; 1
     4ae:	90 93 e1 05 	sts	0x05E1, r25
     4b2:	80 93 e0 05 	sts	0x05E0, r24
			CAN_sec_tick++;
     4b6:	80 91 71 06 	lds	r24, 0x0671
     4ba:	90 91 72 06 	lds	r25, 0x0672
     4be:	01 96       	adiw	r24, 0x01	; 1
     4c0:	90 93 72 06 	sts	0x0672, r25
     4c4:	80 93 71 06 	sts	0x0671, r24
			//one second has passed since last CAN transmission
			//prepare data, check safety, and send via CAN
			done_every_second();
     4c8:	0e 94 6b 00 	call	0xd6	; 0xd6 <done_every_second>

			if (rtc_seconds == 60)
     4cc:	80 91 77 06 	lds	r24, 0x0677
     4d0:	8c 33       	cpi	r24, 0x3C	; 60
     4d2:	01 f5       	brne	.+64     	; 0x514 <__vector_9+0xe2>
			{
				rtc_seconds = 0;
     4d4:	10 92 77 06 	sts	0x0677, r1
				rtc_minutes++;          //-- Increments minutes
     4d8:	80 91 7c 05 	lds	r24, 0x057C
     4dc:	8f 5f       	subi	r24, 0xFF	; 255
     4de:	80 93 7c 05 	sts	0x057C, r24
				
				if (rtc_minutes == 60)
     4e2:	80 91 7c 05 	lds	r24, 0x057C
     4e6:	8c 33       	cpi	r24, 0x3C	; 60
     4e8:	a9 f4       	brne	.+42     	; 0x514 <__vector_9+0xe2>
				{
					rtc_minutes = 0;
     4ea:	10 92 7c 05 	sts	0x057C, r1
					rtc_hours++;        //-- Increments hours
     4ee:	80 91 70 06 	lds	r24, 0x0670
     4f2:	8f 5f       	subi	r24, 0xFF	; 255
     4f4:	80 93 70 06 	sts	0x0670, r24
			
					
					if (rtc_hours == 24)
     4f8:	80 91 70 06 	lds	r24, 0x0670
     4fc:	88 31       	cpi	r24, 0x18	; 24
     4fe:	51 f4       	brne	.+20     	; 0x514 <__vector_9+0xe2>
					{
						rtc_hours = 0;
     500:	10 92 70 06 	sts	0x0670, r1
						rtc_days++;     //-- Increments days
     504:	80 91 d1 05 	lds	r24, 0x05D1
     508:	8f 5f       	subi	r24, 0xFF	; 255
     50a:	80 93 d1 05 	sts	0x05D1, r24
     50e:	02 c0       	rjmp	.+4      	; 0x514 <__vector_9+0xe2>
				}
			}
		}
		else
		{
			done_every_200mS();
     510:	0e 94 9c 01 	call	0x338	; 0x338 <done_every_200mS>
		}
		
	//avoid missing next interrupt	
	while ( ASSR & (1<<OCR2UB))//--wait while busy
     514:	e6 eb       	ldi	r30, 0xB6	; 182
     516:	f0 e0       	ldi	r31, 0x00	; 0
     518:	80 81       	ld	r24, Z
     51a:	88 2f       	mov	r24, r24
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	82 70       	andi	r24, 0x02	; 2
     520:	90 70       	andi	r25, 0x00	; 0
     522:	00 97       	sbiw	r24, 0x00	; 0
     524:	b9 f7       	brne	.-18     	; 0x514 <__vector_9+0xe2>
	{}
}
     526:	cf 91       	pop	r28
     528:	df 91       	pop	r29
     52a:	ff 91       	pop	r31
     52c:	ef 91       	pop	r30
     52e:	bf 91       	pop	r27
     530:	af 91       	pop	r26
     532:	9f 91       	pop	r25
     534:	8f 91       	pop	r24
     536:	7f 91       	pop	r23
     538:	6f 91       	pop	r22
     53a:	5f 91       	pop	r21
     53c:	4f 91       	pop	r20
     53e:	3f 91       	pop	r19
     540:	2f 91       	pop	r18
     542:	0f 90       	pop	r0
     544:	00 92 5b 00 	sts	0x005B, r0
     548:	0f 90       	pop	r0
     54a:	0f be       	out	0x3f, r0	; 63
     54c:	0f 90       	pop	r0
     54e:	1f 90       	pop	r1
     550:	18 95       	reti

00000552 <__vector_2>:

//Executed when charger is connected
//furthermore it can wake up the BMS after deep sleep
ISR(INT1_vect)
{
     552:	1f 92       	push	r1
     554:	0f 92       	push	r0
     556:	0f b6       	in	r0, 0x3f	; 63
     558:	0f 92       	push	r0
     55a:	00 90 5b 00 	lds	r0, 0x005B
     55e:	0f 92       	push	r0
     560:	11 24       	eor	r1, r1
     562:	8f 93       	push	r24
     564:	af 93       	push	r26
     566:	bf 93       	push	r27
     568:	ef 93       	push	r30
     56a:	ff 93       	push	r31
     56c:	df 93       	push	r29
     56e:	cf 93       	push	r28
     570:	cd b7       	in	r28, 0x3d	; 61
     572:	de b7       	in	r29, 0x3e	; 62
	__asm("cli");
     574:	f8 94       	cli
	if(Testmode)
	{
		uart_mini_printf("\r\ncharger has been connected\r\n");	
	}
	//turn on charge LED indicator
	PORTE &= ~(1<<PE4);
     576:	ae e2       	ldi	r26, 0x2E	; 46
     578:	b0 e0       	ldi	r27, 0x00	; 0
     57a:	ee e2       	ldi	r30, 0x2E	; 46
     57c:	f0 e0       	ldi	r31, 0x00	; 0
     57e:	80 81       	ld	r24, Z
     580:	8f 7e       	andi	r24, 0xEF	; 239
     582:	8c 93       	st	X, r24
	charger_connected = 1;
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	80 93 26 05 	sts	0x0526, r24
	
}	
     58a:	cf 91       	pop	r28
     58c:	df 91       	pop	r29
     58e:	ff 91       	pop	r31
     590:	ef 91       	pop	r30
     592:	bf 91       	pop	r27
     594:	af 91       	pop	r26
     596:	8f 91       	pop	r24
     598:	0f 90       	pop	r0
     59a:	00 92 5b 00 	sts	0x005B, r0
     59e:	0f 90       	pop	r0
     5a0:	0f be       	out	0x3f, r0	; 63
     5a2:	0f 90       	pop	r0
     5a4:	1f 90       	pop	r1
     5a6:	18 95       	reti

000005a8 <__vector_1>:

//Executes when the front end detects an Fault or Alarm
ISR(INT0_vect)
{
     5a8:	1f 92       	push	r1
     5aa:	0f 92       	push	r0
     5ac:	0f b6       	in	r0, 0x3f	; 63
     5ae:	0f 92       	push	r0
     5b0:	00 90 5b 00 	lds	r0, 0x005B
     5b4:	0f 92       	push	r0
     5b6:	11 24       	eor	r1, r1
     5b8:	2f 93       	push	r18
     5ba:	3f 93       	push	r19
     5bc:	4f 93       	push	r20
     5be:	5f 93       	push	r21
     5c0:	6f 93       	push	r22
     5c2:	7f 93       	push	r23
     5c4:	8f 93       	push	r24
     5c6:	9f 93       	push	r25
     5c8:	af 93       	push	r26
     5ca:	bf 93       	push	r27
     5cc:	ef 93       	push	r30
     5ce:	ff 93       	push	r31
     5d0:	df 93       	push	r29
     5d2:	cf 93       	push	r28
     5d4:	cd b7       	in	r28, 0x3d	; 61
     5d6:	de b7       	in	r29, 0x3e	; 62
	__asm("cli");
     5d8:	f8 94       	cli
	handle_Alerts_and_Faults();
     5da:	0e 94 72 32 	call	0x64e4	; 0x64e4 <handle_Alerts_and_Faults>
	CANstate = 0;
     5de:	10 92 15 06 	sts	0x0615, r1
	if(Testmode)
	uart_mini_printf("\r\nFault: %u Alarm: %u\r\n",Faults[1],Alerts[1]);
}
     5e2:	cf 91       	pop	r28
     5e4:	df 91       	pop	r29
     5e6:	ff 91       	pop	r31
     5e8:	ef 91       	pop	r30
     5ea:	bf 91       	pop	r27
     5ec:	af 91       	pop	r26
     5ee:	9f 91       	pop	r25
     5f0:	8f 91       	pop	r24
     5f2:	7f 91       	pop	r23
     5f4:	6f 91       	pop	r22
     5f6:	5f 91       	pop	r21
     5f8:	4f 91       	pop	r20
     5fa:	3f 91       	pop	r19
     5fc:	2f 91       	pop	r18
     5fe:	0f 90       	pop	r0
     600:	00 92 5b 00 	sts	0x005B, r0
     604:	0f 90       	pop	r0
     606:	0f be       	out	0x3f, r0	; 63
     608:	0f 90       	pop	r0
     60a:	1f 90       	pop	r1
     60c:	18 95       	reti

0000060e <__vector_32>:

//Executes on UART RX complete
ISR(USART1_RX_vect)
{
     60e:	1f 92       	push	r1
     610:	0f 92       	push	r0
     612:	0f b6       	in	r0, 0x3f	; 63
     614:	0f 92       	push	r0
     616:	00 90 5b 00 	lds	r0, 0x005B
     61a:	0f 92       	push	r0
     61c:	11 24       	eor	r1, r1
     61e:	2f 93       	push	r18
     620:	3f 93       	push	r19
     622:	4f 93       	push	r20
     624:	5f 93       	push	r21
     626:	6f 93       	push	r22
     628:	7f 93       	push	r23
     62a:	8f 93       	push	r24
     62c:	9f 93       	push	r25
     62e:	af 93       	push	r26
     630:	bf 93       	push	r27
     632:	ef 93       	push	r30
     634:	ff 93       	push	r31
     636:	df 93       	push	r29
     638:	cf 93       	push	r28
     63a:	00 d0       	rcall	.+0      	; 0x63c <__vector_32+0x2e>
     63c:	cd b7       	in	r28, 0x3d	; 61
     63e:	de b7       	in	r29, 0x3e	; 62
	switch(uart_getchar())
     640:	0e 94 dc 3c 	call	0x79b8	; 0x79b8 <uart_getchar>
     644:	28 2f       	mov	r18, r24
     646:	30 e0       	ldi	r19, 0x00	; 0
     648:	3a 83       	std	Y+2, r19	; 0x02
     64a:	29 83       	std	Y+1, r18	; 0x01
     64c:	89 81       	ldd	r24, Y+1	; 0x01
     64e:	9a 81       	ldd	r25, Y+2	; 0x02
     650:	82 33       	cpi	r24, 0x32	; 50
     652:	91 05       	cpc	r25, r1
     654:	39 f1       	breq	.+78     	; 0x6a4 <__vector_32+0x96>
     656:	29 81       	ldd	r18, Y+1	; 0x01
     658:	3a 81       	ldd	r19, Y+2	; 0x02
     65a:	23 33       	cpi	r18, 0x33	; 51
     65c:	31 05       	cpc	r19, r1
     65e:	d9 f1       	breq	.+118    	; 0x6d6 <__vector_32+0xc8>
     660:	89 81       	ldd	r24, Y+1	; 0x01
     662:	9a 81       	ldd	r25, Y+2	; 0x02
     664:	81 33       	cpi	r24, 0x31	; 49
     666:	91 05       	cpc	r25, r1
     668:	09 f0       	breq	.+2      	; 0x66c <__vector_32+0x5e>
     66a:	57 c0       	rjmp	.+174    	; 0x71a <__vector_32+0x10c>
	{
		//Log request
		case '1':
			if(Fram_count)
     66c:	80 91 d6 05 	lds	r24, 0x05D6
     670:	90 91 d7 05 	lds	r25, 0x05D7
     674:	a0 91 d8 05 	lds	r26, 0x05D8
     678:	b0 91 d9 05 	lds	r27, 0x05D9
     67c:	00 97       	sbiw	r24, 0x00	; 0
     67e:	a1 05       	cpc	r26, r1
     680:	b1 05       	cpc	r27, r1
     682:	19 f0       	breq	.+6      	; 0x68a <__vector_32+0x7c>
			LogData_Transmit_to_USB();
     684:	0e 94 fd 28 	call	0x51fa	; 0x51fa <LogData_Transmit_to_USB>
     688:	54 c0       	rjmp	.+168    	; 0x732 <__vector_32+0x124>
			else
			uart_mini_printf("\r\nLog is empty\r\n");
     68a:	00 d0       	rcall	.+0      	; 0x68c <__vector_32+0x7e>
     68c:	ed b7       	in	r30, 0x3d	; 61
     68e:	fe b7       	in	r31, 0x3e	; 62
     690:	31 96       	adiw	r30, 0x01	; 1
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	91 e0       	ldi	r25, 0x01	; 1
     696:	91 83       	std	Z+1, r25	; 0x01
     698:	80 83       	st	Z, r24
     69a:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
     69e:	0f 90       	pop	r0
     6a0:	0f 90       	pop	r0
     6a2:	47 c0       	rjmp	.+142    	; 0x732 <__vector_32+0x124>
		break;
		//Reset Log
		case '2':
			Fram_count = 0;
     6a4:	10 92 d6 05 	sts	0x05D6, r1
     6a8:	10 92 d7 05 	sts	0x05D7, r1
     6ac:	10 92 d8 05 	sts	0x05D8, r1
     6b0:	10 92 d9 05 	sts	0x05D9, r1
			Fram_Sec = 0;
     6b4:	10 92 e1 05 	sts	0x05E1, r1
     6b8:	10 92 e0 05 	sts	0x05E0, r1
			uart_mini_printf("Log was cleared\r\n");
     6bc:	00 d0       	rcall	.+0      	; 0x6be <__vector_32+0xb0>
     6be:	ed b7       	in	r30, 0x3d	; 61
     6c0:	fe b7       	in	r31, 0x3e	; 62
     6c2:	31 96       	adiw	r30, 0x01	; 1
     6c4:	82 e1       	ldi	r24, 0x12	; 18
     6c6:	91 e0       	ldi	r25, 0x01	; 1
     6c8:	91 83       	std	Z+1, r25	; 0x01
     6ca:	80 83       	st	Z, r24
     6cc:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
     6d0:	0f 90       	pop	r0
     6d2:	0f 90       	pop	r0
     6d4:	2e c0       	rjmp	.+92     	; 0x732 <__vector_32+0x124>
		break;
		//Send log size
		case '3':
			uart_mini_printf("%u\r\n",Fram_count);
     6d6:	20 91 d6 05 	lds	r18, 0x05D6
     6da:	30 91 d7 05 	lds	r19, 0x05D7
     6de:	40 91 d8 05 	lds	r20, 0x05D8
     6e2:	50 91 d9 05 	lds	r21, 0x05D9
     6e6:	00 d0       	rcall	.+0      	; 0x6e8 <__vector_32+0xda>
     6e8:	00 d0       	rcall	.+0      	; 0x6ea <__vector_32+0xdc>
     6ea:	00 d0       	rcall	.+0      	; 0x6ec <__vector_32+0xde>
     6ec:	ed b7       	in	r30, 0x3d	; 61
     6ee:	fe b7       	in	r31, 0x3e	; 62
     6f0:	31 96       	adiw	r30, 0x01	; 1
     6f2:	84 e2       	ldi	r24, 0x24	; 36
     6f4:	91 e0       	ldi	r25, 0x01	; 1
     6f6:	91 83       	std	Z+1, r25	; 0x01
     6f8:	80 83       	st	Z, r24
     6fa:	22 83       	std	Z+2, r18	; 0x02
     6fc:	33 83       	std	Z+3, r19	; 0x03
     6fe:	44 83       	std	Z+4, r20	; 0x04
     700:	55 83       	std	Z+5, r21	; 0x05
     702:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
     706:	2d b7       	in	r18, 0x3d	; 61
     708:	3e b7       	in	r19, 0x3e	; 62
     70a:	2a 5f       	subi	r18, 0xFA	; 250
     70c:	3f 4f       	sbci	r19, 0xFF	; 255
     70e:	0f b6       	in	r0, 0x3f	; 63
     710:	f8 94       	cli
     712:	3e bf       	out	0x3e, r19	; 62
     714:	0f be       	out	0x3f, r0	; 63
     716:	2d bf       	out	0x3d, r18	; 61
     718:	0c c0       	rjmp	.+24     	; 0x732 <__vector_32+0x124>
		break;
		//return error to allow test of connection
		default:
			uart_mini_printf("Unknown request\r\n");
     71a:	00 d0       	rcall	.+0      	; 0x71c <__vector_32+0x10e>
     71c:	ed b7       	in	r30, 0x3d	; 61
     71e:	fe b7       	in	r31, 0x3e	; 62
     720:	31 96       	adiw	r30, 0x01	; 1
     722:	89 e2       	ldi	r24, 0x29	; 41
     724:	91 e0       	ldi	r25, 0x01	; 1
     726:	91 83       	std	Z+1, r25	; 0x01
     728:	80 83       	st	Z, r24
     72a:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
     72e:	0f 90       	pop	r0
     730:	0f 90       	pop	r0
		break;
	} 
}
     732:	0f 90       	pop	r0
     734:	0f 90       	pop	r0
     736:	cf 91       	pop	r28
     738:	df 91       	pop	r29
     73a:	ff 91       	pop	r31
     73c:	ef 91       	pop	r30
     73e:	bf 91       	pop	r27
     740:	af 91       	pop	r26
     742:	9f 91       	pop	r25
     744:	8f 91       	pop	r24
     746:	7f 91       	pop	r23
     748:	6f 91       	pop	r22
     74a:	5f 91       	pop	r21
     74c:	4f 91       	pop	r20
     74e:	3f 91       	pop	r19
     750:	2f 91       	pop	r18
     752:	0f 90       	pop	r0
     754:	00 92 5b 00 	sts	0x005B, r0
     758:	0f 90       	pop	r0
     75a:	0f be       	out	0x3f, r0	; 63
     75c:	0f 90       	pop	r0
     75e:	1f 90       	pop	r1
     760:	18 95       	reti

00000762 <main>:

void main(void)
{
     762:	df 93       	push	r29
     764:	cf 93       	push	r28
     766:	00 d0       	rcall	.+0      	; 0x768 <main+0x6>
     768:	cd b7       	in	r28, 0x3d	; 61
     76a:	de b7       	in	r29, 0x3e	; 62
	__asm("cli");
     76c:	f8 94       	cli
	// Init UART
	// Init UART-1 at baudrate: 38400, data bits: 8, stop bit: 1
	Uart_select(UART_1);
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	80 93 c0 06 	sts	0x06C0, r24
	uart_init(CONF_8BIT_NOPAR_1STOP,38400);
     774:	83 e0       	ldi	r24, 0x03	; 3
     776:	40 e0       	ldi	r20, 0x00	; 0
     778:	56 e9       	ldi	r21, 0x96	; 150
     77a:	60 e0       	ldi	r22, 0x00	; 0
     77c:	70 e0       	ldi	r23, 0x00	; 0
     77e:	0e 94 9d 3b 	call	0x773a	; 0x773a <uart_init>
	//enable RX interrupt
	UCSR1B |=0b10000000;
     782:	a9 ec       	ldi	r26, 0xC9	; 201
     784:	b0 e0       	ldi	r27, 0x00	; 0
     786:	e9 ec       	ldi	r30, 0xC9	; 201
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	80 68       	ori	r24, 0x80	; 128
     78e:	8c 93       	st	X, r24
	
	//turn on LED to show user the BMS was turned on
	DDRE |= (1<<PE4);
     790:	ad e2       	ldi	r26, 0x2D	; 45
     792:	b0 e0       	ldi	r27, 0x00	; 0
     794:	ed e2       	ldi	r30, 0x2D	; 45
     796:	f0 e0       	ldi	r31, 0x00	; 0
     798:	80 81       	ld	r24, Z
     79a:	80 61       	ori	r24, 0x10	; 16
     79c:	8c 93       	st	X, r24
	PORTE &= ~(1<<PE4);
     79e:	ae e2       	ldi	r26, 0x2E	; 46
     7a0:	b0 e0       	ldi	r27, 0x00	; 0
     7a2:	ee e2       	ldi	r30, 0x2E	; 46
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	80 81       	ld	r24, Z
     7a8:	8f 7e       	andi	r24, 0xEF	; 239
     7aa:	8c 93       	st	X, r24
	
	//init frontend: Establish SPI connection look for number of extension modules, Address modules
	init_frontend();
     7ac:	0e 94 13 2d 	call	0x5a26	; 0x5a26 <init_frontend>
	
	//Clear arrays and variables used for Cell Analysis
	clear_avr_arrays();
     7b0:	0e 94 8a 1f 	call	0x3f14	; 0x3f14 <clear_avr_arrays>
	Idischarge_sum_SOC = 0;
     7b4:	10 92 ab 05 	sts	0x05AB, r1
     7b8:	10 92 ac 05 	sts	0x05AC, r1
     7bc:	10 92 ad 05 	sts	0x05AD, r1
     7c0:	10 92 ae 05 	sts	0x05AE, r1
	Icharge_sum_SOC = 0;
     7c4:	10 92 d2 05 	sts	0x05D2, r1
     7c8:	10 92 d3 05 	sts	0x05D3, r1
     7cc:	10 92 d4 05 	sts	0x05D4, r1
     7d0:	10 92 d5 05 	sts	0x05D5, r1
	Soc_calc_counter = 20;
     7d4:	84 e1       	ldi	r24, 0x14	; 20
     7d6:	80 93 59 05 	sts	0x0559, r24
	//Setup F-ram (puts the ic to sleep after init, so wake up before use)
	FRAM_init();
     7da:	0e 94 7a 24 	call	0x48f4	; 0x48f4 <FRAM_init>
	
	//Setup timer as Real Time Counter with external osc.
	CAN_sec_tick = 0;
     7de:	10 92 72 06 	sts	0x0672, r1
     7e2:	10 92 71 06 	sts	0x0671, r1
	rtc_init_internal();
     7e6:	0e 94 f8 36 	call	0x6df0	; 0x6df0 <rtc_init_internal>
	
	//ensure IR is 0 before measurement is performed
		for (int i=1;i<=Cell_count;i++)
     7ea:	81 e0       	ldi	r24, 0x01	; 1
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	9a 83       	std	Y+2, r25	; 0x02
     7f0:	89 83       	std	Y+1, r24	; 0x01
     7f2:	0e c0       	rjmp	.+28     	; 0x810 <main+0xae>
		{
			IRcell[i]=0;
     7f4:	89 81       	ldd	r24, Y+1	; 0x01
     7f6:	9a 81       	ldd	r25, Y+2	; 0x02
     7f8:	88 0f       	add	r24, r24
     7fa:	99 1f       	adc	r25, r25
     7fc:	fc 01       	movw	r30, r24
     7fe:	e6 5a       	subi	r30, 0xA6	; 166
     800:	fa 4f       	sbci	r31, 0xFA	; 250
     802:	11 82       	std	Z+1, r1	; 0x01
     804:	10 82       	st	Z, r1
	//Setup timer as Real Time Counter with external osc.
	CAN_sec_tick = 0;
	rtc_init_internal();
	
	//ensure IR is 0 before measurement is performed
		for (int i=1;i<=Cell_count;i++)
     806:	89 81       	ldd	r24, Y+1	; 0x01
     808:	9a 81       	ldd	r25, Y+2	; 0x02
     80a:	01 96       	adiw	r24, 0x01	; 1
     80c:	9a 83       	std	Y+2, r25	; 0x02
     80e:	89 83       	std	Y+1, r24	; 0x01
     810:	89 81       	ldd	r24, Y+1	; 0x01
     812:	9a 81       	ldd	r25, Y+2	; 0x02
     814:	87 30       	cpi	r24, 0x07	; 7
     816:	91 05       	cpc	r25, r1
     818:	6c f3       	brlt	.-38     	; 0x7f4 <main+0x92>
		{
			IRcell[i]=0;
		}
		
	//Clear Power on Reset error etc. in frontend
	Clear_Alerts_and_Faults();
     81a:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
	Collect_Alerts_and_Faults ();
     81e:	0e 94 55 31 	call	0x62aa	; 0x62aa <Collect_Alerts_and_Faults>
	uart_mini_printf ("\r\n Alerts and faults: %u and %u \r\n",Alerts[1],Faults[1]);
     822:	80 91 74 06 	lds	r24, 0x0674
     826:	48 2f       	mov	r20, r24
     828:	50 e0       	ldi	r21, 0x00	; 0
     82a:	80 91 1c 06 	lds	r24, 0x061C
     82e:	28 2f       	mov	r18, r24
     830:	30 e0       	ldi	r19, 0x00	; 0
     832:	00 d0       	rcall	.+0      	; 0x834 <main+0xd2>
     834:	00 d0       	rcall	.+0      	; 0x836 <main+0xd4>
     836:	00 d0       	rcall	.+0      	; 0x838 <main+0xd6>
     838:	ed b7       	in	r30, 0x3d	; 61
     83a:	fe b7       	in	r31, 0x3e	; 62
     83c:	31 96       	adiw	r30, 0x01	; 1
     83e:	8b e3       	ldi	r24, 0x3B	; 59
     840:	91 e0       	ldi	r25, 0x01	; 1
     842:	91 83       	std	Z+1, r25	; 0x01
     844:	80 83       	st	Z, r24
     846:	53 83       	std	Z+3, r21	; 0x03
     848:	42 83       	std	Z+2, r20	; 0x02
     84a:	35 83       	std	Z+5, r19	; 0x05
     84c:	24 83       	std	Z+4, r18	; 0x04
     84e:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
     852:	8d b7       	in	r24, 0x3d	; 61
     854:	9e b7       	in	r25, 0x3e	; 62
     856:	06 96       	adiw	r24, 0x06	; 6
     858:	0f b6       	in	r0, 0x3f	; 63
     85a:	f8 94       	cli
     85c:	9e bf       	out	0x3e, r25	; 62
     85e:	0f be       	out	0x3f, r0	; 63
     860:	8d bf       	out	0x3d, r24	; 61
	
	
	
	//Close the isolation switch
	Precharge_and_IsolationSwitch_close(1000);
     862:	88 ee       	ldi	r24, 0xE8	; 232
     864:	93 e0       	ldi	r25, 0x03	; 3
     866:	0e 94 ae 2e 	call	0x5d5c	; 0x5d5c <Precharge_and_IsolationSwitch_close>
	
	//Set CAN state bytes
	CANstate = 2;
     86a:	82 e0       	ldi	r24, 0x02	; 2
     86c:	80 93 15 06 	sts	0x0615, r24
	CANflags = 2;
     870:	82 e0       	ldi	r24, 0x02	; 2
     872:	80 93 12 06 	sts	0x0612, r24
	
	//turn off LED
	PORTE |= (1<<PE4);
     876:	ae e2       	ldi	r26, 0x2E	; 46
     878:	b0 e0       	ldi	r27, 0x00	; 0
     87a:	ee e2       	ldi	r30, 0x2E	; 46
     87c:	f0 e0       	ldi	r31, 0x00	; 0
     87e:	80 81       	ld	r24, Z
     880:	80 61       	ori	r24, 0x10	; 16
     882:	8c 93       	st	X, r24
	
	//Init CAN
	DDRF |= (1<<PF3);
     884:	a0 e3       	ldi	r26, 0x30	; 48
     886:	b0 e0       	ldi	r27, 0x00	; 0
     888:	e0 e3       	ldi	r30, 0x30	; 48
     88a:	f0 e0       	ldi	r31, 0x00	; 0
     88c:	80 81       	ld	r24, Z
     88e:	88 60       	ori	r24, 0x08	; 8
     890:	8c 93       	st	X, r24
	CAN_PORT_DIR &= ~(1<<CAN_INPUT_PIN );
     892:	aa e2       	ldi	r26, 0x2A	; 42
     894:	b0 e0       	ldi	r27, 0x00	; 0
     896:	ea e2       	ldi	r30, 0x2A	; 42
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	80 81       	ld	r24, Z
     89c:	8f 7b       	andi	r24, 0xBF	; 191
     89e:	8c 93       	st	X, r24
	CAN_PORT_DIR &= ~(1<<CAN_OUTPUT_PIN);
     8a0:	aa e2       	ldi	r26, 0x2A	; 42
     8a2:	b0 e0       	ldi	r27, 0x00	; 0
     8a4:	ea e2       	ldi	r30, 0x2A	; 42
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	80 81       	ld	r24, Z
     8aa:	8f 7d       	andi	r24, 0xDF	; 223
     8ac:	8c 93       	st	X, r24
	CAN_PORT_OUT |=  (1<<CAN_INPUT_PIN );
     8ae:	ab e2       	ldi	r26, 0x2B	; 43
     8b0:	b0 e0       	ldi	r27, 0x00	; 0
     8b2:	eb e2       	ldi	r30, 0x2B	; 43
     8b4:	f0 e0       	ldi	r31, 0x00	; 0
     8b6:	80 81       	ld	r24, Z
     8b8:	80 64       	ori	r24, 0x40	; 64
     8ba:	8c 93       	st	X, r24
	CAN_PORT_OUT |=  (1<<CAN_OUTPUT_PIN);
     8bc:	ab e2       	ldi	r26, 0x2B	; 43
     8be:	b0 e0       	ldi	r27, 0x00	; 0
     8c0:	eb e2       	ldi	r30, 0x2B	; 43
     8c2:	f0 e0       	ldi	r31, 0x00	; 0
     8c4:	80 81       	ld	r24, Z
     8c6:	80 62       	ori	r24, 0x20	; 32
     8c8:	8c 93       	st	X, r24
	can_fixed_baudrate(125); //parameter not used
     8ca:	8d e7       	ldi	r24, 0x7D	; 125
     8cc:	0e 94 b8 07 	call	0xf70	; 0xf70 <can_fixed_baudrate>
	can_clear_all_mob(); 
     8d0:	0e 94 94 04 	call	0x928	; 0x928 <can_clear_all_mob>
	while(1)
	{	
		//balance_cell(1,0b00000001);				
		//Go back to sleep right after interrupt routine has been executed
		//If usb connected go to IDLE only to allow wakeup on UART interrupt
		if(USB_sense)
     8d4:	e9 e2       	ldi	r30, 0x29	; 41
     8d6:	f0 e0       	ldi	r31, 0x00	; 0
     8d8:	80 81       	ld	r24, Z
     8da:	88 2f       	mov	r24, r24
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	80 71       	andi	r24, 0x10	; 16
     8e0:	90 70       	andi	r25, 0x00	; 0
     8e2:	00 97       	sbiw	r24, 0x00	; 0
     8e4:	41 f4       	brne	.+16     	; 0x8f6 <main+0x194>
		{
			set_sleep_mode(SLEEP_MODE_IDLE);
     8e6:	a3 e5       	ldi	r26, 0x53	; 83
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	e3 e5       	ldi	r30, 0x53	; 83
     8ec:	f0 e0       	ldi	r31, 0x00	; 0
     8ee:	80 81       	ld	r24, Z
     8f0:	81 7f       	andi	r24, 0xF1	; 241
     8f2:	8c 93       	st	X, r24
     8f4:	08 c0       	rjmp	.+16     	; 0x906 <main+0x1a4>
		}
		else 
		{
			set_sleep_mode(SLEEP_MODE_PWR_SAVE);
     8f6:	a3 e5       	ldi	r26, 0x53	; 83
     8f8:	b0 e0       	ldi	r27, 0x00	; 0
     8fa:	e3 e5       	ldi	r30, 0x53	; 83
     8fc:	f0 e0       	ldi	r31, 0x00	; 0
     8fe:	80 81       	ld	r24, Z
     900:	81 7f       	andi	r24, 0xF1	; 241
     902:	86 60       	ori	r24, 0x06	; 6
     904:	8c 93       	st	X, r24
		}
		sleep_enable();
     906:	a3 e5       	ldi	r26, 0x53	; 83
     908:	b0 e0       	ldi	r27, 0x00	; 0
     90a:	e3 e5       	ldi	r30, 0x53	; 83
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	80 81       	ld	r24, Z
     910:	81 60       	ori	r24, 0x01	; 1
     912:	8c 93       	st	X, r24
		__asm("sei");
     914:	78 94       	sei
		sleep_cpu();
     916:	88 95       	sleep
		//this line is executed right after interrupt routine at wake-up 
		sleep_disable();
     918:	a3 e5       	ldi	r26, 0x53	; 83
     91a:	b0 e0       	ldi	r27, 0x00	; 0
     91c:	e3 e5       	ldi	r30, 0x53	; 83
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	80 81       	ld	r24, Z
     922:	8e 7f       	andi	r24, 0xFE	; 254
     924:	8c 93       	st	X, r24
     926:	d6 cf       	rjmp	.-84     	; 0x8d4 <main+0x172>

00000928 <can_clear_all_mob>:
//! @param none
//!
//! @return none
//------------------------------------------------------------------------------
void can_clear_all_mob(void)
{
     928:	df 93       	push	r29
     92a:	cf 93       	push	r28
     92c:	00 d0       	rcall	.+0      	; 0x92e <can_clear_all_mob+0x6>
     92e:	0f 92       	push	r0
     930:	cd b7       	in	r28, 0x3d	; 61
     932:	de b7       	in	r29, 0x3e	; 62
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     934:	1b 82       	std	Y+3, r1	; 0x03
     936:	1b c0       	rjmp	.+54     	; 0x96e <can_clear_all_mob+0x46>
    {
        CANPAGE = (mob_number << 4);    //! Page index
     938:	ed ee       	ldi	r30, 0xED	; 237
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	8b 81       	ldd	r24, Y+3	; 0x03
     93e:	82 95       	swap	r24
     940:	80 7f       	andi	r24, 0xF0	; 240
     942:	80 83       	st	Z, r24
        Can_clear_mob();                //! All MOb Registers=0
     944:	8e ee       	ldi	r24, 0xEE	; 238
     946:	90 e0       	ldi	r25, 0x00	; 0
     948:	9a 83       	std	Y+2, r25	; 0x02
     94a:	89 83       	std	Y+1, r24	; 0x01
     94c:	08 c0       	rjmp	.+16     	; 0x95e <can_clear_all_mob+0x36>
     94e:	e9 81       	ldd	r30, Y+1	; 0x01
     950:	fa 81       	ldd	r31, Y+2	; 0x02
     952:	10 82       	st	Z, r1
     954:	89 81       	ldd	r24, Y+1	; 0x01
     956:	9a 81       	ldd	r25, Y+2	; 0x02
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	9a 83       	std	Y+2, r25	; 0x02
     95c:	89 83       	std	Y+1, r24	; 0x01
     95e:	89 81       	ldd	r24, Y+1	; 0x01
     960:	9a 81       	ldd	r25, Y+2	; 0x02
     962:	88 3f       	cpi	r24, 0xF8	; 248
     964:	91 05       	cpc	r25, r1
     966:	98 f3       	brcs	.-26     	; 0x94e <can_clear_all_mob+0x26>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     968:	8b 81       	ldd	r24, Y+3	; 0x03
     96a:	8f 5f       	subi	r24, 0xFF	; 255
     96c:	8b 83       	std	Y+3, r24	; 0x03
     96e:	8b 81       	ldd	r24, Y+3	; 0x03
     970:	8f 30       	cpi	r24, 0x0F	; 15
     972:	10 f3       	brcs	.-60     	; 0x938 <can_clear_all_mob+0x10>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     974:	0f 90       	pop	r0
     976:	0f 90       	pop	r0
     978:	0f 90       	pop	r0
     97a:	cf 91       	pop	r28
     97c:	df 91       	pop	r29
     97e:	08 95       	ret

00000980 <can_get_mob_free>:
//! @return Handle of MOb.
//!          - MOb[0] upto MOb[LAST_MOB_NB]
//!          - 0xFF if no MOb
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
     980:	df 93       	push	r29
     982:	cf 93       	push	r28
     984:	00 d0       	rcall	.+0      	; 0x986 <can_get_mob_free+0x6>
     986:	0f 92       	push	r0
     988:	cd b7       	in	r28, 0x3d	; 61
     98a:	de b7       	in	r29, 0x3e	; 62
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     98c:	ed ee       	ldi	r30, 0xED	; 237
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	80 81       	ld	r24, Z
     992:	89 83       	std	Y+1, r24	; 0x01
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     994:	1a 82       	std	Y+2, r1	; 0x02
     996:	19 c0       	rjmp	.+50     	; 0x9ca <can_get_mob_free+0x4a>
    {
        Can_set_mob(mob_number);
     998:	ed ee       	ldi	r30, 0xED	; 237
     99a:	f0 e0       	ldi	r31, 0x00	; 0
     99c:	8a 81       	ldd	r24, Y+2	; 0x02
     99e:	82 95       	swap	r24
     9a0:	80 7f       	andi	r24, 0xF0	; 240
     9a2:	80 83       	st	Z, r24
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     9a4:	ef ee       	ldi	r30, 0xEF	; 239
     9a6:	f0 e0       	ldi	r31, 0x00	; 0
     9a8:	80 81       	ld	r24, Z
     9aa:	88 2f       	mov	r24, r24
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	80 7c       	andi	r24, 0xC0	; 192
     9b0:	90 70       	andi	r25, 0x00	; 0
     9b2:	00 97       	sbiw	r24, 0x00	; 0
     9b4:	39 f4       	brne	.+14     	; 0x9c4 <can_get_mob_free+0x44>
        {
            CANPAGE = page_saved;
     9b6:	ed ee       	ldi	r30, 0xED	; 237
     9b8:	f0 e0       	ldi	r31, 0x00	; 0
     9ba:	89 81       	ldd	r24, Y+1	; 0x01
     9bc:	80 83       	st	Z, r24
            return (mob_number);
     9be:	8a 81       	ldd	r24, Y+2	; 0x02
     9c0:	8b 83       	std	Y+3, r24	; 0x03
     9c2:	0c c0       	rjmp	.+24     	; 0x9dc <can_get_mob_free+0x5c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     9c4:	8a 81       	ldd	r24, Y+2	; 0x02
     9c6:	8f 5f       	subi	r24, 0xFF	; 255
     9c8:	8a 83       	std	Y+2, r24	; 0x02
     9ca:	8a 81       	ldd	r24, Y+2	; 0x02
     9cc:	8f 30       	cpi	r24, 0x0F	; 15
     9ce:	20 f3       	brcs	.-56     	; 0x998 <can_get_mob_free+0x18>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     9d0:	ed ee       	ldi	r30, 0xED	; 237
     9d2:	f0 e0       	ldi	r31, 0x00	; 0
     9d4:	89 81       	ldd	r24, Y+1	; 0x01
     9d6:	80 83       	st	Z, r24
    return (NO_MOB);
     9d8:	8f ef       	ldi	r24, 0xFF	; 255
     9da:	8b 83       	std	Y+3, r24	; 0x03
     9dc:	8b 81       	ldd	r24, Y+3	; 0x03
}
     9de:	0f 90       	pop	r0
     9e0:	0f 90       	pop	r0
     9e2:	0f 90       	pop	r0
     9e4:	cf 91       	pop	r28
     9e6:	df 91       	pop	r29
     9e8:	08 95       	ret

000009ea <can_get_mob_status>:
//!          -  MOB_CRC_ERROR
//!          -  MOB_STUFF_ERROR
//!          -  MOB_BIT_ERROR
//------------------------------------------------------------------------------
U8 can_get_mob_status(void)
{
     9ea:	df 93       	push	r29
     9ec:	cf 93       	push	r28
     9ee:	00 d0       	rcall	.+0      	; 0x9f0 <can_get_mob_status+0x6>
     9f0:	0f 92       	push	r0
     9f2:	cd b7       	in	r28, 0x3d	; 61
     9f4:	de b7       	in	r29, 0x3e	; 62
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     9f6:	ef ee       	ldi	r30, 0xEF	; 239
     9f8:	f0 e0       	ldi	r31, 0x00	; 0
     9fa:	80 81       	ld	r24, Z
     9fc:	88 2f       	mov	r24, r24
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	80 7c       	andi	r24, 0xC0	; 192
     a02:	90 70       	andi	r25, 0x00	; 0
     a04:	00 97       	sbiw	r24, 0x00	; 0
     a06:	19 f4       	brne	.+6      	; 0xa0e <can_get_mob_status+0x24>
     a08:	8f ef       	ldi	r24, 0xFF	; 255
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	1d c0       	rjmp	.+58     	; 0xa48 <can_get_mob_status+0x5e>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     a0e:	ee ee       	ldi	r30, 0xEE	; 238
     a10:	f0 e0       	ldi	r31, 0x00	; 0
     a12:	80 81       	ld	r24, Z
     a14:	89 83       	std	Y+1, r24	; 0x01

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     a16:	89 81       	ldd	r24, Y+1	; 0x01
     a18:	80 7e       	andi	r24, 0xE0	; 224
     a1a:	8a 83       	std	Y+2, r24	; 0x02
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     a1c:	8a 81       	ldd	r24, Y+2	; 0x02
     a1e:	80 32       	cpi	r24, 0x20	; 32
     a20:	31 f0       	breq	.+12     	; 0xa2e <can_get_mob_status+0x44>
     a22:	8a 81       	ldd	r24, Y+2	; 0x02
     a24:	80 34       	cpi	r24, 0x40	; 64
     a26:	19 f0       	breq	.+6      	; 0xa2e <can_get_mob_status+0x44>
     a28:	8a 81       	ldd	r24, Y+2	; 0x02
     a2a:	80 3a       	cpi	r24, 0xA0	; 160
     a2c:	19 f4       	brne	.+6      	; 0xa34 <can_get_mob_status+0x4a>
         (mob_status==MOB_TX_COMPLETED) ||   \
         (mob_status==MOB_RX_COMPLETED_DLCW) ) { return(mob_status); }
     a2e:	8a 81       	ldd	r24, Y+2	; 0x02
     a30:	8b 83       	std	Y+3, r24	; 0x03
     a32:	0a c0       	rjmp	.+20     	; 0xa48 <can_get_mob_status+0x5e>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     a34:	89 81       	ldd	r24, Y+1	; 0x01
     a36:	8f 71       	andi	r24, 0x1F	; 31
     a38:	8a 83       	std	Y+2, r24	; 0x02
    if (mob_status != 0) { return(mob_status); }
     a3a:	8a 81       	ldd	r24, Y+2	; 0x02
     a3c:	88 23       	and	r24, r24
     a3e:	19 f0       	breq	.+6      	; 0xa46 <can_get_mob_status+0x5c>
     a40:	8a 81       	ldd	r24, Y+2	; 0x02
     a42:	8b 83       	std	Y+3, r24	; 0x03
     a44:	01 c0       	rjmp	.+2      	; 0xa48 <can_get_mob_status+0x5e>

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
     a46:	1b 82       	std	Y+3, r1	; 0x03
     a48:	8b 81       	ldd	r24, Y+3	; 0x03
}
     a4a:	0f 90       	pop	r0
     a4c:	0f 90       	pop	r0
     a4e:	0f 90       	pop	r0
     a50:	cf 91       	pop	r28
     a52:	df 91       	pop	r29
     a54:	08 95       	ret

00000a56 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     a56:	df 93       	push	r29
     a58:	cf 93       	push	r28
     a5a:	00 d0       	rcall	.+0      	; 0xa5c <can_get_data+0x6>
     a5c:	0f 92       	push	r0
     a5e:	cd b7       	in	r28, 0x3d	; 61
     a60:	de b7       	in	r29, 0x3e	; 62
     a62:	9b 83       	std	Y+3, r25	; 0x03
     a64:	8a 83       	std	Y+2, r24	; 0x02
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a66:	19 82       	std	Y+1, r1	; 0x01
     a68:	0f c0       	rjmp	.+30     	; 0xa88 <can_get_data+0x32>
    {
        *(p_can_message_data + data_index) = CANMSG;
     a6a:	89 81       	ldd	r24, Y+1	; 0x01
     a6c:	28 2f       	mov	r18, r24
     a6e:	30 e0       	ldi	r19, 0x00	; 0
     a70:	8a 81       	ldd	r24, Y+2	; 0x02
     a72:	9b 81       	ldd	r25, Y+3	; 0x03
     a74:	dc 01       	movw	r26, r24
     a76:	a2 0f       	add	r26, r18
     a78:	b3 1f       	adc	r27, r19
     a7a:	ea ef       	ldi	r30, 0xFA	; 250
     a7c:	f0 e0       	ldi	r31, 0x00	; 0
     a7e:	80 81       	ld	r24, Z
     a80:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     a82:	89 81       	ldd	r24, Y+1	; 0x01
     a84:	8f 5f       	subi	r24, 0xFF	; 255
     a86:	89 83       	std	Y+1, r24	; 0x01
     a88:	89 81       	ldd	r24, Y+1	; 0x01
     a8a:	28 2f       	mov	r18, r24
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	ef ee       	ldi	r30, 0xEF	; 239
     a90:	f0 e0       	ldi	r31, 0x00	; 0
     a92:	80 81       	ld	r24, Z
     a94:	88 2f       	mov	r24, r24
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	8f 70       	andi	r24, 0x0F	; 15
     a9a:	90 70       	andi	r25, 0x00	; 0
     a9c:	28 17       	cp	r18, r24
     a9e:	39 07       	cpc	r19, r25
     aa0:	24 f3       	brlt	.-56     	; 0xa6a <can_get_data+0x14>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     aa2:	0f 90       	pop	r0
     aa4:	0f 90       	pop	r0
     aa6:	0f 90       	pop	r0
     aa8:	cf 91       	pop	r28
     aaa:	df 91       	pop	r29
     aac:	08 95       	ret

00000aae <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     aae:	df 93       	push	r29
     ab0:	cf 93       	push	r28
     ab2:	cd b7       	in	r28, 0x3d	; 61
     ab4:	de b7       	in	r29, 0x3e	; 62
     ab6:	68 97       	sbiw	r28, 0x18	; 24
     ab8:	0f b6       	in	r0, 0x3f	; 63
     aba:	f8 94       	cli
     abc:	de bf       	out	0x3e, r29	; 62
     abe:	0f be       	out	0x3f, r0	; 63
     ac0:	cd bf       	out	0x3d, r28	; 61
     ac2:	8a 8b       	std	Y+18, r24	; 0x12
    U8  u8_temp0;                               //! Temporary variable
    U8  brp, prs, ntq, phs1, phs2;              //! Bit timing segment variables
    U8  phs1_inc;                               //! Computing needed
    U8  bt_not_found, wait_for_rx, evaluate;    //! Keys for "while()" loops
    U8  try_conf;                               //! Key for configurate CAN
    U8  ovrtim_flag=0;                          //! Timer overflow count
     ac4:	1e 82       	std	Y+6, r1	; 0x06
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     ac6:	18 86       	std	Y+8, r1	; 0x08
     ac8:	88 85       	ldd	r24, Y+8	; 0x08
     aca:	8b 87       	std	Y+11, r24	; 0x0b
    bt_performed = 0;
     acc:	1b 82       	std	Y+3, r1	; 0x03
    conf_index = 0;
     ace:	1d 82       	std	Y+5, r1	; 0x05
     ad0:	1c 82       	std	Y+4, r1	; 0x04
    bt_not_found = 1;
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	8a 87       	std	Y+10, r24	; 0x0a

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     ad6:	8a 89       	ldd	r24, Y+18	; 0x12
     ad8:	88 23       	and	r24, r24
     ada:	a9 f4       	brne	.+42     	; 0xb06 <can_auto_baudrate+0x58>
    {
        brp  = BRP_MIN;
     adc:	81 e0       	ldi	r24, 0x01	; 1
     ade:	88 8b       	std	Y+16, r24	; 0x10
        ntq  = NTQ_MIN;
     ae0:	88 e0       	ldi	r24, 0x08	; 8
     ae2:	8e 87       	std	Y+14, r24	; 0x0e
        phs1 = PHS1_MIN;
     ae4:	82 e0       	ldi	r24, 0x02	; 2
     ae6:	8d 87       	std	Y+13, r24	; 0x0d
        phs2 = PHS2_MIN;
     ae8:	82 e0       	ldi	r24, 0x02	; 2
     aea:	8c 87       	std	Y+12, r24	; 0x0c
        prs  = ntq - ( phs1 + phs2 + 1 );
     aec:	9d 85       	ldd	r25, Y+13	; 0x0d
     aee:	8c 85       	ldd	r24, Y+12	; 0x0c
     af0:	89 0f       	add	r24, r25
     af2:	98 2f       	mov	r25, r24
     af4:	90 95       	com	r25
     af6:	8e 85       	ldd	r24, Y+14	; 0x0e
     af8:	89 0f       	add	r24, r25
     afa:	8f 87       	std	Y+15, r24	; 0x0f
        try_conf = 1;       //! Try this configuration
     afc:	81 e0       	ldi	r24, 0x01	; 1
     afe:	8f 83       	std	Y+7, r24	; 0x07
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     b00:	81 e0       	ldi	r24, 0x01	; 1
     b02:	89 87       	std	Y+9, r24	; 0x09
     b04:	a5 c0       	rjmp	.+330    	; 0xc50 <can_auto_baudrate+0x1a2>
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     b06:	e2 ee       	ldi	r30, 0xE2	; 226
     b08:	f0 e0       	ldi	r31, 0x00	; 0
     b0a:	80 81       	ld	r24, Z
     b0c:	88 2f       	mov	r24, r24
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	8e 77       	andi	r24, 0x7E	; 126
     b12:	90 70       	andi	r25, 0x00	; 0
     b14:	95 95       	asr	r25
     b16:	87 95       	ror	r24
     b18:	01 96       	adiw	r24, 0x01	; 1
     b1a:	82 30       	cpi	r24, 0x02	; 2
     b1c:	91 05       	cpc	r25, r1
     b1e:	6c f0       	brlt	.+26     	; 0xb3a <can_auto_baudrate+0x8c>
     b20:	e2 ee       	ldi	r30, 0xE2	; 226
     b22:	f0 e0       	ldi	r31, 0x00	; 0
     b24:	80 81       	ld	r24, Z
     b26:	88 2f       	mov	r24, r24
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	8e 77       	andi	r24, 0x7E	; 126
     b2c:	90 70       	andi	r25, 0x00	; 0
     b2e:	95 95       	asr	r25
     b30:	87 95       	ror	r24
     b32:	98 2f       	mov	r25, r24
     b34:	9f 5f       	subi	r25, 0xFF	; 255
     b36:	98 8f       	std	Y+24, r25	; 0x18
     b38:	02 c0       	rjmp	.+4      	; 0xb3e <can_auto_baudrate+0x90>
     b3a:	81 e0       	ldi	r24, 0x01	; 1
     b3c:	88 8f       	std	Y+24, r24	; 0x18
     b3e:	98 8d       	ldd	r25, Y+24	; 0x18
     b40:	98 8b       	std	Y+16, r25	; 0x10
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     b42:	e3 ee       	ldi	r30, 0xE3	; 227
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	80 81       	ld	r24, Z
     b48:	88 2f       	mov	r24, r24
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	8e 70       	andi	r24, 0x0E	; 14
     b4e:	90 70       	andi	r25, 0x00	; 0
     b50:	95 95       	asr	r25
     b52:	87 95       	ror	r24
     b54:	01 96       	adiw	r24, 0x01	; 1
     b56:	82 30       	cpi	r24, 0x02	; 2
     b58:	91 05       	cpc	r25, r1
     b5a:	6c f0       	brlt	.+26     	; 0xb76 <can_auto_baudrate+0xc8>
     b5c:	e3 ee       	ldi	r30, 0xE3	; 227
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	80 81       	ld	r24, Z
     b62:	88 2f       	mov	r24, r24
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	8e 70       	andi	r24, 0x0E	; 14
     b68:	90 70       	andi	r25, 0x00	; 0
     b6a:	95 95       	asr	r25
     b6c:	87 95       	ror	r24
     b6e:	98 2f       	mov	r25, r24
     b70:	9f 5f       	subi	r25, 0xFF	; 255
     b72:	9f 8b       	std	Y+23, r25	; 0x17
     b74:	02 c0       	rjmp	.+4      	; 0xb7a <can_auto_baudrate+0xcc>
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	8f 8b       	std	Y+23, r24	; 0x17
     b7a:	9f 89       	ldd	r25, Y+23	; 0x17
     b7c:	9f 87       	std	Y+15, r25	; 0x0f
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     b7e:	e4 ee       	ldi	r30, 0xE4	; 228
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	80 81       	ld	r24, Z
     b84:	88 2f       	mov	r24, r24
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	8e 70       	andi	r24, 0x0E	; 14
     b8a:	90 70       	andi	r25, 0x00	; 0
     b8c:	95 95       	asr	r25
     b8e:	87 95       	ror	r24
     b90:	01 96       	adiw	r24, 0x01	; 1
     b92:	83 30       	cpi	r24, 0x03	; 3
     b94:	91 05       	cpc	r25, r1
     b96:	6c f0       	brlt	.+26     	; 0xbb2 <can_auto_baudrate+0x104>
     b98:	e4 ee       	ldi	r30, 0xE4	; 228
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	88 2f       	mov	r24, r24
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	8e 70       	andi	r24, 0x0E	; 14
     ba4:	90 70       	andi	r25, 0x00	; 0
     ba6:	95 95       	asr	r25
     ba8:	87 95       	ror	r24
     baa:	98 2f       	mov	r25, r24
     bac:	9f 5f       	subi	r25, 0xFF	; 255
     bae:	9e 8b       	std	Y+22, r25	; 0x16
     bb0:	02 c0       	rjmp	.+4      	; 0xbb6 <can_auto_baudrate+0x108>
     bb2:	82 e0       	ldi	r24, 0x02	; 2
     bb4:	8e 8b       	std	Y+22, r24	; 0x16
     bb6:	9e 89       	ldd	r25, Y+22	; 0x16
     bb8:	9d 87       	std	Y+13, r25	; 0x0d
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     bba:	e4 ee       	ldi	r30, 0xE4	; 228
     bbc:	f0 e0       	ldi	r31, 0x00	; 0
     bbe:	80 81       	ld	r24, Z
     bc0:	88 2f       	mov	r24, r24
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	80 77       	andi	r24, 0x70	; 112
     bc6:	90 70       	andi	r25, 0x00	; 0
     bc8:	95 95       	asr	r25
     bca:	87 95       	ror	r24
     bcc:	95 95       	asr	r25
     bce:	87 95       	ror	r24
     bd0:	95 95       	asr	r25
     bd2:	87 95       	ror	r24
     bd4:	95 95       	asr	r25
     bd6:	87 95       	ror	r24
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	83 30       	cpi	r24, 0x03	; 3
     bdc:	91 05       	cpc	r25, r1
     bde:	9c f0       	brlt	.+38     	; 0xc06 <can_auto_baudrate+0x158>
     be0:	e4 ee       	ldi	r30, 0xE4	; 228
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	88 2f       	mov	r24, r24
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	80 77       	andi	r24, 0x70	; 112
     bec:	90 70       	andi	r25, 0x00	; 0
     bee:	95 95       	asr	r25
     bf0:	87 95       	ror	r24
     bf2:	95 95       	asr	r25
     bf4:	87 95       	ror	r24
     bf6:	95 95       	asr	r25
     bf8:	87 95       	ror	r24
     bfa:	95 95       	asr	r25
     bfc:	87 95       	ror	r24
     bfe:	98 2f       	mov	r25, r24
     c00:	9f 5f       	subi	r25, 0xFF	; 255
     c02:	9d 8b       	std	Y+21, r25	; 0x15
     c04:	02 c0       	rjmp	.+4      	; 0xc0a <can_auto_baudrate+0x15c>
     c06:	82 e0       	ldi	r24, 0x02	; 2
     c08:	8d 8b       	std	Y+21, r24	; 0x15
     c0a:	9d 89       	ldd	r25, Y+21	; 0x15
     c0c:	9c 87       	std	Y+12, r25	; 0x0c
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     c0e:	8f 85       	ldd	r24, Y+15	; 0x0f
     c10:	28 2f       	mov	r18, r24
     c12:	30 e0       	ldi	r19, 0x00	; 0
     c14:	8d 85       	ldd	r24, Y+13	; 0x0d
     c16:	88 2f       	mov	r24, r24
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	28 0f       	add	r18, r24
     c1c:	39 1f       	adc	r19, r25
     c1e:	8c 85       	ldd	r24, Y+12	; 0x0c
     c20:	88 2f       	mov	r24, r24
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	82 0f       	add	r24, r18
     c26:	93 1f       	adc	r25, r19
     c28:	01 96       	adiw	r24, 0x01	; 1
     c2a:	9c 8b       	std	Y+20, r25	; 0x14
     c2c:	8b 8b       	std	Y+19, r24	; 0x13
     c2e:	8b 89       	ldd	r24, Y+19	; 0x13
     c30:	9c 89       	ldd	r25, Y+20	; 0x14
     c32:	88 30       	cpi	r24, 0x08	; 8
     c34:	91 05       	cpc	r25, r1
     c36:	24 f4       	brge	.+8      	; 0xc40 <can_auto_baudrate+0x192>
     c38:	88 e0       	ldi	r24, 0x08	; 8
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	9c 8b       	std	Y+20, r25	; 0x14
     c3e:	8b 8b       	std	Y+19, r24	; 0x13
     c40:	9b 89       	ldd	r25, Y+19	; 0x13
     c42:	9e 87       	std	Y+14, r25	; 0x0e
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	88 87       	std	Y+8, r24	; 0x08
     c48:	88 85       	ldd	r24, Y+8	; 0x08
     c4a:	8b 87       	std	Y+11, r24	; 0x0b
        try_conf = 0;       //! Look for the next configuration
     c4c:	1f 82       	std	Y+7, r1	; 0x07
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     c4e:	19 86       	std	Y+9, r1	; 0x09
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c50:	19 8a       	std	Y+17, r1	; 0x11
     c52:	1b c0       	rjmp	.+54     	; 0xc8a <can_auto_baudrate+0x1dc>
    {
        Can_set_mob(u8_temp0);  //! Page index
     c54:	ed ee       	ldi	r30, 0xED	; 237
     c56:	f0 e0       	ldi	r31, 0x00	; 0
     c58:	89 89       	ldd	r24, Y+17	; 0x11
     c5a:	82 95       	swap	r24
     c5c:	80 7f       	andi	r24, 0xF0	; 240
     c5e:	80 83       	st	Z, r24
        Can_clear_mob();        //! All MOb Registers = 0x00
     c60:	8e ee       	ldi	r24, 0xEE	; 238
     c62:	90 e0       	ldi	r25, 0x00	; 0
     c64:	9a 83       	std	Y+2, r25	; 0x02
     c66:	89 83       	std	Y+1, r24	; 0x01
     c68:	08 c0       	rjmp	.+16     	; 0xc7a <can_auto_baudrate+0x1cc>
     c6a:	e9 81       	ldd	r30, Y+1	; 0x01
     c6c:	fa 81       	ldd	r31, Y+2	; 0x02
     c6e:	10 82       	st	Z, r1
     c70:	89 81       	ldd	r24, Y+1	; 0x01
     c72:	9a 81       	ldd	r25, Y+2	; 0x02
     c74:	01 96       	adiw	r24, 0x01	; 1
     c76:	9a 83       	std	Y+2, r25	; 0x02
     c78:	89 83       	std	Y+1, r24	; 0x01
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	9a 81       	ldd	r25, Y+2	; 0x02
     c7e:	88 3f       	cpi	r24, 0xF8	; 248
     c80:	91 05       	cpc	r25, r1
     c82:	98 f3       	brcs	.-26     	; 0xc6a <can_auto_baudrate+0x1bc>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c84:	89 89       	ldd	r24, Y+17	; 0x11
     c86:	8f 5f       	subi	r24, 0xFF	; 255
     c88:	89 8b       	std	Y+17, r24	; 0x11
     c8a:	89 89       	ldd	r24, Y+17	; 0x11
     c8c:	8f 30       	cpi	r24, 0x0F	; 15
     c8e:	10 f3       	brcs	.-60     	; 0xc54 <can_auto_baudrate+0x1a6>
     c90:	61 c1       	rjmp	.+706    	; 0xf54 <can_auto_baudrate+0x4a6>
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     c92:	8f 81       	ldd	r24, Y+7	; 0x07
     c94:	81 30       	cpi	r24, 0x01	; 1
     c96:	09 f0       	breq	.+2      	; 0xc9a <can_auto_baudrate+0x1ec>
     c98:	c2 c0       	rjmp	.+388    	; 0xe1e <can_auto_baudrate+0x370>
        {
            Can_reset();
     c9a:	e8 ed       	ldi	r30, 0xD8	; 216
     c9c:	f0 e0       	ldi	r31, 0x00	; 0
     c9e:	81 e0       	ldi	r24, 0x01	; 1
     ca0:	80 83       	st	Z, r24
            conf_index++;
     ca2:	8c 81       	ldd	r24, Y+4	; 0x04
     ca4:	9d 81       	ldd	r25, Y+5	; 0x05
     ca6:	01 96       	adiw	r24, 0x01	; 1
     ca8:	9d 83       	std	Y+5, r25	; 0x05
     caa:	8c 83       	std	Y+4, r24	; 0x04
            ovrtim_flag=0;
     cac:	1e 82       	std	Y+6, r1	; 0x06

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     cae:	e2 ee       	ldi	r30, 0xE2	; 226
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	88 89       	ldd	r24, Y+16	; 0x10
     cb4:	81 50       	subi	r24, 0x01	; 1
     cb6:	88 0f       	add	r24, r24
     cb8:	80 83       	st	Z, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     cba:	e3 ee       	ldi	r30, 0xE3	; 227
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	8c 85       	ldd	r24, Y+12	; 0x0c
     cc0:	86 95       	lsr	r24
     cc2:	88 2f       	mov	r24, r24
     cc4:	90 e0       	ldi	r25, 0x00	; 0
     cc6:	01 97       	sbiw	r24, 0x01	; 1
     cc8:	88 0f       	add	r24, r24
     cca:	99 1f       	adc	r25, r25
     ccc:	82 95       	swap	r24
     cce:	92 95       	swap	r25
     cd0:	90 7f       	andi	r25, 0xF0	; 240
     cd2:	98 27       	eor	r25, r24
     cd4:	80 7f       	andi	r24, 0xF0	; 240
     cd6:	98 27       	eor	r25, r24
     cd8:	28 2f       	mov	r18, r24
     cda:	8f 85       	ldd	r24, Y+15	; 0x0f
     cdc:	88 2f       	mov	r24, r24
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	01 97       	sbiw	r24, 0x01	; 1
     ce2:	88 0f       	add	r24, r24
     ce4:	99 1f       	adc	r25, r25
     ce6:	82 2b       	or	r24, r18
     ce8:	80 83       	st	Z, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     cea:	e4 ee       	ldi	r30, 0xE4	; 228
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	8c 85       	ldd	r24, Y+12	; 0x0c
     cf0:	88 2f       	mov	r24, r24
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	01 97       	sbiw	r24, 0x01	; 1
     cf6:	82 95       	swap	r24
     cf8:	92 95       	swap	r25
     cfa:	90 7f       	andi	r25, 0xF0	; 240
     cfc:	98 27       	eor	r25, r24
     cfe:	80 7f       	andi	r24, 0xF0	; 240
     d00:	98 27       	eor	r25, r24
     d02:	28 2f       	mov	r18, r24
     d04:	8d 85       	ldd	r24, Y+13	; 0x0d
     d06:	88 2f       	mov	r24, r24
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	01 97       	sbiw	r24, 0x01	; 1
     d0c:	88 0f       	add	r24, r24
     d0e:	99 1f       	adc	r25, r25
     d10:	82 2b       	or	r24, r18
     d12:	81 60       	ori	r24, 0x01	; 1
     d14:	80 83       	st	Z, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     d16:	e5 ee       	ldi	r30, 0xE5	; 229
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	8c 81       	ldd	r24, Y+4	; 0x04
     d1c:	9d 81       	ldd	r25, Y+5	; 0x05
     d1e:	96 95       	lsr	r25
     d20:	87 95       	ror	r24
     d22:	96 95       	lsr	r25
     d24:	87 95       	ror	r24
     d26:	96 95       	lsr	r25
     d28:	87 95       	ror	r24
     d2a:	80 83       	st	Z, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     d2c:	ed ee       	ldi	r30, 0xED	; 237
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	10 82       	st	Z, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     d32:	ee ee       	ldi	r30, 0xEE	; 238
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	10 82       	st	Z, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     d38:	ef ee       	ldi	r30, 0xEF	; 239
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 e8       	ldi	r24, 0x80	; 128
     d3e:	80 83       	st	Z, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     d40:	e8 ed       	ldi	r30, 0xD8	; 216
     d42:	f0 e0       	ldi	r31, 0x00	; 0
     d44:	8a e0       	ldi	r24, 0x0A	; 10
     d46:	80 83       	st	Z, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     d48:	e9 ed       	ldi	r30, 0xD9	; 217
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	88 2f       	mov	r24, r24
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	84 70       	andi	r24, 0x04	; 4
     d54:	90 70       	andi	r25, 0x00	; 0
     d56:	00 97       	sbiw	r24, 0x00	; 0
     d58:	b9 f3       	breq	.-18     	; 0xd48 <can_auto_baudrate+0x29a>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     d5a:	ea ed       	ldi	r30, 0xDA	; 218
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	8f ef       	ldi	r24, 0xFF	; 255
     d60:	80 83       	st	Z, r24
     d62:	5d c0       	rjmp	.+186    	; 0xe1e <can_auto_baudrate+0x370>
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
        {
            u8_temp0 = CANSTMOB;
     d64:	ee ee       	ldi	r30, 0xEE	; 238
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	89 8b       	std	Y+17, r24	; 0x11
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     d6c:	89 89       	ldd	r24, Y+17	; 0x11
     d6e:	88 2f       	mov	r24, r24
     d70:	90 e0       	ldi	r25, 0x00	; 0
     d72:	80 72       	andi	r24, 0x20	; 32
     d74:	90 70       	andi	r25, 0x00	; 0
     d76:	00 97       	sbiw	r24, 0x00	; 0
     d78:	c9 f0       	breq	.+50     	; 0xdac <can_auto_baudrate+0x2fe>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     d7a:	19 86       	std	Y+9, r1	; 0x09
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     d7c:	18 86       	std	Y+8, r1	; 0x08
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d7e:	1a 86       	std	Y+10, r1	; 0x0a
                bt_performed = 1;   //! Return flag = TRUE
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	8b 83       	std	Y+3, r24	; 0x03
                DISABLE_MOB;        //! Disable MOb-0
     d84:	af ee       	ldi	r26, 0xEF	; 239
     d86:	b0 e0       	ldi	r27, 0x00	; 0
     d88:	ef ee       	ldi	r30, 0xEF	; 239
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	80 81       	ld	r24, Z
     d8e:	8f 73       	andi	r24, 0x3F	; 63
     d90:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     d92:	e8 ed       	ldi	r30, 0xD8	; 216
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	10 82       	st	Z, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     d98:	e9 ed       	ldi	r30, 0xD9	; 217
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	88 2f       	mov	r24, r24
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	84 70       	andi	r24, 0x04	; 4
     da4:	90 70       	andi	r25, 0x00	; 0
     da6:	00 97       	sbiw	r24, 0x00	; 0
     da8:	b9 f7       	brne	.-18     	; 0xd98 <can_auto_baudrate+0x2ea>
     daa:	39 c0       	rjmp	.+114    	; 0xe1e <can_auto_baudrate+0x370>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     dac:	89 89       	ldd	r24, Y+17	; 0x11
     dae:	88 2f       	mov	r24, r24
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	8f 71       	andi	r24, 0x1F	; 31
     db4:	90 70       	andi	r25, 0x00	; 0
     db6:	00 97       	sbiw	r24, 0x00	; 0
     db8:	19 f0       	breq	.+6      	; 0xdc0 <can_auto_baudrate+0x312>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	88 87       	std	Y+8, r24	; 0x08
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     dbe:	19 86       	std	Y+9, r1	; 0x09
                }

                u8_temp0 = CANGIT;
     dc0:	ea ed       	ldi	r30, 0xDA	; 218
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	80 81       	ld	r24, Z
     dc6:	89 8b       	std	Y+17, r24	; 0x11

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     dc8:	89 89       	ldd	r24, Y+17	; 0x11
     dca:	88 2f       	mov	r24, r24
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	80 72       	andi	r24, 0x20	; 32
     dd0:	90 70       	andi	r25, 0x00	; 0
     dd2:	00 97       	sbiw	r24, 0x00	; 0
     dd4:	c1 f0       	breq	.+48     	; 0xe06 <can_auto_baudrate+0x358>
                {
                    if (ovrtim_flag==0)
     dd6:	8e 81       	ldd	r24, Y+6	; 0x06
     dd8:	88 23       	and	r24, r24
     dda:	59 f4       	brne	.+22     	; 0xdf2 <can_auto_baudrate+0x344>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     ddc:	aa ed       	ldi	r26, 0xDA	; 218
     dde:	b0 e0       	ldi	r27, 0x00	; 0
     de0:	ea ed       	ldi	r30, 0xDA	; 218
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	80 62       	ori	r24, 0x20	; 32
     de8:	8c 93       	st	X, r24
                        ovrtim_flag++;
     dea:	8e 81       	ldd	r24, Y+6	; 0x06
     dec:	8f 5f       	subi	r24, 0xFF	; 255
     dee:	8e 83       	std	Y+6, r24	; 0x06
     df0:	0a c0       	rjmp	.+20     	; 0xe06 <can_auto_baudrate+0x358>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     df2:	aa ed       	ldi	r26, 0xDA	; 218
     df4:	b0 e0       	ldi	r27, 0x00	; 0
     df6:	ea ed       	ldi	r30, 0xDA	; 218
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	80 62       	ori	r24, 0x20	; 32
     dfe:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	88 87       	std	Y+8, r24	; 0x08
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     e04:	19 86       	std	Y+9, r1	; 0x09
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     e06:	89 89       	ldd	r24, Y+17	; 0x11
     e08:	88 2f       	mov	r24, r24
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	8f 70       	andi	r24, 0x0F	; 15
     e0e:	90 70       	andi	r25, 0x00	; 0
     e10:	00 97       	sbiw	r24, 0x00	; 0
     e12:	29 f0       	breq	.+10     	; 0xe1e <can_auto_baudrate+0x370>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     e14:	81 e0       	ldi	r24, 0x01	; 1
     e16:	88 87       	std	Y+8, r24	; 0x08
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     e18:	19 86       	std	Y+9, r1	; 0x09
                    try_conf = 1;       //! Try this configuration
     e1a:	81 e0       	ldi	r24, 0x01	; 1
     e1c:	8f 83       	std	Y+7, r24	; 0x07
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     e1e:	89 85       	ldd	r24, Y+9	; 0x09
     e20:	81 30       	cpi	r24, 0x01	; 1
     e22:	09 f4       	brne	.+2      	; 0xe26 <can_auto_baudrate+0x378>
     e24:	9f cf       	rjmp	.-194    	; 0xd64 <can_auto_baudrate+0x2b6>
     e26:	92 c0       	rjmp	.+292    	; 0xf4c <can_auto_baudrate+0x49e>
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
     e28:	8b 85       	ldd	r24, Y+11	; 0x0b
     e2a:	88 23       	and	r24, r24
     e2c:	19 f0       	breq	.+6      	; 0xe34 <can_auto_baudrate+0x386>
     e2e:	8d 85       	ldd	r24, Y+13	; 0x0d
     e30:	8f 5f       	subi	r24, 0xFF	; 255
     e32:	8d 87       	std	Y+13, r24	; 0x0d
            phs1_inc = 1;
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	8b 87       	std	Y+11, r24	; 0x0b

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     e38:	8d 85       	ldd	r24, Y+13	; 0x0d
     e3a:	89 30       	cpi	r24, 0x09	; 9
     e3c:	78 f1       	brcs	.+94     	; 0xe9c <can_auto_baudrate+0x3ee>
     e3e:	8c 85       	ldd	r24, Y+12	; 0x0c
     e40:	88 30       	cpi	r24, 0x08	; 8
     e42:	60 f1       	brcs	.+88     	; 0xe9c <can_auto_baudrate+0x3ee>
            {
                phs1 = PHS1_MIN;
     e44:	82 e0       	ldi	r24, 0x02	; 2
     e46:	8d 87       	std	Y+13, r24	; 0x0d
                phs2 = PHS2_MIN;
     e48:	82 e0       	ldi	r24, 0x02	; 2
     e4a:	8c 87       	std	Y+12, r24	; 0x0c
                phs1_inc = 0;
     e4c:	1b 86       	std	Y+11, r1	; 0x0b
                if (ntq != NTQ_MAX) ntq++;
     e4e:	8e 85       	ldd	r24, Y+14	; 0x0e
     e50:	89 31       	cpi	r24, 0x19	; 25
     e52:	21 f0       	breq	.+8      	; 0xe5c <can_auto_baudrate+0x3ae>
     e54:	8e 85       	ldd	r24, Y+14	; 0x0e
     e56:	8f 5f       	subi	r24, 0xFF	; 255
     e58:	8e 87       	std	Y+14, r24	; 0x0e
     e5a:	78 c0       	rjmp	.+240    	; 0xf4c <can_auto_baudrate+0x49e>
                else
                {
                    ntq = NTQ_MIN;
     e5c:	88 e0       	ldi	r24, 0x08	; 8
     e5e:	8e 87       	std	Y+14, r24	; 0x0e
                    if (brp != BRP_MAX) brp++;
     e60:	88 89       	ldd	r24, Y+16	; 0x10
     e62:	80 34       	cpi	r24, 0x40	; 64
     e64:	21 f0       	breq	.+8      	; 0xe6e <can_auto_baudrate+0x3c0>
     e66:	88 89       	ldd	r24, Y+16	; 0x10
     e68:	8f 5f       	subi	r24, 0xFF	; 255
     e6a:	88 8b       	std	Y+16, r24	; 0x10
     e6c:	6f c0       	rjmp	.+222    	; 0xf4c <can_auto_baudrate+0x49e>
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
     e6e:	18 86       	std	Y+8, r1	; 0x08
                        bt_performed = 0;   //! Return flag = FALSE
     e70:	1b 82       	std	Y+3, r1	; 0x03
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     e72:	1a 86       	std	Y+10, r1	; 0x0a
                        DISABLE_MOB;        //! Disable MOb-0
     e74:	af ee       	ldi	r26, 0xEF	; 239
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	ef ee       	ldi	r30, 0xEF	; 239
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	8f 73       	andi	r24, 0x3F	; 63
     e80:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     e82:	e8 ed       	ldi	r30, 0xD8	; 216
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	10 82       	st	Z, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     e88:	e9 ed       	ldi	r30, 0xD9	; 217
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	88 2f       	mov	r24, r24
     e90:	90 e0       	ldi	r25, 0x00	; 0
     e92:	84 70       	andi	r24, 0x04	; 4
     e94:	90 70       	andi	r25, 0x00	; 0
     e96:	00 97       	sbiw	r24, 0x00	; 0
     e98:	b9 f7       	brne	.-18     	; 0xe88 <can_auto_baudrate+0x3da>
     e9a:	58 c0       	rjmp	.+176    	; 0xf4c <can_auto_baudrate+0x49e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     e9c:	8d 85       	ldd	r24, Y+13	; 0x0d
     e9e:	86 30       	cpi	r24, 0x06	; 6
     ea0:	80 f0       	brcs	.+32     	; 0xec2 <can_auto_baudrate+0x414>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     ea2:	8d 85       	ldd	r24, Y+13	; 0x0d
     ea4:	28 2f       	mov	r18, r24
     ea6:	30 e0       	ldi	r19, 0x00	; 0
     ea8:	8c 85       	ldd	r24, Y+12	; 0x0c
     eaa:	88 2f       	mov	r24, r24
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	01 96       	adiw	r24, 0x01	; 1
     eb0:	82 17       	cp	r24, r18
     eb2:	93 07       	cpc	r25, r19
     eb4:	44 f4       	brge	.+16     	; 0xec6 <can_auto_baudrate+0x418>
     eb6:	8c 85       	ldd	r24, Y+12	; 0x0c
     eb8:	8f 5f       	subi	r24, 0xFF	; 255
     eba:	8c 87       	std	Y+12, r24	; 0x0c
     ebc:	8c 85       	ldd	r24, Y+12	; 0x0c
     ebe:	8d 87       	std	Y+13, r24	; 0x0d
     ec0:	02 c0       	rjmp	.+4      	; 0xec6 <can_auto_baudrate+0x418>
                }
                else
                {
                phs2=phs1;
     ec2:	8d 85       	ldd	r24, Y+13	; 0x0d
     ec4:	8c 87       	std	Y+12, r24	; 0x0c
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     ec6:	9d 85       	ldd	r25, Y+13	; 0x0d
     ec8:	8c 85       	ldd	r24, Y+12	; 0x0c
     eca:	89 0f       	add	r24, r25
     ecc:	98 2f       	mov	r25, r24
     ece:	90 95       	com	r25
     ed0:	8e 85       	ldd	r24, Y+14	; 0x0e
     ed2:	89 0f       	add	r24, r25
     ed4:	8f 87       	std	Y+15, r24	; 0x0f

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     ed6:	8f 85       	ldd	r24, Y+15	; 0x0f
     ed8:	89 30       	cpi	r24, 0x09	; 9
     eda:	c0 f5       	brcc	.+112    	; 0xf4c <can_auto_baudrate+0x49e>
     edc:	8f 85       	ldd	r24, Y+15	; 0x0f
     ede:	88 23       	and	r24, r24
     ee0:	a9 f1       	breq	.+106    	; 0xf4c <can_auto_baudrate+0x49e>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     ee2:	8c 85       	ldd	r24, Y+12	; 0x0c
     ee4:	88 2f       	mov	r24, r24
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	ac 01       	movw	r20, r24
     eea:	44 0f       	add	r20, r20
     eec:	55 1f       	adc	r21, r21
     eee:	44 0f       	add	r20, r20
     ef0:	55 1f       	adc	r21, r21
     ef2:	8f 85       	ldd	r24, Y+15	; 0x0f
     ef4:	88 2f       	mov	r24, r24
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	9c 01       	movw	r18, r24
     efa:	2f 5f       	subi	r18, 0xFF	; 255
     efc:	3f 4f       	sbci	r19, 0xFF	; 255
     efe:	8d 85       	ldd	r24, Y+13	; 0x0d
     f00:	88 2f       	mov	r24, r24
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	82 0f       	add	r24, r18
     f06:	93 1f       	adc	r25, r19
     f08:	48 17       	cp	r20, r24
     f0a:	59 07       	cpc	r21, r25
     f0c:	fc f0       	brlt	.+62     	; 0xf4c <can_auto_baudrate+0x49e>
     f0e:	8c 85       	ldd	r24, Y+12	; 0x0c
     f10:	28 2f       	mov	r18, r24
     f12:	30 e0       	ldi	r19, 0x00	; 0
     f14:	8c 85       	ldd	r24, Y+12	; 0x0c
     f16:	88 2f       	mov	r24, r24
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	28 0f       	add	r18, r24
     f1c:	39 1f       	adc	r19, r25
     f1e:	8c 85       	ldd	r24, Y+12	; 0x0c
     f20:	88 2f       	mov	r24, r24
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	a9 01       	movw	r20, r18
     f26:	48 0f       	add	r20, r24
     f28:	59 1f       	adc	r21, r25
     f2a:	8f 85       	ldd	r24, Y+15	; 0x0f
     f2c:	88 2f       	mov	r24, r24
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	9c 01       	movw	r18, r24
     f32:	2f 5f       	subi	r18, 0xFF	; 255
     f34:	3f 4f       	sbci	r19, 0xFF	; 255
     f36:	8d 85       	ldd	r24, Y+13	; 0x0d
     f38:	88 2f       	mov	r24, r24
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	82 0f       	add	r24, r18
     f3e:	93 1f       	adc	r25, r19
     f40:	84 17       	cp	r24, r20
     f42:	95 07       	cpc	r25, r21
     f44:	1c f0       	brlt	.+6      	; 0xf4c <can_auto_baudrate+0x49e>
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
     f46:	18 86       	std	Y+8, r1	; 0x08
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     f48:	81 e0       	ldi	r24, 0x01	; 1
     f4a:	89 87       	std	Y+9, r24	; 0x09
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     f4c:	88 85       	ldd	r24, Y+8	; 0x08
     f4e:	81 30       	cpi	r24, 0x01	; 1
     f50:	09 f4       	brne	.+2      	; 0xf54 <can_auto_baudrate+0x4a6>
     f52:	6a cf       	rjmp	.-300    	; 0xe28 <can_auto_baudrate+0x37a>
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     f54:	8a 85       	ldd	r24, Y+10	; 0x0a
     f56:	81 30       	cpi	r24, 0x01	; 1
     f58:	09 f4       	brne	.+2      	; 0xf5c <can_auto_baudrate+0x4ae>
     f5a:	9b ce       	rjmp	.-714    	; 0xc92 <can_auto_baudrate+0x1e4>
                }
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
     f5c:	8b 81       	ldd	r24, Y+3	; 0x03
}
     f5e:	68 96       	adiw	r28, 0x18	; 24
     f60:	0f b6       	in	r0, 0x3f	; 63
     f62:	f8 94       	cli
     f64:	de bf       	out	0x3e, r29	; 62
     f66:	0f be       	out	0x3f, r0	; 63
     f68:	cd bf       	out	0x3d, r28	; 61
     f6a:	cf 91       	pop	r28
     f6c:	df 91       	pop	r29
     f6e:	08 95       	ret

00000f70 <can_fixed_baudrate>:
//!
//! @return Baudrate Status
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 mode)
{
     f70:	df 93       	push	r29
     f72:	cf 93       	push	r28
     f74:	0f 92       	push	r0
     f76:	cd b7       	in	r28, 0x3d	; 61
     f78:	de b7       	in	r29, 0x3e	; 62
     f7a:	89 83       	std	Y+1, r24	; 0x01
    Can_reset();
     f7c:	e8 ed       	ldi	r30, 0xD8	; 216
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	81 e0       	ldi	r24, 0x01	; 1
     f82:	80 83       	st	Z, r24
    Can_conf_bt();
     f84:	e2 ee       	ldi	r30, 0xE2	; 226
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	86 e0       	ldi	r24, 0x06	; 6
     f8a:	80 83       	st	Z, r24
     f8c:	e3 ee       	ldi	r30, 0xE3	; 227
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	8c e0       	ldi	r24, 0x0C	; 12
     f92:	80 83       	st	Z, r24
     f94:	e4 ee       	ldi	r30, 0xE4	; 228
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	87 e3       	ldi	r24, 0x37	; 55
     f9a:	80 83       	st	Z, r24
    return 1;
     f9c:	81 e0       	ldi	r24, 0x01	; 1
}
     f9e:	0f 90       	pop	r0
     fa0:	cf 91       	pop	r28
     fa2:	df 91       	pop	r29
     fa4:	08 95       	ret

00000fa6 <can_init>:
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
U8 can_init(U8 mode)
{
     fa6:	df 93       	push	r29
     fa8:	cf 93       	push	r28
     faa:	00 d0       	rcall	.+0      	; 0xfac <can_init+0x6>
     fac:	cd b7       	in	r28, 0x3d	; 61
     fae:	de b7       	in	r29, 0x3e	; 62
     fb0:	89 83       	std	Y+1, r24	; 0x01
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     fb2:	89 81       	ldd	r24, Y+1	; 0x01
     fb4:	0e 94 b8 07 	call	0xf70	; 0xf70 <can_fixed_baudrate>
     fb8:	88 23       	and	r24, r24
     fba:	11 f4       	brne	.+4      	; 0xfc0 <can_init+0x1a>
     fbc:	1a 82       	std	Y+2, r1	; 0x02
     fbe:	0b c0       	rjmp	.+22     	; 0xfd6 <can_init+0x30>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     fc0:	0e 94 94 04 	call	0x928	; 0x928 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     fc4:	a8 ed       	ldi	r26, 0xD8	; 216
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	e8 ed       	ldi	r30, 0xD8	; 216
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	82 60       	ori	r24, 0x02	; 2
     fd0:	8c 93       	st	X, r24
    return (1);
     fd2:	81 e0       	ldi	r24, 0x01	; 1
     fd4:	8a 83       	std	Y+2, r24	; 0x02
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
}
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
     fdc:	cf 91       	pop	r28
     fde:	df 91       	pop	r29
     fe0:	08 95       	ret

00000fe2 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     fe2:	df 93       	push	r29
     fe4:	cf 93       	push	r28
     fe6:	cd b7       	in	r28, 0x3d	; 61
     fe8:	de b7       	in	r29, 0x3e	; 62
     fea:	2d 97       	sbiw	r28, 0x0d	; 13
     fec:	0f b6       	in	r0, 0x3f	; 63
     fee:	f8 94       	cli
     ff0:	de bf       	out	0x3e, r29	; 62
     ff2:	0f be       	out	0x3f, r0	; 63
     ff4:	cd bf       	out	0x3d, r28	; 61
     ff6:	9a 87       	std	Y+10, r25	; 0x0a
     ff8:	89 87       	std	Y+9, r24	; 0x09
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     ffa:	e9 85       	ldd	r30, Y+9	; 0x09
     ffc:	fa 85       	ldd	r31, Y+10	; 0x0a
     ffe:	81 81       	ldd	r24, Z+1	; 0x01
    1000:	8c 30       	cpi	r24, 0x0C	; 12
    1002:	f9 f4       	brne	.+62     	; 0x1042 <can_cmd+0x60>
  {
    if (cmd->status == MOB_PENDING)
    1004:	e9 85       	ldd	r30, Y+9	; 0x09
    1006:	fa 85       	ldd	r31, Y+10	; 0x0a
    1008:	81 85       	ldd	r24, Z+9	; 0x09
    100a:	80 36       	cpi	r24, 0x60	; 96
    100c:	a9 f4       	brne	.+42     	; 0x1038 <can_cmd+0x56>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
    100e:	ad ee       	ldi	r26, 0xED	; 237
    1010:	b0 e0       	ldi	r27, 0x00	; 0
    1012:	e9 85       	ldd	r30, Y+9	; 0x09
    1014:	fa 85       	ldd	r31, Y+10	; 0x0a
    1016:	80 81       	ld	r24, Z
    1018:	82 95       	swap	r24
    101a:	80 7f       	andi	r24, 0xF0	; 240
    101c:	8c 93       	st	X, r24
      Can_mob_abort();
    101e:	af ee       	ldi	r26, 0xEF	; 239
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	ef ee       	ldi	r30, 0xEF	; 239
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	8f 73       	andi	r24, 0x3F	; 63
    102a:	8c 93       	st	X, r24
      Can_clear_status_mob();       // To be sure !
    102c:	ee ee       	ldi	r30, 0xEE	; 238
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	10 82       	st	Z, r1
      cmd->handle = 0;
    1032:	e9 85       	ldd	r30, Y+9	; 0x09
    1034:	fa 85       	ldd	r31, Y+10	; 0x0a
    1036:	10 82       	st	Z, r1
    }
    cmd->status = STATUS_CLEARED; 
    1038:	e9 85       	ldd	r30, Y+9	; 0x09
    103a:	fa 85       	ldd	r31, Y+10	; 0x0a
    103c:	11 86       	std	Z+9, r1	; 0x09
    103e:	0c 94 22 11 	jmp	0x2244	; 0x2244 <__stack+0x1145>
  }
  else
  {
    mob_handle = can_get_mob_free();
    1042:	0e 94 c0 04 	call	0x980	; 0x980 <can_get_mob_free>
    1046:	8c 83       	std	Y+4, r24	; 0x04
    if (mob_handle!= NO_MOB)
    1048:	8c 81       	ldd	r24, Y+4	; 0x04
    104a:	8f 3f       	cpi	r24, 0xFF	; 255
    104c:	11 f4       	brne	.+4      	; 0x1052 <can_cmd+0x70>
    104e:	0c 94 1b 11 	jmp	0x2236	; 0x2236 <__stack+0x1137>
    {
      cmd->status = MOB_PENDING; 
    1052:	e9 85       	ldd	r30, Y+9	; 0x09
    1054:	fa 85       	ldd	r31, Y+10	; 0x0a
    1056:	80 e6       	ldi	r24, 0x60	; 96
    1058:	81 87       	std	Z+9, r24	; 0x09
      cmd->handle = mob_handle;
    105a:	e9 85       	ldd	r30, Y+9	; 0x09
    105c:	fa 85       	ldd	r31, Y+10	; 0x0a
    105e:	8c 81       	ldd	r24, Y+4	; 0x04
    1060:	80 83       	st	Z, r24
      Can_set_mob(mob_handle);
    1062:	ed ee       	ldi	r30, 0xED	; 237
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	8c 81       	ldd	r24, Y+4	; 0x04
    1068:	82 95       	swap	r24
    106a:	80 7f       	andi	r24, 0xF0	; 240
    106c:	80 83       	st	Z, r24
      Can_clear_mob();
    106e:	8e ee       	ldi	r24, 0xEE	; 238
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	9a 83       	std	Y+2, r25	; 0x02
    1074:	89 83       	std	Y+1, r24	; 0x01
    1076:	08 c0       	rjmp	.+16     	; 0x1088 <can_cmd+0xa6>
    1078:	e9 81       	ldd	r30, Y+1	; 0x01
    107a:	fa 81       	ldd	r31, Y+2	; 0x02
    107c:	10 82       	st	Z, r1
    107e:	89 81       	ldd	r24, Y+1	; 0x01
    1080:	9a 81       	ldd	r25, Y+2	; 0x02
    1082:	01 96       	adiw	r24, 0x01	; 1
    1084:	9a 83       	std	Y+2, r25	; 0x02
    1086:	89 83       	std	Y+1, r24	; 0x01
    1088:	89 81       	ldd	r24, Y+1	; 0x01
    108a:	9a 81       	ldd	r25, Y+2	; 0x02
    108c:	88 3f       	cpi	r24, 0xF8	; 248
    108e:	91 05       	cpc	r25, r1
    1090:	98 f3       	brcs	.-26     	; 0x1078 <can_cmd+0x96>
          
      switch (cmd->cmd)
    1092:	e9 85       	ldd	r30, Y+9	; 0x09
    1094:	fa 85       	ldd	r31, Y+10	; 0x0a
    1096:	81 81       	ldd	r24, Z+1	; 0x01
    1098:	28 2f       	mov	r18, r24
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	3d 87       	std	Y+13, r19	; 0x0d
    109e:	2c 87       	std	Y+12, r18	; 0x0c
    10a0:	8c 85       	ldd	r24, Y+12	; 0x0c
    10a2:	9d 85       	ldd	r25, Y+13	; 0x0d
    10a4:	86 30       	cpi	r24, 0x06	; 6
    10a6:	91 05       	cpc	r25, r1
    10a8:	09 f4       	brne	.+2      	; 0x10ac <can_cmd+0xca>
    10aa:	73 c3       	rjmp	.+1766   	; 0x1792 <__stack+0x693>
    10ac:	2c 85       	ldd	r18, Y+12	; 0x0c
    10ae:	3d 85       	ldd	r19, Y+13	; 0x0d
    10b0:	27 30       	cpi	r18, 0x07	; 7
    10b2:	31 05       	cpc	r19, r1
    10b4:	34 f5       	brge	.+76     	; 0x1102 <__stack+0x3>
    10b6:	8c 85       	ldd	r24, Y+12	; 0x0c
    10b8:	9d 85       	ldd	r25, Y+13	; 0x0d
    10ba:	83 30       	cpi	r24, 0x03	; 3
    10bc:	91 05       	cpc	r25, r1
    10be:	09 f4       	brne	.+2      	; 0x10c2 <can_cmd+0xe0>
    10c0:	d3 c1       	rjmp	.+934    	; 0x1468 <__stack+0x369>
    10c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    10c4:	3d 85       	ldd	r19, Y+13	; 0x0d
    10c6:	24 30       	cpi	r18, 0x04	; 4
    10c8:	31 05       	cpc	r19, r1
    10ca:	6c f4       	brge	.+26     	; 0x10e6 <can_cmd+0x104>
    10cc:	8c 85       	ldd	r24, Y+12	; 0x0c
    10ce:	9d 85       	ldd	r25, Y+13	; 0x0d
    10d0:	81 30       	cpi	r24, 0x01	; 1
    10d2:	91 05       	cpc	r25, r1
    10d4:	e9 f1       	breq	.+122    	; 0x1150 <__stack+0x51>
    10d6:	2c 85       	ldd	r18, Y+12	; 0x0c
    10d8:	3d 85       	ldd	r19, Y+13	; 0x0d
    10da:	22 30       	cpi	r18, 0x02	; 2
    10dc:	31 05       	cpc	r19, r1
    10de:	09 f4       	brne	.+2      	; 0x10e2 <can_cmd+0x100>
    10e0:	02 c1       	rjmp	.+516    	; 0x12e6 <__stack+0x1e7>
    10e2:	0c 94 17 11 	jmp	0x222e	; 0x222e <__stack+0x112f>
    10e6:	8c 85       	ldd	r24, Y+12	; 0x0c
    10e8:	9d 85       	ldd	r25, Y+13	; 0x0d
    10ea:	84 30       	cpi	r24, 0x04	; 4
    10ec:	91 05       	cpc	r25, r1
    10ee:	09 f4       	brne	.+2      	; 0x10f2 <can_cmd+0x110>
    10f0:	64 c2       	rjmp	.+1224   	; 0x15ba <__stack+0x4bb>
    10f2:	2c 85       	ldd	r18, Y+12	; 0x0c
    10f4:	3d 85       	ldd	r19, Y+13	; 0x0d
    10f6:	25 30       	cpi	r18, 0x05	; 5
    10f8:	31 05       	cpc	r19, r1
    10fa:	09 f4       	brne	.+2      	; 0x10fe <can_cmd+0x11c>
    10fc:	cf c2       	rjmp	.+1438   	; 0x169c <__stack+0x59d>
    10fe:	0c 94 17 11 	jmp	0x222e	; 0x222e <__stack+0x112f>
    1102:	8c 85       	ldd	r24, Y+12	; 0x0c
    1104:	9d 85       	ldd	r25, Y+13	; 0x0d
    1106:	89 30       	cpi	r24, 0x09	; 9
    1108:	91 05       	cpc	r25, r1
    110a:	09 f4       	brne	.+2      	; 0x110e <__stack+0xf>
    110c:	c3 c5       	rjmp	.+2950   	; 0x1c94 <__stack+0xb95>
    110e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1110:	3d 85       	ldd	r19, Y+13	; 0x0d
    1112:	2a 30       	cpi	r18, 0x0A	; 10
    1114:	31 05       	cpc	r19, r1
    1116:	74 f4       	brge	.+28     	; 0x1134 <__stack+0x35>
    1118:	8c 85       	ldd	r24, Y+12	; 0x0c
    111a:	9d 85       	ldd	r25, Y+13	; 0x0d
    111c:	87 30       	cpi	r24, 0x07	; 7
    111e:	91 05       	cpc	r25, r1
    1120:	09 f4       	brne	.+2      	; 0x1124 <__stack+0x25>
    1122:	ba c3       	rjmp	.+1908   	; 0x1898 <__stack+0x799>
    1124:	2c 85       	ldd	r18, Y+12	; 0x0c
    1126:	3d 85       	ldd	r19, Y+13	; 0x0d
    1128:	28 30       	cpi	r18, 0x08	; 8
    112a:	31 05       	cpc	r19, r1
    112c:	09 f4       	brne	.+2      	; 0x1130 <__stack+0x31>
    112e:	ae c4       	rjmp	.+2396   	; 0x1a8c <__stack+0x98d>
    1130:	0c 94 17 11 	jmp	0x222e	; 0x222e <__stack+0x112f>
    1134:	8c 85       	ldd	r24, Y+12	; 0x0c
    1136:	9d 85       	ldd	r25, Y+13	; 0x0d
    1138:	8a 30       	cpi	r24, 0x0A	; 10
    113a:	91 05       	cpc	r25, r1
    113c:	09 f4       	brne	.+2      	; 0x1140 <__stack+0x41>
    113e:	b6 c6       	rjmp	.+3436   	; 0x1eac <__stack+0xdad>
    1140:	2c 85       	ldd	r18, Y+12	; 0x0c
    1142:	3d 85       	ldd	r19, Y+13	; 0x0d
    1144:	2b 30       	cpi	r18, 0x0B	; 11
    1146:	31 05       	cpc	r19, r1
    1148:	09 f4       	brne	.+2      	; 0x114c <__stack+0x4d>
    114a:	4c c7       	rjmp	.+3736   	; 0x1fe4 <__stack+0xee5>
    114c:	0c 94 17 11 	jmp	0x222e	; 0x222e <__stack+0x112f>
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1150:	e9 85       	ldd	r30, Y+9	; 0x09
    1152:	fa 85       	ldd	r31, Y+10	; 0x0a
    1154:	83 85       	ldd	r24, Z+11	; 0x0b
    1156:	88 23       	and	r24, r24
    1158:	09 f4       	brne	.+2      	; 0x115c <__stack+0x5d>
    115a:	57 c0       	rjmp	.+174    	; 0x120a <__stack+0x10b>
    115c:	a3 ef       	ldi	r26, 0xF3	; 243
    115e:	b0 e0       	ldi	r27, 0x00	; 0
    1160:	89 85       	ldd	r24, Y+9	; 0x09
    1162:	9a 85       	ldd	r25, Y+10	; 0x0a
    1164:	02 96       	adiw	r24, 0x02	; 2
    1166:	fc 01       	movw	r30, r24
    1168:	33 96       	adiw	r30, 0x03	; 3
    116a:	80 81       	ld	r24, Z
    116c:	28 2f       	mov	r18, r24
    116e:	22 0f       	add	r18, r18
    1170:	22 0f       	add	r18, r18
    1172:	22 0f       	add	r18, r18
    1174:	89 85       	ldd	r24, Y+9	; 0x09
    1176:	9a 85       	ldd	r25, Y+10	; 0x0a
    1178:	02 96       	adiw	r24, 0x02	; 2
    117a:	fc 01       	movw	r30, r24
    117c:	32 96       	adiw	r30, 0x02	; 2
    117e:	80 81       	ld	r24, Z
    1180:	82 95       	swap	r24
    1182:	86 95       	lsr	r24
    1184:	87 70       	andi	r24, 0x07	; 7
    1186:	82 0f       	add	r24, r18
    1188:	8c 93       	st	X, r24
    118a:	a2 ef       	ldi	r26, 0xF2	; 242
    118c:	b0 e0       	ldi	r27, 0x00	; 0
    118e:	89 85       	ldd	r24, Y+9	; 0x09
    1190:	9a 85       	ldd	r25, Y+10	; 0x0a
    1192:	02 96       	adiw	r24, 0x02	; 2
    1194:	fc 01       	movw	r30, r24
    1196:	32 96       	adiw	r30, 0x02	; 2
    1198:	80 81       	ld	r24, Z
    119a:	28 2f       	mov	r18, r24
    119c:	22 0f       	add	r18, r18
    119e:	22 0f       	add	r18, r18
    11a0:	22 0f       	add	r18, r18
    11a2:	89 85       	ldd	r24, Y+9	; 0x09
    11a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    11a6:	02 96       	adiw	r24, 0x02	; 2
    11a8:	fc 01       	movw	r30, r24
    11aa:	31 96       	adiw	r30, 0x01	; 1
    11ac:	80 81       	ld	r24, Z
    11ae:	82 95       	swap	r24
    11b0:	86 95       	lsr	r24
    11b2:	87 70       	andi	r24, 0x07	; 7
    11b4:	82 0f       	add	r24, r18
    11b6:	8c 93       	st	X, r24
    11b8:	a1 ef       	ldi	r26, 0xF1	; 241
    11ba:	b0 e0       	ldi	r27, 0x00	; 0
    11bc:	89 85       	ldd	r24, Y+9	; 0x09
    11be:	9a 85       	ldd	r25, Y+10	; 0x0a
    11c0:	02 96       	adiw	r24, 0x02	; 2
    11c2:	fc 01       	movw	r30, r24
    11c4:	31 96       	adiw	r30, 0x01	; 1
    11c6:	80 81       	ld	r24, Z
    11c8:	28 2f       	mov	r18, r24
    11ca:	22 0f       	add	r18, r18
    11cc:	22 0f       	add	r18, r18
    11ce:	22 0f       	add	r18, r18
    11d0:	89 85       	ldd	r24, Y+9	; 0x09
    11d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    11d4:	02 96       	adiw	r24, 0x02	; 2
    11d6:	fc 01       	movw	r30, r24
    11d8:	80 81       	ld	r24, Z
    11da:	82 95       	swap	r24
    11dc:	86 95       	lsr	r24
    11de:	87 70       	andi	r24, 0x07	; 7
    11e0:	82 0f       	add	r24, r18
    11e2:	8c 93       	st	X, r24
    11e4:	a0 ef       	ldi	r26, 0xF0	; 240
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	89 85       	ldd	r24, Y+9	; 0x09
    11ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    11ec:	02 96       	adiw	r24, 0x02	; 2
    11ee:	fc 01       	movw	r30, r24
    11f0:	80 81       	ld	r24, Z
    11f2:	88 0f       	add	r24, r24
    11f4:	88 0f       	add	r24, r24
    11f6:	88 0f       	add	r24, r24
    11f8:	8c 93       	st	X, r24
    11fa:	af ee       	ldi	r26, 0xEF	; 239
    11fc:	b0 e0       	ldi	r27, 0x00	; 0
    11fe:	ef ee       	ldi	r30, 0xEF	; 239
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	80 61       	ori	r24, 0x10	; 16
    1206:	8c 93       	st	X, r24
    1208:	28 c0       	rjmp	.+80     	; 0x125a <__stack+0x15b>
          else              { Can_set_std_id(cmd->id.std);}
    120a:	a3 ef       	ldi	r26, 0xF3	; 243
    120c:	b0 e0       	ldi	r27, 0x00	; 0
    120e:	89 85       	ldd	r24, Y+9	; 0x09
    1210:	9a 85       	ldd	r25, Y+10	; 0x0a
    1212:	02 96       	adiw	r24, 0x02	; 2
    1214:	fc 01       	movw	r30, r24
    1216:	31 96       	adiw	r30, 0x01	; 1
    1218:	80 81       	ld	r24, Z
    121a:	28 2f       	mov	r18, r24
    121c:	22 95       	swap	r18
    121e:	22 0f       	add	r18, r18
    1220:	20 7e       	andi	r18, 0xE0	; 224
    1222:	89 85       	ldd	r24, Y+9	; 0x09
    1224:	9a 85       	ldd	r25, Y+10	; 0x0a
    1226:	02 96       	adiw	r24, 0x02	; 2
    1228:	fc 01       	movw	r30, r24
    122a:	80 81       	ld	r24, Z
    122c:	86 95       	lsr	r24
    122e:	86 95       	lsr	r24
    1230:	86 95       	lsr	r24
    1232:	82 0f       	add	r24, r18
    1234:	8c 93       	st	X, r24
    1236:	a2 ef       	ldi	r26, 0xF2	; 242
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	89 85       	ldd	r24, Y+9	; 0x09
    123c:	9a 85       	ldd	r25, Y+10	; 0x0a
    123e:	02 96       	adiw	r24, 0x02	; 2
    1240:	fc 01       	movw	r30, r24
    1242:	80 81       	ld	r24, Z
    1244:	82 95       	swap	r24
    1246:	88 0f       	add	r24, r24
    1248:	80 7e       	andi	r24, 0xE0	; 224
    124a:	8c 93       	st	X, r24
    124c:	af ee       	ldi	r26, 0xEF	; 239
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	ef ee       	ldi	r30, 0xEF	; 239
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	8f 7e       	andi	r24, 0xEF	; 239
    1258:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    125a:	1b 82       	std	Y+3, r1	; 0x03
    125c:	11 c0       	rjmp	.+34     	; 0x1280 <__stack+0x181>
    125e:	aa ef       	ldi	r26, 0xFA	; 250
    1260:	b0 e0       	ldi	r27, 0x00	; 0
    1262:	e9 85       	ldd	r30, Y+9	; 0x09
    1264:	fa 85       	ldd	r31, Y+10	; 0x0a
    1266:	27 81       	ldd	r18, Z+7	; 0x07
    1268:	30 85       	ldd	r19, Z+8	; 0x08
    126a:	8b 81       	ldd	r24, Y+3	; 0x03
    126c:	88 2f       	mov	r24, r24
    126e:	90 e0       	ldi	r25, 0x00	; 0
    1270:	f9 01       	movw	r30, r18
    1272:	e8 0f       	add	r30, r24
    1274:	f9 1f       	adc	r31, r25
    1276:	80 81       	ld	r24, Z
    1278:	8c 93       	st	X, r24
    127a:	8b 81       	ldd	r24, Y+3	; 0x03
    127c:	8f 5f       	subi	r24, 0xFF	; 255
    127e:	8b 83       	std	Y+3, r24	; 0x03
    1280:	e9 85       	ldd	r30, Y+9	; 0x09
    1282:	fa 85       	ldd	r31, Y+10	; 0x0a
    1284:	96 81       	ldd	r25, Z+6	; 0x06
    1286:	8b 81       	ldd	r24, Y+3	; 0x03
    1288:	89 17       	cp	r24, r25
    128a:	48 f3       	brcs	.-46     	; 0x125e <__stack+0x15f>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    128c:	e9 85       	ldd	r30, Y+9	; 0x09
    128e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1290:	82 85       	ldd	r24, Z+10	; 0x0a
    1292:	88 23       	and	r24, r24
    1294:	41 f0       	breq	.+16     	; 0x12a6 <__stack+0x1a7>
    1296:	a0 ef       	ldi	r26, 0xF0	; 240
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e0 ef       	ldi	r30, 0xF0	; 240
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	84 60       	ori	r24, 0x04	; 4
    12a2:	8c 93       	st	X, r24
    12a4:	07 c0       	rjmp	.+14     	; 0x12b4 <__stack+0x1b5>
            else Can_clear_rtr();    
    12a6:	a0 ef       	ldi	r26, 0xF0	; 240
    12a8:	b0 e0       	ldi	r27, 0x00	; 0
    12aa:	e0 ef       	ldi	r30, 0xF0	; 240
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	8b 7f       	andi	r24, 0xFB	; 251
    12b2:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    12b4:	af ee       	ldi	r26, 0xEF	; 239
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	ef ee       	ldi	r30, 0xEF	; 239
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	90 81       	ld	r25, Z
    12be:	e9 85       	ldd	r30, Y+9	; 0x09
    12c0:	fa 85       	ldd	r31, Y+10	; 0x0a
    12c2:	86 81       	ldd	r24, Z+6	; 0x06
    12c4:	89 2b       	or	r24, r25
    12c6:	8c 93       	st	X, r24
          Can_config_tx();
    12c8:	af ee       	ldi	r26, 0xEF	; 239
    12ca:	b0 e0       	ldi	r27, 0x00	; 0
    12cc:	ef ee       	ldi	r30, 0xEF	; 239
    12ce:	f0 e0       	ldi	r31, 0x00	; 0
    12d0:	80 81       	ld	r24, Z
    12d2:	8f 73       	andi	r24, 0x3F	; 63
    12d4:	8c 93       	st	X, r24
    12d6:	af ee       	ldi	r26, 0xEF	; 239
    12d8:	b0 e0       	ldi	r27, 0x00	; 0
    12da:	ef ee       	ldi	r30, 0xEF	; 239
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	80 64       	ori	r24, 0x40	; 64
    12e2:	8c 93       	st	X, r24
    12e4:	af c7       	rjmp	.+3934   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12e6:	e9 85       	ldd	r30, Y+9	; 0x09
    12e8:	fa 85       	ldd	r31, Y+10	; 0x0a
    12ea:	83 85       	ldd	r24, Z+11	; 0x0b
    12ec:	88 23       	and	r24, r24
    12ee:	09 f4       	brne	.+2      	; 0x12f2 <__stack+0x1f3>
    12f0:	57 c0       	rjmp	.+174    	; 0x13a0 <__stack+0x2a1>
    12f2:	a3 ef       	ldi	r26, 0xF3	; 243
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	89 85       	ldd	r24, Y+9	; 0x09
    12f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    12fa:	02 96       	adiw	r24, 0x02	; 2
    12fc:	fc 01       	movw	r30, r24
    12fe:	33 96       	adiw	r30, 0x03	; 3
    1300:	80 81       	ld	r24, Z
    1302:	28 2f       	mov	r18, r24
    1304:	22 0f       	add	r18, r18
    1306:	22 0f       	add	r18, r18
    1308:	22 0f       	add	r18, r18
    130a:	89 85       	ldd	r24, Y+9	; 0x09
    130c:	9a 85       	ldd	r25, Y+10	; 0x0a
    130e:	02 96       	adiw	r24, 0x02	; 2
    1310:	fc 01       	movw	r30, r24
    1312:	32 96       	adiw	r30, 0x02	; 2
    1314:	80 81       	ld	r24, Z
    1316:	82 95       	swap	r24
    1318:	86 95       	lsr	r24
    131a:	87 70       	andi	r24, 0x07	; 7
    131c:	82 0f       	add	r24, r18
    131e:	8c 93       	st	X, r24
    1320:	a2 ef       	ldi	r26, 0xF2	; 242
    1322:	b0 e0       	ldi	r27, 0x00	; 0
    1324:	89 85       	ldd	r24, Y+9	; 0x09
    1326:	9a 85       	ldd	r25, Y+10	; 0x0a
    1328:	02 96       	adiw	r24, 0x02	; 2
    132a:	fc 01       	movw	r30, r24
    132c:	32 96       	adiw	r30, 0x02	; 2
    132e:	80 81       	ld	r24, Z
    1330:	28 2f       	mov	r18, r24
    1332:	22 0f       	add	r18, r18
    1334:	22 0f       	add	r18, r18
    1336:	22 0f       	add	r18, r18
    1338:	89 85       	ldd	r24, Y+9	; 0x09
    133a:	9a 85       	ldd	r25, Y+10	; 0x0a
    133c:	02 96       	adiw	r24, 0x02	; 2
    133e:	fc 01       	movw	r30, r24
    1340:	31 96       	adiw	r30, 0x01	; 1
    1342:	80 81       	ld	r24, Z
    1344:	82 95       	swap	r24
    1346:	86 95       	lsr	r24
    1348:	87 70       	andi	r24, 0x07	; 7
    134a:	82 0f       	add	r24, r18
    134c:	8c 93       	st	X, r24
    134e:	a1 ef       	ldi	r26, 0xF1	; 241
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	89 85       	ldd	r24, Y+9	; 0x09
    1354:	9a 85       	ldd	r25, Y+10	; 0x0a
    1356:	02 96       	adiw	r24, 0x02	; 2
    1358:	fc 01       	movw	r30, r24
    135a:	31 96       	adiw	r30, 0x01	; 1
    135c:	80 81       	ld	r24, Z
    135e:	28 2f       	mov	r18, r24
    1360:	22 0f       	add	r18, r18
    1362:	22 0f       	add	r18, r18
    1364:	22 0f       	add	r18, r18
    1366:	89 85       	ldd	r24, Y+9	; 0x09
    1368:	9a 85       	ldd	r25, Y+10	; 0x0a
    136a:	02 96       	adiw	r24, 0x02	; 2
    136c:	fc 01       	movw	r30, r24
    136e:	80 81       	ld	r24, Z
    1370:	82 95       	swap	r24
    1372:	86 95       	lsr	r24
    1374:	87 70       	andi	r24, 0x07	; 7
    1376:	82 0f       	add	r24, r18
    1378:	8c 93       	st	X, r24
    137a:	a0 ef       	ldi	r26, 0xF0	; 240
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	89 85       	ldd	r24, Y+9	; 0x09
    1380:	9a 85       	ldd	r25, Y+10	; 0x0a
    1382:	02 96       	adiw	r24, 0x02	; 2
    1384:	fc 01       	movw	r30, r24
    1386:	80 81       	ld	r24, Z
    1388:	88 0f       	add	r24, r24
    138a:	88 0f       	add	r24, r24
    138c:	88 0f       	add	r24, r24
    138e:	8c 93       	st	X, r24
    1390:	af ee       	ldi	r26, 0xEF	; 239
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	ef ee       	ldi	r30, 0xEF	; 239
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	80 61       	ori	r24, 0x10	; 16
    139c:	8c 93       	st	X, r24
    139e:	28 c0       	rjmp	.+80     	; 0x13f0 <__stack+0x2f1>
          else              { Can_set_std_id(cmd->id.std);}
    13a0:	a3 ef       	ldi	r26, 0xF3	; 243
    13a2:	b0 e0       	ldi	r27, 0x00	; 0
    13a4:	89 85       	ldd	r24, Y+9	; 0x09
    13a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    13a8:	02 96       	adiw	r24, 0x02	; 2
    13aa:	fc 01       	movw	r30, r24
    13ac:	31 96       	adiw	r30, 0x01	; 1
    13ae:	80 81       	ld	r24, Z
    13b0:	28 2f       	mov	r18, r24
    13b2:	22 95       	swap	r18
    13b4:	22 0f       	add	r18, r18
    13b6:	20 7e       	andi	r18, 0xE0	; 224
    13b8:	89 85       	ldd	r24, Y+9	; 0x09
    13ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    13bc:	02 96       	adiw	r24, 0x02	; 2
    13be:	fc 01       	movw	r30, r24
    13c0:	80 81       	ld	r24, Z
    13c2:	86 95       	lsr	r24
    13c4:	86 95       	lsr	r24
    13c6:	86 95       	lsr	r24
    13c8:	82 0f       	add	r24, r18
    13ca:	8c 93       	st	X, r24
    13cc:	a2 ef       	ldi	r26, 0xF2	; 242
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	89 85       	ldd	r24, Y+9	; 0x09
    13d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    13d4:	02 96       	adiw	r24, 0x02	; 2
    13d6:	fc 01       	movw	r30, r24
    13d8:	80 81       	ld	r24, Z
    13da:	82 95       	swap	r24
    13dc:	88 0f       	add	r24, r24
    13de:	80 7e       	andi	r24, 0xE0	; 224
    13e0:	8c 93       	st	X, r24
    13e2:	af ee       	ldi	r26, 0xEF	; 239
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	ef ee       	ldi	r30, 0xEF	; 239
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	8f 7e       	andi	r24, 0xEF	; 239
    13ee:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13f0:	1b 82       	std	Y+3, r1	; 0x03
    13f2:	11 c0       	rjmp	.+34     	; 0x1416 <__stack+0x317>
    13f4:	aa ef       	ldi	r26, 0xFA	; 250
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	e9 85       	ldd	r30, Y+9	; 0x09
    13fa:	fa 85       	ldd	r31, Y+10	; 0x0a
    13fc:	27 81       	ldd	r18, Z+7	; 0x07
    13fe:	30 85       	ldd	r19, Z+8	; 0x08
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	88 2f       	mov	r24, r24
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	f9 01       	movw	r30, r18
    1408:	e8 0f       	add	r30, r24
    140a:	f9 1f       	adc	r31, r25
    140c:	80 81       	ld	r24, Z
    140e:	8c 93       	st	X, r24
    1410:	8b 81       	ldd	r24, Y+3	; 0x03
    1412:	8f 5f       	subi	r24, 0xFF	; 255
    1414:	8b 83       	std	Y+3, r24	; 0x03
    1416:	e9 85       	ldd	r30, Y+9	; 0x09
    1418:	fa 85       	ldd	r31, Y+10	; 0x0a
    141a:	96 81       	ldd	r25, Z+6	; 0x06
    141c:	8b 81       	ldd	r24, Y+3	; 0x03
    141e:	89 17       	cp	r24, r25
    1420:	48 f3       	brcs	.-46     	; 0x13f4 <__stack+0x2f5>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    1422:	e9 85       	ldd	r30, Y+9	; 0x09
    1424:	fa 85       	ldd	r31, Y+10	; 0x0a
    1426:	12 86       	std	Z+10, r1	; 0x0a
    1428:	a0 ef       	ldi	r26, 0xF0	; 240
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	e0 ef       	ldi	r30, 0xF0	; 240
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	8b 7f       	andi	r24, 0xFB	; 251
    1434:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1436:	af ee       	ldi	r26, 0xEF	; 239
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	ef ee       	ldi	r30, 0xEF	; 239
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	90 81       	ld	r25, Z
    1440:	e9 85       	ldd	r30, Y+9	; 0x09
    1442:	fa 85       	ldd	r31, Y+10	; 0x0a
    1444:	86 81       	ldd	r24, Z+6	; 0x06
    1446:	89 2b       	or	r24, r25
    1448:	8c 93       	st	X, r24
          Can_config_tx();
    144a:	af ee       	ldi	r26, 0xEF	; 239
    144c:	b0 e0       	ldi	r27, 0x00	; 0
    144e:	ef ee       	ldi	r30, 0xEF	; 239
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	80 81       	ld	r24, Z
    1454:	8f 73       	andi	r24, 0x3F	; 63
    1456:	8c 93       	st	X, r24
    1458:	af ee       	ldi	r26, 0xEF	; 239
    145a:	b0 e0       	ldi	r27, 0x00	; 0
    145c:	ef ee       	ldi	r30, 0xEF	; 239
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	80 64       	ori	r24, 0x40	; 64
    1464:	8c 93       	st	X, r24
    1466:	ee c6       	rjmp	.+3548   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1468:	e9 85       	ldd	r30, Y+9	; 0x09
    146a:	fa 85       	ldd	r31, Y+10	; 0x0a
    146c:	83 85       	ldd	r24, Z+11	; 0x0b
    146e:	88 23       	and	r24, r24
    1470:	09 f4       	brne	.+2      	; 0x1474 <__stack+0x375>
    1472:	57 c0       	rjmp	.+174    	; 0x1522 <__stack+0x423>
    1474:	a3 ef       	ldi	r26, 0xF3	; 243
    1476:	b0 e0       	ldi	r27, 0x00	; 0
    1478:	89 85       	ldd	r24, Y+9	; 0x09
    147a:	9a 85       	ldd	r25, Y+10	; 0x0a
    147c:	02 96       	adiw	r24, 0x02	; 2
    147e:	fc 01       	movw	r30, r24
    1480:	33 96       	adiw	r30, 0x03	; 3
    1482:	80 81       	ld	r24, Z
    1484:	28 2f       	mov	r18, r24
    1486:	22 0f       	add	r18, r18
    1488:	22 0f       	add	r18, r18
    148a:	22 0f       	add	r18, r18
    148c:	89 85       	ldd	r24, Y+9	; 0x09
    148e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1490:	02 96       	adiw	r24, 0x02	; 2
    1492:	fc 01       	movw	r30, r24
    1494:	32 96       	adiw	r30, 0x02	; 2
    1496:	80 81       	ld	r24, Z
    1498:	82 95       	swap	r24
    149a:	86 95       	lsr	r24
    149c:	87 70       	andi	r24, 0x07	; 7
    149e:	82 0f       	add	r24, r18
    14a0:	8c 93       	st	X, r24
    14a2:	a2 ef       	ldi	r26, 0xF2	; 242
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	89 85       	ldd	r24, Y+9	; 0x09
    14a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    14aa:	02 96       	adiw	r24, 0x02	; 2
    14ac:	fc 01       	movw	r30, r24
    14ae:	32 96       	adiw	r30, 0x02	; 2
    14b0:	80 81       	ld	r24, Z
    14b2:	28 2f       	mov	r18, r24
    14b4:	22 0f       	add	r18, r18
    14b6:	22 0f       	add	r18, r18
    14b8:	22 0f       	add	r18, r18
    14ba:	89 85       	ldd	r24, Y+9	; 0x09
    14bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    14be:	02 96       	adiw	r24, 0x02	; 2
    14c0:	fc 01       	movw	r30, r24
    14c2:	31 96       	adiw	r30, 0x01	; 1
    14c4:	80 81       	ld	r24, Z
    14c6:	82 95       	swap	r24
    14c8:	86 95       	lsr	r24
    14ca:	87 70       	andi	r24, 0x07	; 7
    14cc:	82 0f       	add	r24, r18
    14ce:	8c 93       	st	X, r24
    14d0:	a1 ef       	ldi	r26, 0xF1	; 241
    14d2:	b0 e0       	ldi	r27, 0x00	; 0
    14d4:	89 85       	ldd	r24, Y+9	; 0x09
    14d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    14d8:	02 96       	adiw	r24, 0x02	; 2
    14da:	fc 01       	movw	r30, r24
    14dc:	31 96       	adiw	r30, 0x01	; 1
    14de:	80 81       	ld	r24, Z
    14e0:	28 2f       	mov	r18, r24
    14e2:	22 0f       	add	r18, r18
    14e4:	22 0f       	add	r18, r18
    14e6:	22 0f       	add	r18, r18
    14e8:	89 85       	ldd	r24, Y+9	; 0x09
    14ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    14ec:	02 96       	adiw	r24, 0x02	; 2
    14ee:	fc 01       	movw	r30, r24
    14f0:	80 81       	ld	r24, Z
    14f2:	82 95       	swap	r24
    14f4:	86 95       	lsr	r24
    14f6:	87 70       	andi	r24, 0x07	; 7
    14f8:	82 0f       	add	r24, r18
    14fa:	8c 93       	st	X, r24
    14fc:	a0 ef       	ldi	r26, 0xF0	; 240
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	89 85       	ldd	r24, Y+9	; 0x09
    1502:	9a 85       	ldd	r25, Y+10	; 0x0a
    1504:	02 96       	adiw	r24, 0x02	; 2
    1506:	fc 01       	movw	r30, r24
    1508:	80 81       	ld	r24, Z
    150a:	88 0f       	add	r24, r24
    150c:	88 0f       	add	r24, r24
    150e:	88 0f       	add	r24, r24
    1510:	8c 93       	st	X, r24
    1512:	af ee       	ldi	r26, 0xEF	; 239
    1514:	b0 e0       	ldi	r27, 0x00	; 0
    1516:	ef ee       	ldi	r30, 0xEF	; 239
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	80 81       	ld	r24, Z
    151c:	80 61       	ori	r24, 0x10	; 16
    151e:	8c 93       	st	X, r24
    1520:	28 c0       	rjmp	.+80     	; 0x1572 <__stack+0x473>
          else              { Can_set_std_id(cmd->id.std);}
    1522:	a3 ef       	ldi	r26, 0xF3	; 243
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	89 85       	ldd	r24, Y+9	; 0x09
    1528:	9a 85       	ldd	r25, Y+10	; 0x0a
    152a:	02 96       	adiw	r24, 0x02	; 2
    152c:	fc 01       	movw	r30, r24
    152e:	31 96       	adiw	r30, 0x01	; 1
    1530:	80 81       	ld	r24, Z
    1532:	28 2f       	mov	r18, r24
    1534:	22 95       	swap	r18
    1536:	22 0f       	add	r18, r18
    1538:	20 7e       	andi	r18, 0xE0	; 224
    153a:	89 85       	ldd	r24, Y+9	; 0x09
    153c:	9a 85       	ldd	r25, Y+10	; 0x0a
    153e:	02 96       	adiw	r24, 0x02	; 2
    1540:	fc 01       	movw	r30, r24
    1542:	80 81       	ld	r24, Z
    1544:	86 95       	lsr	r24
    1546:	86 95       	lsr	r24
    1548:	86 95       	lsr	r24
    154a:	82 0f       	add	r24, r18
    154c:	8c 93       	st	X, r24
    154e:	a2 ef       	ldi	r26, 0xF2	; 242
    1550:	b0 e0       	ldi	r27, 0x00	; 0
    1552:	89 85       	ldd	r24, Y+9	; 0x09
    1554:	9a 85       	ldd	r25, Y+10	; 0x0a
    1556:	02 96       	adiw	r24, 0x02	; 2
    1558:	fc 01       	movw	r30, r24
    155a:	80 81       	ld	r24, Z
    155c:	82 95       	swap	r24
    155e:	88 0f       	add	r24, r24
    1560:	80 7e       	andi	r24, 0xE0	; 224
    1562:	8c 93       	st	X, r24
    1564:	af ee       	ldi	r26, 0xEF	; 239
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	ef ee       	ldi	r30, 0xEF	; 239
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	8f 7e       	andi	r24, 0xEF	; 239
    1570:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    1572:	e9 85       	ldd	r30, Y+9	; 0x09
    1574:	fa 85       	ldd	r31, Y+10	; 0x0a
    1576:	81 e0       	ldi	r24, 0x01	; 1
    1578:	82 87       	std	Z+10, r24	; 0x0a
    157a:	a0 ef       	ldi	r26, 0xF0	; 240
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	e0 ef       	ldi	r30, 0xF0	; 240
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	84 60       	ori	r24, 0x04	; 4
    1586:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1588:	af ee       	ldi	r26, 0xEF	; 239
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	ef ee       	ldi	r30, 0xEF	; 239
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	90 81       	ld	r25, Z
    1592:	e9 85       	ldd	r30, Y+9	; 0x09
    1594:	fa 85       	ldd	r31, Y+10	; 0x0a
    1596:	86 81       	ldd	r24, Z+6	; 0x06
    1598:	89 2b       	or	r24, r25
    159a:	8c 93       	st	X, r24
          Can_config_tx();
    159c:	af ee       	ldi	r26, 0xEF	; 239
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	ef ee       	ldi	r30, 0xEF	; 239
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	8f 73       	andi	r24, 0x3F	; 63
    15a8:	8c 93       	st	X, r24
    15aa:	af ee       	ldi	r26, 0xEF	; 239
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	ef ee       	ldi	r30, 0xEF	; 239
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	80 64       	ori	r24, 0x40	; 64
    15b6:	8c 93       	st	X, r24
    15b8:	45 c6       	rjmp	.+3210   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_RX:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    15ba:	1d 82       	std	Y+5, r1	; 0x05
    15bc:	1e 82       	std	Y+6, r1	; 0x06
    15be:	1f 82       	std	Y+7, r1	; 0x07
    15c0:	18 86       	std	Y+8, r1	; 0x08
    15c2:	a7 ef       	ldi	r26, 0xF7	; 247
    15c4:	b0 e0       	ldi	r27, 0x00	; 0
    15c6:	ce 01       	movw	r24, r28
    15c8:	05 96       	adiw	r24, 0x05	; 5
    15ca:	fc 01       	movw	r30, r24
    15cc:	33 96       	adiw	r30, 0x03	; 3
    15ce:	80 81       	ld	r24, Z
    15d0:	28 2f       	mov	r18, r24
    15d2:	22 0f       	add	r18, r18
    15d4:	22 0f       	add	r18, r18
    15d6:	22 0f       	add	r18, r18
    15d8:	ce 01       	movw	r24, r28
    15da:	05 96       	adiw	r24, 0x05	; 5
    15dc:	fc 01       	movw	r30, r24
    15de:	32 96       	adiw	r30, 0x02	; 2
    15e0:	80 81       	ld	r24, Z
    15e2:	82 95       	swap	r24
    15e4:	86 95       	lsr	r24
    15e6:	87 70       	andi	r24, 0x07	; 7
    15e8:	82 0f       	add	r24, r18
    15ea:	8c 93       	st	X, r24
    15ec:	a6 ef       	ldi	r26, 0xF6	; 246
    15ee:	b0 e0       	ldi	r27, 0x00	; 0
    15f0:	ce 01       	movw	r24, r28
    15f2:	05 96       	adiw	r24, 0x05	; 5
    15f4:	fc 01       	movw	r30, r24
    15f6:	32 96       	adiw	r30, 0x02	; 2
    15f8:	80 81       	ld	r24, Z
    15fa:	28 2f       	mov	r18, r24
    15fc:	22 0f       	add	r18, r18
    15fe:	22 0f       	add	r18, r18
    1600:	22 0f       	add	r18, r18
    1602:	ce 01       	movw	r24, r28
    1604:	05 96       	adiw	r24, 0x05	; 5
    1606:	fc 01       	movw	r30, r24
    1608:	31 96       	adiw	r30, 0x01	; 1
    160a:	80 81       	ld	r24, Z
    160c:	82 95       	swap	r24
    160e:	86 95       	lsr	r24
    1610:	87 70       	andi	r24, 0x07	; 7
    1612:	82 0f       	add	r24, r18
    1614:	8c 93       	st	X, r24
    1616:	a5 ef       	ldi	r26, 0xF5	; 245
    1618:	b0 e0       	ldi	r27, 0x00	; 0
    161a:	ce 01       	movw	r24, r28
    161c:	05 96       	adiw	r24, 0x05	; 5
    161e:	fc 01       	movw	r30, r24
    1620:	31 96       	adiw	r30, 0x01	; 1
    1622:	80 81       	ld	r24, Z
    1624:	98 2f       	mov	r25, r24
    1626:	99 0f       	add	r25, r25
    1628:	99 0f       	add	r25, r25
    162a:	99 0f       	add	r25, r25
    162c:	fe 01       	movw	r30, r28
    162e:	35 96       	adiw	r30, 0x05	; 5
    1630:	80 81       	ld	r24, Z
    1632:	82 95       	swap	r24
    1634:	86 95       	lsr	r24
    1636:	87 70       	andi	r24, 0x07	; 7
    1638:	89 0f       	add	r24, r25
    163a:	8c 93       	st	X, r24
    163c:	a4 ef       	ldi	r26, 0xF4	; 244
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	fe 01       	movw	r30, r28
    1642:	35 96       	adiw	r30, 0x05	; 5
    1644:	80 81       	ld	r24, Z
    1646:	88 0f       	add	r24, r24
    1648:	88 0f       	add	r24, r24
    164a:	88 0f       	add	r24, r24
    164c:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    164e:	af ee       	ldi	r26, 0xEF	; 239
    1650:	b0 e0       	ldi	r27, 0x00	; 0
    1652:	ef ee       	ldi	r30, 0xEF	; 239
    1654:	f0 e0       	ldi	r31, 0x00	; 0
    1656:	90 81       	ld	r25, Z
    1658:	e9 85       	ldd	r30, Y+9	; 0x09
    165a:	fa 85       	ldd	r31, Y+10	; 0x0a
    165c:	86 81       	ldd	r24, Z+6	; 0x06
    165e:	89 2b       	or	r24, r25
    1660:	8c 93       	st	X, r24
          Can_clear_rtrmsk();
    1662:	a4 ef       	ldi	r26, 0xF4	; 244
    1664:	b0 e0       	ldi	r27, 0x00	; 0
    1666:	e4 ef       	ldi	r30, 0xF4	; 244
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	80 81       	ld	r24, Z
    166c:	8b 7f       	andi	r24, 0xFB	; 251
    166e:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1670:	a4 ef       	ldi	r26, 0xF4	; 244
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	e4 ef       	ldi	r30, 0xF4	; 244
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	80 81       	ld	r24, Z
    167a:	8e 7f       	andi	r24, 0xFE	; 254
    167c:	8c 93       	st	X, r24
          Can_config_rx();       
    167e:	af ee       	ldi	r26, 0xEF	; 239
    1680:	b0 e0       	ldi	r27, 0x00	; 0
    1682:	ef ee       	ldi	r30, 0xEF	; 239
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	8f 73       	andi	r24, 0x3F	; 63
    168a:	8c 93       	st	X, r24
    168c:	af ee       	ldi	r26, 0xEF	; 239
    168e:	b0 e0       	ldi	r27, 0x00	; 0
    1690:	ef ee       	ldi	r30, 0xEF	; 239
    1692:	f0 e0       	ldi	r31, 0x00	; 0
    1694:	80 81       	ld	r24, Z
    1696:	80 68       	ori	r24, 0x80	; 128
    1698:	8c 93       	st	X, r24
    169a:	d4 c5       	rjmp	.+2984   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_RX_DATA:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    169c:	1d 82       	std	Y+5, r1	; 0x05
    169e:	1e 82       	std	Y+6, r1	; 0x06
    16a0:	1f 82       	std	Y+7, r1	; 0x07
    16a2:	18 86       	std	Y+8, r1	; 0x08
    16a4:	a7 ef       	ldi	r26, 0xF7	; 247
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	ce 01       	movw	r24, r28
    16aa:	05 96       	adiw	r24, 0x05	; 5
    16ac:	fc 01       	movw	r30, r24
    16ae:	33 96       	adiw	r30, 0x03	; 3
    16b0:	80 81       	ld	r24, Z
    16b2:	28 2f       	mov	r18, r24
    16b4:	22 0f       	add	r18, r18
    16b6:	22 0f       	add	r18, r18
    16b8:	22 0f       	add	r18, r18
    16ba:	ce 01       	movw	r24, r28
    16bc:	05 96       	adiw	r24, 0x05	; 5
    16be:	fc 01       	movw	r30, r24
    16c0:	32 96       	adiw	r30, 0x02	; 2
    16c2:	80 81       	ld	r24, Z
    16c4:	82 95       	swap	r24
    16c6:	86 95       	lsr	r24
    16c8:	87 70       	andi	r24, 0x07	; 7
    16ca:	82 0f       	add	r24, r18
    16cc:	8c 93       	st	X, r24
    16ce:	a6 ef       	ldi	r26, 0xF6	; 246
    16d0:	b0 e0       	ldi	r27, 0x00	; 0
    16d2:	ce 01       	movw	r24, r28
    16d4:	05 96       	adiw	r24, 0x05	; 5
    16d6:	fc 01       	movw	r30, r24
    16d8:	32 96       	adiw	r30, 0x02	; 2
    16da:	80 81       	ld	r24, Z
    16dc:	28 2f       	mov	r18, r24
    16de:	22 0f       	add	r18, r18
    16e0:	22 0f       	add	r18, r18
    16e2:	22 0f       	add	r18, r18
    16e4:	ce 01       	movw	r24, r28
    16e6:	05 96       	adiw	r24, 0x05	; 5
    16e8:	fc 01       	movw	r30, r24
    16ea:	31 96       	adiw	r30, 0x01	; 1
    16ec:	80 81       	ld	r24, Z
    16ee:	82 95       	swap	r24
    16f0:	86 95       	lsr	r24
    16f2:	87 70       	andi	r24, 0x07	; 7
    16f4:	82 0f       	add	r24, r18
    16f6:	8c 93       	st	X, r24
    16f8:	a5 ef       	ldi	r26, 0xF5	; 245
    16fa:	b0 e0       	ldi	r27, 0x00	; 0
    16fc:	ce 01       	movw	r24, r28
    16fe:	05 96       	adiw	r24, 0x05	; 5
    1700:	fc 01       	movw	r30, r24
    1702:	31 96       	adiw	r30, 0x01	; 1
    1704:	80 81       	ld	r24, Z
    1706:	98 2f       	mov	r25, r24
    1708:	99 0f       	add	r25, r25
    170a:	99 0f       	add	r25, r25
    170c:	99 0f       	add	r25, r25
    170e:	fe 01       	movw	r30, r28
    1710:	35 96       	adiw	r30, 0x05	; 5
    1712:	80 81       	ld	r24, Z
    1714:	82 95       	swap	r24
    1716:	86 95       	lsr	r24
    1718:	87 70       	andi	r24, 0x07	; 7
    171a:	89 0f       	add	r24, r25
    171c:	8c 93       	st	X, r24
    171e:	a4 ef       	ldi	r26, 0xF4	; 244
    1720:	b0 e0       	ldi	r27, 0x00	; 0
    1722:	fe 01       	movw	r30, r28
    1724:	35 96       	adiw	r30, 0x05	; 5
    1726:	80 81       	ld	r24, Z
    1728:	88 0f       	add	r24, r24
    172a:	88 0f       	add	r24, r24
    172c:	88 0f       	add	r24, r24
    172e:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1730:	af ee       	ldi	r26, 0xEF	; 239
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	ef ee       	ldi	r30, 0xEF	; 239
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	90 81       	ld	r25, Z
    173a:	e9 85       	ldd	r30, Y+9	; 0x09
    173c:	fa 85       	ldd	r31, Y+10	; 0x0a
    173e:	86 81       	ldd	r24, Z+6	; 0x06
    1740:	89 2b       	or	r24, r25
    1742:	8c 93       	st	X, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1744:	e9 85       	ldd	r30, Y+9	; 0x09
    1746:	fa 85       	ldd	r31, Y+10	; 0x0a
    1748:	12 86       	std	Z+10, r1	; 0x0a
    174a:	a4 ef       	ldi	r26, 0xF4	; 244
    174c:	b0 e0       	ldi	r27, 0x00	; 0
    174e:	e4 ef       	ldi	r30, 0xF4	; 244
    1750:	f0 e0       	ldi	r31, 0x00	; 0
    1752:	80 81       	ld	r24, Z
    1754:	84 60       	ori	r24, 0x04	; 4
    1756:	8c 93       	st	X, r24
    1758:	a0 ef       	ldi	r26, 0xF0	; 240
    175a:	b0 e0       	ldi	r27, 0x00	; 0
    175c:	e0 ef       	ldi	r30, 0xF0	; 240
    175e:	f0 e0       	ldi	r31, 0x00	; 0
    1760:	80 81       	ld	r24, Z
    1762:	8b 7f       	andi	r24, 0xFB	; 251
    1764:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1766:	a4 ef       	ldi	r26, 0xF4	; 244
    1768:	b0 e0       	ldi	r27, 0x00	; 0
    176a:	e4 ef       	ldi	r30, 0xF4	; 244
    176c:	f0 e0       	ldi	r31, 0x00	; 0
    176e:	80 81       	ld	r24, Z
    1770:	8e 7f       	andi	r24, 0xFE	; 254
    1772:	8c 93       	st	X, r24
          Can_config_rx();       
    1774:	af ee       	ldi	r26, 0xEF	; 239
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	ef ee       	ldi	r30, 0xEF	; 239
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 81       	ld	r24, Z
    177e:	8f 73       	andi	r24, 0x3F	; 63
    1780:	8c 93       	st	X, r24
    1782:	af ee       	ldi	r26, 0xEF	; 239
    1784:	b0 e0       	ldi	r27, 0x00	; 0
    1786:	ef ee       	ldi	r30, 0xEF	; 239
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	80 68       	ori	r24, 0x80	; 128
    178e:	8c 93       	st	X, r24
    1790:	59 c5       	rjmp	.+2738   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_RX_REMOTE:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    1792:	1d 82       	std	Y+5, r1	; 0x05
    1794:	1e 82       	std	Y+6, r1	; 0x06
    1796:	1f 82       	std	Y+7, r1	; 0x07
    1798:	18 86       	std	Y+8, r1	; 0x08
    179a:	a7 ef       	ldi	r26, 0xF7	; 247
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	ce 01       	movw	r24, r28
    17a0:	05 96       	adiw	r24, 0x05	; 5
    17a2:	fc 01       	movw	r30, r24
    17a4:	33 96       	adiw	r30, 0x03	; 3
    17a6:	80 81       	ld	r24, Z
    17a8:	28 2f       	mov	r18, r24
    17aa:	22 0f       	add	r18, r18
    17ac:	22 0f       	add	r18, r18
    17ae:	22 0f       	add	r18, r18
    17b0:	ce 01       	movw	r24, r28
    17b2:	05 96       	adiw	r24, 0x05	; 5
    17b4:	fc 01       	movw	r30, r24
    17b6:	32 96       	adiw	r30, 0x02	; 2
    17b8:	80 81       	ld	r24, Z
    17ba:	82 95       	swap	r24
    17bc:	86 95       	lsr	r24
    17be:	87 70       	andi	r24, 0x07	; 7
    17c0:	82 0f       	add	r24, r18
    17c2:	8c 93       	st	X, r24
    17c4:	a6 ef       	ldi	r26, 0xF6	; 246
    17c6:	b0 e0       	ldi	r27, 0x00	; 0
    17c8:	ce 01       	movw	r24, r28
    17ca:	05 96       	adiw	r24, 0x05	; 5
    17cc:	fc 01       	movw	r30, r24
    17ce:	32 96       	adiw	r30, 0x02	; 2
    17d0:	80 81       	ld	r24, Z
    17d2:	28 2f       	mov	r18, r24
    17d4:	22 0f       	add	r18, r18
    17d6:	22 0f       	add	r18, r18
    17d8:	22 0f       	add	r18, r18
    17da:	ce 01       	movw	r24, r28
    17dc:	05 96       	adiw	r24, 0x05	; 5
    17de:	fc 01       	movw	r30, r24
    17e0:	31 96       	adiw	r30, 0x01	; 1
    17e2:	80 81       	ld	r24, Z
    17e4:	82 95       	swap	r24
    17e6:	86 95       	lsr	r24
    17e8:	87 70       	andi	r24, 0x07	; 7
    17ea:	82 0f       	add	r24, r18
    17ec:	8c 93       	st	X, r24
    17ee:	a5 ef       	ldi	r26, 0xF5	; 245
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	ce 01       	movw	r24, r28
    17f4:	05 96       	adiw	r24, 0x05	; 5
    17f6:	fc 01       	movw	r30, r24
    17f8:	31 96       	adiw	r30, 0x01	; 1
    17fa:	80 81       	ld	r24, Z
    17fc:	98 2f       	mov	r25, r24
    17fe:	99 0f       	add	r25, r25
    1800:	99 0f       	add	r25, r25
    1802:	99 0f       	add	r25, r25
    1804:	fe 01       	movw	r30, r28
    1806:	35 96       	adiw	r30, 0x05	; 5
    1808:	80 81       	ld	r24, Z
    180a:	82 95       	swap	r24
    180c:	86 95       	lsr	r24
    180e:	87 70       	andi	r24, 0x07	; 7
    1810:	89 0f       	add	r24, r25
    1812:	8c 93       	st	X, r24
    1814:	a4 ef       	ldi	r26, 0xF4	; 244
    1816:	b0 e0       	ldi	r27, 0x00	; 0
    1818:	fe 01       	movw	r30, r28
    181a:	35 96       	adiw	r30, 0x05	; 5
    181c:	80 81       	ld	r24, Z
    181e:	88 0f       	add	r24, r24
    1820:	88 0f       	add	r24, r24
    1822:	88 0f       	add	r24, r24
    1824:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1826:	af ee       	ldi	r26, 0xEF	; 239
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	ef ee       	ldi	r30, 0xEF	; 239
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	90 81       	ld	r25, Z
    1830:	e9 85       	ldd	r30, Y+9	; 0x09
    1832:	fa 85       	ldd	r31, Y+10	; 0x0a
    1834:	86 81       	ldd	r24, Z+6	; 0x06
    1836:	89 2b       	or	r24, r25
    1838:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    183a:	e9 85       	ldd	r30, Y+9	; 0x09
    183c:	fa 85       	ldd	r31, Y+10	; 0x0a
    183e:	81 e0       	ldi	r24, 0x01	; 1
    1840:	82 87       	std	Z+10, r24	; 0x0a
    1842:	a4 ef       	ldi	r26, 0xF4	; 244
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	e4 ef       	ldi	r30, 0xF4	; 244
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	80 81       	ld	r24, Z
    184c:	84 60       	ori	r24, 0x04	; 4
    184e:	8c 93       	st	X, r24
    1850:	a0 ef       	ldi	r26, 0xF0	; 240
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	e0 ef       	ldi	r30, 0xF0	; 240
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	84 60       	ori	r24, 0x04	; 4
    185c:	8c 93       	st	X, r24
          Can_clear_rplv();
    185e:	af ee       	ldi	r26, 0xEF	; 239
    1860:	b0 e0       	ldi	r27, 0x00	; 0
    1862:	ef ee       	ldi	r30, 0xEF	; 239
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	80 81       	ld	r24, Z
    1868:	8f 7d       	andi	r24, 0xDF	; 223
    186a:	8c 93       	st	X, r24
          Can_clear_idemsk();
    186c:	a4 ef       	ldi	r26, 0xF4	; 244
    186e:	b0 e0       	ldi	r27, 0x00	; 0
    1870:	e4 ef       	ldi	r30, 0xF4	; 244
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	80 81       	ld	r24, Z
    1876:	8e 7f       	andi	r24, 0xFE	; 254
    1878:	8c 93       	st	X, r24
          Can_config_rx();       
    187a:	af ee       	ldi	r26, 0xEF	; 239
    187c:	b0 e0       	ldi	r27, 0x00	; 0
    187e:	ef ee       	ldi	r30, 0xEF	; 239
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	8f 73       	andi	r24, 0x3F	; 63
    1886:	8c 93       	st	X, r24
    1888:	af ee       	ldi	r26, 0xEF	; 239
    188a:	b0 e0       	ldi	r27, 0x00	; 0
    188c:	ef ee       	ldi	r30, 0xEF	; 239
    188e:	f0 e0       	ldi	r31, 0x00	; 0
    1890:	80 81       	ld	r24, Z
    1892:	80 68       	ori	r24, 0x80	; 128
    1894:	8c 93       	st	X, r24
    1896:	d6 c4       	rjmp	.+2476   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1898:	e9 85       	ldd	r30, Y+9	; 0x09
    189a:	fa 85       	ldd	r31, Y+10	; 0x0a
    189c:	83 85       	ldd	r24, Z+11	; 0x0b
    189e:	88 23       	and	r24, r24
    18a0:	09 f4       	brne	.+2      	; 0x18a4 <__stack+0x7a5>
    18a2:	57 c0       	rjmp	.+174    	; 0x1952 <__stack+0x853>
    18a4:	a3 ef       	ldi	r26, 0xF3	; 243
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	89 85       	ldd	r24, Y+9	; 0x09
    18aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    18ac:	02 96       	adiw	r24, 0x02	; 2
    18ae:	fc 01       	movw	r30, r24
    18b0:	33 96       	adiw	r30, 0x03	; 3
    18b2:	80 81       	ld	r24, Z
    18b4:	28 2f       	mov	r18, r24
    18b6:	22 0f       	add	r18, r18
    18b8:	22 0f       	add	r18, r18
    18ba:	22 0f       	add	r18, r18
    18bc:	89 85       	ldd	r24, Y+9	; 0x09
    18be:	9a 85       	ldd	r25, Y+10	; 0x0a
    18c0:	02 96       	adiw	r24, 0x02	; 2
    18c2:	fc 01       	movw	r30, r24
    18c4:	32 96       	adiw	r30, 0x02	; 2
    18c6:	80 81       	ld	r24, Z
    18c8:	82 95       	swap	r24
    18ca:	86 95       	lsr	r24
    18cc:	87 70       	andi	r24, 0x07	; 7
    18ce:	82 0f       	add	r24, r18
    18d0:	8c 93       	st	X, r24
    18d2:	a2 ef       	ldi	r26, 0xF2	; 242
    18d4:	b0 e0       	ldi	r27, 0x00	; 0
    18d6:	89 85       	ldd	r24, Y+9	; 0x09
    18d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    18da:	02 96       	adiw	r24, 0x02	; 2
    18dc:	fc 01       	movw	r30, r24
    18de:	32 96       	adiw	r30, 0x02	; 2
    18e0:	80 81       	ld	r24, Z
    18e2:	28 2f       	mov	r18, r24
    18e4:	22 0f       	add	r18, r18
    18e6:	22 0f       	add	r18, r18
    18e8:	22 0f       	add	r18, r18
    18ea:	89 85       	ldd	r24, Y+9	; 0x09
    18ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    18ee:	02 96       	adiw	r24, 0x02	; 2
    18f0:	fc 01       	movw	r30, r24
    18f2:	31 96       	adiw	r30, 0x01	; 1
    18f4:	80 81       	ld	r24, Z
    18f6:	82 95       	swap	r24
    18f8:	86 95       	lsr	r24
    18fa:	87 70       	andi	r24, 0x07	; 7
    18fc:	82 0f       	add	r24, r18
    18fe:	8c 93       	st	X, r24
    1900:	a1 ef       	ldi	r26, 0xF1	; 241
    1902:	b0 e0       	ldi	r27, 0x00	; 0
    1904:	89 85       	ldd	r24, Y+9	; 0x09
    1906:	9a 85       	ldd	r25, Y+10	; 0x0a
    1908:	02 96       	adiw	r24, 0x02	; 2
    190a:	fc 01       	movw	r30, r24
    190c:	31 96       	adiw	r30, 0x01	; 1
    190e:	80 81       	ld	r24, Z
    1910:	28 2f       	mov	r18, r24
    1912:	22 0f       	add	r18, r18
    1914:	22 0f       	add	r18, r18
    1916:	22 0f       	add	r18, r18
    1918:	89 85       	ldd	r24, Y+9	; 0x09
    191a:	9a 85       	ldd	r25, Y+10	; 0x0a
    191c:	02 96       	adiw	r24, 0x02	; 2
    191e:	fc 01       	movw	r30, r24
    1920:	80 81       	ld	r24, Z
    1922:	82 95       	swap	r24
    1924:	86 95       	lsr	r24
    1926:	87 70       	andi	r24, 0x07	; 7
    1928:	82 0f       	add	r24, r18
    192a:	8c 93       	st	X, r24
    192c:	a0 ef       	ldi	r26, 0xF0	; 240
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	89 85       	ldd	r24, Y+9	; 0x09
    1932:	9a 85       	ldd	r25, Y+10	; 0x0a
    1934:	02 96       	adiw	r24, 0x02	; 2
    1936:	fc 01       	movw	r30, r24
    1938:	80 81       	ld	r24, Z
    193a:	88 0f       	add	r24, r24
    193c:	88 0f       	add	r24, r24
    193e:	88 0f       	add	r24, r24
    1940:	8c 93       	st	X, r24
    1942:	af ee       	ldi	r26, 0xEF	; 239
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	ef ee       	ldi	r30, 0xEF	; 239
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	80 61       	ori	r24, 0x10	; 16
    194e:	8c 93       	st	X, r24
    1950:	28 c0       	rjmp	.+80     	; 0x19a2 <__stack+0x8a3>
          else              { Can_set_std_id(cmd->id.std);}
    1952:	a3 ef       	ldi	r26, 0xF3	; 243
    1954:	b0 e0       	ldi	r27, 0x00	; 0
    1956:	89 85       	ldd	r24, Y+9	; 0x09
    1958:	9a 85       	ldd	r25, Y+10	; 0x0a
    195a:	02 96       	adiw	r24, 0x02	; 2
    195c:	fc 01       	movw	r30, r24
    195e:	31 96       	adiw	r30, 0x01	; 1
    1960:	80 81       	ld	r24, Z
    1962:	28 2f       	mov	r18, r24
    1964:	22 95       	swap	r18
    1966:	22 0f       	add	r18, r18
    1968:	20 7e       	andi	r18, 0xE0	; 224
    196a:	89 85       	ldd	r24, Y+9	; 0x09
    196c:	9a 85       	ldd	r25, Y+10	; 0x0a
    196e:	02 96       	adiw	r24, 0x02	; 2
    1970:	fc 01       	movw	r30, r24
    1972:	80 81       	ld	r24, Z
    1974:	86 95       	lsr	r24
    1976:	86 95       	lsr	r24
    1978:	86 95       	lsr	r24
    197a:	82 0f       	add	r24, r18
    197c:	8c 93       	st	X, r24
    197e:	a2 ef       	ldi	r26, 0xF2	; 242
    1980:	b0 e0       	ldi	r27, 0x00	; 0
    1982:	89 85       	ldd	r24, Y+9	; 0x09
    1984:	9a 85       	ldd	r25, Y+10	; 0x0a
    1986:	02 96       	adiw	r24, 0x02	; 2
    1988:	fc 01       	movw	r30, r24
    198a:	80 81       	ld	r24, Z
    198c:	82 95       	swap	r24
    198e:	88 0f       	add	r24, r24
    1990:	80 7e       	andi	r24, 0xE0	; 224
    1992:	8c 93       	st	X, r24
    1994:	af ee       	ldi	r26, 0xEF	; 239
    1996:	b0 e0       	ldi	r27, 0x00	; 0
    1998:	ef ee       	ldi	r30, 0xEF	; 239
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	80 81       	ld	r24, Z
    199e:	8f 7e       	andi	r24, 0xEF	; 239
    19a0:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    19a2:	8f ef       	ldi	r24, 0xFF	; 255
    19a4:	9f ef       	ldi	r25, 0xFF	; 255
    19a6:	af ef       	ldi	r26, 0xFF	; 255
    19a8:	bf ef       	ldi	r27, 0xFF	; 255
    19aa:	8d 83       	std	Y+5, r24	; 0x05
    19ac:	9e 83       	std	Y+6, r25	; 0x06
    19ae:	af 83       	std	Y+7, r26	; 0x07
    19b0:	b8 87       	std	Y+8, r27	; 0x08
    19b2:	a7 ef       	ldi	r26, 0xF7	; 247
    19b4:	b0 e0       	ldi	r27, 0x00	; 0
    19b6:	ce 01       	movw	r24, r28
    19b8:	05 96       	adiw	r24, 0x05	; 5
    19ba:	fc 01       	movw	r30, r24
    19bc:	33 96       	adiw	r30, 0x03	; 3
    19be:	80 81       	ld	r24, Z
    19c0:	28 2f       	mov	r18, r24
    19c2:	22 0f       	add	r18, r18
    19c4:	22 0f       	add	r18, r18
    19c6:	22 0f       	add	r18, r18
    19c8:	ce 01       	movw	r24, r28
    19ca:	05 96       	adiw	r24, 0x05	; 5
    19cc:	fc 01       	movw	r30, r24
    19ce:	32 96       	adiw	r30, 0x02	; 2
    19d0:	80 81       	ld	r24, Z
    19d2:	82 95       	swap	r24
    19d4:	86 95       	lsr	r24
    19d6:	87 70       	andi	r24, 0x07	; 7
    19d8:	82 0f       	add	r24, r18
    19da:	8c 93       	st	X, r24
    19dc:	a6 ef       	ldi	r26, 0xF6	; 246
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	ce 01       	movw	r24, r28
    19e2:	05 96       	adiw	r24, 0x05	; 5
    19e4:	fc 01       	movw	r30, r24
    19e6:	32 96       	adiw	r30, 0x02	; 2
    19e8:	80 81       	ld	r24, Z
    19ea:	28 2f       	mov	r18, r24
    19ec:	22 0f       	add	r18, r18
    19ee:	22 0f       	add	r18, r18
    19f0:	22 0f       	add	r18, r18
    19f2:	ce 01       	movw	r24, r28
    19f4:	05 96       	adiw	r24, 0x05	; 5
    19f6:	fc 01       	movw	r30, r24
    19f8:	31 96       	adiw	r30, 0x01	; 1
    19fa:	80 81       	ld	r24, Z
    19fc:	82 95       	swap	r24
    19fe:	86 95       	lsr	r24
    1a00:	87 70       	andi	r24, 0x07	; 7
    1a02:	82 0f       	add	r24, r18
    1a04:	8c 93       	st	X, r24
    1a06:	a5 ef       	ldi	r26, 0xF5	; 245
    1a08:	b0 e0       	ldi	r27, 0x00	; 0
    1a0a:	ce 01       	movw	r24, r28
    1a0c:	05 96       	adiw	r24, 0x05	; 5
    1a0e:	fc 01       	movw	r30, r24
    1a10:	31 96       	adiw	r30, 0x01	; 1
    1a12:	80 81       	ld	r24, Z
    1a14:	98 2f       	mov	r25, r24
    1a16:	99 0f       	add	r25, r25
    1a18:	99 0f       	add	r25, r25
    1a1a:	99 0f       	add	r25, r25
    1a1c:	fe 01       	movw	r30, r28
    1a1e:	35 96       	adiw	r30, 0x05	; 5
    1a20:	80 81       	ld	r24, Z
    1a22:	82 95       	swap	r24
    1a24:	86 95       	lsr	r24
    1a26:	87 70       	andi	r24, 0x07	; 7
    1a28:	89 0f       	add	r24, r25
    1a2a:	8c 93       	st	X, r24
    1a2c:	a4 ef       	ldi	r26, 0xF4	; 244
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	fe 01       	movw	r30, r28
    1a32:	35 96       	adiw	r30, 0x05	; 5
    1a34:	80 81       	ld	r24, Z
    1a36:	88 0f       	add	r24, r24
    1a38:	88 0f       	add	r24, r24
    1a3a:	88 0f       	add	r24, r24
    1a3c:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1a3e:	af ee       	ldi	r26, 0xEF	; 239
    1a40:	b0 e0       	ldi	r27, 0x00	; 0
    1a42:	ef ee       	ldi	r30, 0xEF	; 239
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	90 81       	ld	r25, Z
    1a48:	e9 85       	ldd	r30, Y+9	; 0x09
    1a4a:	fa 85       	ldd	r31, Y+10	; 0x0a
    1a4c:	86 81       	ldd	r24, Z+6	; 0x06
    1a4e:	89 2b       	or	r24, r25
    1a50:	8c 93       	st	X, r24
          Can_clear_rtrmsk();
    1a52:	a4 ef       	ldi	r26, 0xF4	; 244
    1a54:	b0 e0       	ldi	r27, 0x00	; 0
    1a56:	e4 ef       	ldi	r30, 0xF4	; 244
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	8b 7f       	andi	r24, 0xFB	; 251
    1a5e:	8c 93       	st	X, r24
          Can_set_idemsk();
    1a60:	a4 ef       	ldi	r26, 0xF4	; 244
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e4 ef       	ldi	r30, 0xF4	; 244
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 81       	ld	r24, Z
    1a6a:	81 60       	ori	r24, 0x01	; 1
    1a6c:	8c 93       	st	X, r24
          Can_config_rx();       
    1a6e:	af ee       	ldi	r26, 0xEF	; 239
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	ef ee       	ldi	r30, 0xEF	; 239
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	80 81       	ld	r24, Z
    1a78:	8f 73       	andi	r24, 0x3F	; 63
    1a7a:	8c 93       	st	X, r24
    1a7c:	af ee       	ldi	r26, 0xEF	; 239
    1a7e:	b0 e0       	ldi	r27, 0x00	; 0
    1a80:	ef ee       	ldi	r30, 0xEF	; 239
    1a82:	f0 e0       	ldi	r31, 0x00	; 0
    1a84:	80 81       	ld	r24, Z
    1a86:	80 68       	ori	r24, 0x80	; 128
    1a88:	8c 93       	st	X, r24
    1a8a:	dc c3       	rjmp	.+1976   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1a8c:	e9 85       	ldd	r30, Y+9	; 0x09
    1a8e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1a90:	83 85       	ldd	r24, Z+11	; 0x0b
    1a92:	88 23       	and	r24, r24
    1a94:	09 f4       	brne	.+2      	; 0x1a98 <__stack+0x999>
    1a96:	57 c0       	rjmp	.+174    	; 0x1b46 <__stack+0xa47>
    1a98:	a3 ef       	ldi	r26, 0xF3	; 243
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	89 85       	ldd	r24, Y+9	; 0x09
    1a9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aa0:	02 96       	adiw	r24, 0x02	; 2
    1aa2:	fc 01       	movw	r30, r24
    1aa4:	33 96       	adiw	r30, 0x03	; 3
    1aa6:	80 81       	ld	r24, Z
    1aa8:	28 2f       	mov	r18, r24
    1aaa:	22 0f       	add	r18, r18
    1aac:	22 0f       	add	r18, r18
    1aae:	22 0f       	add	r18, r18
    1ab0:	89 85       	ldd	r24, Y+9	; 0x09
    1ab2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ab4:	02 96       	adiw	r24, 0x02	; 2
    1ab6:	fc 01       	movw	r30, r24
    1ab8:	32 96       	adiw	r30, 0x02	; 2
    1aba:	80 81       	ld	r24, Z
    1abc:	82 95       	swap	r24
    1abe:	86 95       	lsr	r24
    1ac0:	87 70       	andi	r24, 0x07	; 7
    1ac2:	82 0f       	add	r24, r18
    1ac4:	8c 93       	st	X, r24
    1ac6:	a2 ef       	ldi	r26, 0xF2	; 242
    1ac8:	b0 e0       	ldi	r27, 0x00	; 0
    1aca:	89 85       	ldd	r24, Y+9	; 0x09
    1acc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ace:	02 96       	adiw	r24, 0x02	; 2
    1ad0:	fc 01       	movw	r30, r24
    1ad2:	32 96       	adiw	r30, 0x02	; 2
    1ad4:	80 81       	ld	r24, Z
    1ad6:	28 2f       	mov	r18, r24
    1ad8:	22 0f       	add	r18, r18
    1ada:	22 0f       	add	r18, r18
    1adc:	22 0f       	add	r18, r18
    1ade:	89 85       	ldd	r24, Y+9	; 0x09
    1ae0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ae2:	02 96       	adiw	r24, 0x02	; 2
    1ae4:	fc 01       	movw	r30, r24
    1ae6:	31 96       	adiw	r30, 0x01	; 1
    1ae8:	80 81       	ld	r24, Z
    1aea:	82 95       	swap	r24
    1aec:	86 95       	lsr	r24
    1aee:	87 70       	andi	r24, 0x07	; 7
    1af0:	82 0f       	add	r24, r18
    1af2:	8c 93       	st	X, r24
    1af4:	a1 ef       	ldi	r26, 0xF1	; 241
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	89 85       	ldd	r24, Y+9	; 0x09
    1afa:	9a 85       	ldd	r25, Y+10	; 0x0a
    1afc:	02 96       	adiw	r24, 0x02	; 2
    1afe:	fc 01       	movw	r30, r24
    1b00:	31 96       	adiw	r30, 0x01	; 1
    1b02:	80 81       	ld	r24, Z
    1b04:	28 2f       	mov	r18, r24
    1b06:	22 0f       	add	r18, r18
    1b08:	22 0f       	add	r18, r18
    1b0a:	22 0f       	add	r18, r18
    1b0c:	89 85       	ldd	r24, Y+9	; 0x09
    1b0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b10:	02 96       	adiw	r24, 0x02	; 2
    1b12:	fc 01       	movw	r30, r24
    1b14:	80 81       	ld	r24, Z
    1b16:	82 95       	swap	r24
    1b18:	86 95       	lsr	r24
    1b1a:	87 70       	andi	r24, 0x07	; 7
    1b1c:	82 0f       	add	r24, r18
    1b1e:	8c 93       	st	X, r24
    1b20:	a0 ef       	ldi	r26, 0xF0	; 240
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	89 85       	ldd	r24, Y+9	; 0x09
    1b26:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b28:	02 96       	adiw	r24, 0x02	; 2
    1b2a:	fc 01       	movw	r30, r24
    1b2c:	80 81       	ld	r24, Z
    1b2e:	88 0f       	add	r24, r24
    1b30:	88 0f       	add	r24, r24
    1b32:	88 0f       	add	r24, r24
    1b34:	8c 93       	st	X, r24
    1b36:	af ee       	ldi	r26, 0xEF	; 239
    1b38:	b0 e0       	ldi	r27, 0x00	; 0
    1b3a:	ef ee       	ldi	r30, 0xEF	; 239
    1b3c:	f0 e0       	ldi	r31, 0x00	; 0
    1b3e:	80 81       	ld	r24, Z
    1b40:	80 61       	ori	r24, 0x10	; 16
    1b42:	8c 93       	st	X, r24
    1b44:	28 c0       	rjmp	.+80     	; 0x1b96 <__stack+0xa97>
          else              { Can_set_std_id(cmd->id.std);}
    1b46:	a3 ef       	ldi	r26, 0xF3	; 243
    1b48:	b0 e0       	ldi	r27, 0x00	; 0
    1b4a:	89 85       	ldd	r24, Y+9	; 0x09
    1b4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b4e:	02 96       	adiw	r24, 0x02	; 2
    1b50:	fc 01       	movw	r30, r24
    1b52:	31 96       	adiw	r30, 0x01	; 1
    1b54:	80 81       	ld	r24, Z
    1b56:	28 2f       	mov	r18, r24
    1b58:	22 95       	swap	r18
    1b5a:	22 0f       	add	r18, r18
    1b5c:	20 7e       	andi	r18, 0xE0	; 224
    1b5e:	89 85       	ldd	r24, Y+9	; 0x09
    1b60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b62:	02 96       	adiw	r24, 0x02	; 2
    1b64:	fc 01       	movw	r30, r24
    1b66:	80 81       	ld	r24, Z
    1b68:	86 95       	lsr	r24
    1b6a:	86 95       	lsr	r24
    1b6c:	86 95       	lsr	r24
    1b6e:	82 0f       	add	r24, r18
    1b70:	8c 93       	st	X, r24
    1b72:	a2 ef       	ldi	r26, 0xF2	; 242
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	89 85       	ldd	r24, Y+9	; 0x09
    1b78:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b7a:	02 96       	adiw	r24, 0x02	; 2
    1b7c:	fc 01       	movw	r30, r24
    1b7e:	80 81       	ld	r24, Z
    1b80:	82 95       	swap	r24
    1b82:	88 0f       	add	r24, r24
    1b84:	80 7e       	andi	r24, 0xE0	; 224
    1b86:	8c 93       	st	X, r24
    1b88:	af ee       	ldi	r26, 0xEF	; 239
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	ef ee       	ldi	r30, 0xEF	; 239
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	8f 7e       	andi	r24, 0xEF	; 239
    1b94:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    1b96:	8f ef       	ldi	r24, 0xFF	; 255
    1b98:	9f ef       	ldi	r25, 0xFF	; 255
    1b9a:	af ef       	ldi	r26, 0xFF	; 255
    1b9c:	bf ef       	ldi	r27, 0xFF	; 255
    1b9e:	8d 83       	std	Y+5, r24	; 0x05
    1ba0:	9e 83       	std	Y+6, r25	; 0x06
    1ba2:	af 83       	std	Y+7, r26	; 0x07
    1ba4:	b8 87       	std	Y+8, r27	; 0x08
    1ba6:	a7 ef       	ldi	r26, 0xF7	; 247
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	ce 01       	movw	r24, r28
    1bac:	05 96       	adiw	r24, 0x05	; 5
    1bae:	fc 01       	movw	r30, r24
    1bb0:	33 96       	adiw	r30, 0x03	; 3
    1bb2:	80 81       	ld	r24, Z
    1bb4:	28 2f       	mov	r18, r24
    1bb6:	22 0f       	add	r18, r18
    1bb8:	22 0f       	add	r18, r18
    1bba:	22 0f       	add	r18, r18
    1bbc:	ce 01       	movw	r24, r28
    1bbe:	05 96       	adiw	r24, 0x05	; 5
    1bc0:	fc 01       	movw	r30, r24
    1bc2:	32 96       	adiw	r30, 0x02	; 2
    1bc4:	80 81       	ld	r24, Z
    1bc6:	82 95       	swap	r24
    1bc8:	86 95       	lsr	r24
    1bca:	87 70       	andi	r24, 0x07	; 7
    1bcc:	82 0f       	add	r24, r18
    1bce:	8c 93       	st	X, r24
    1bd0:	a6 ef       	ldi	r26, 0xF6	; 246
    1bd2:	b0 e0       	ldi	r27, 0x00	; 0
    1bd4:	ce 01       	movw	r24, r28
    1bd6:	05 96       	adiw	r24, 0x05	; 5
    1bd8:	fc 01       	movw	r30, r24
    1bda:	32 96       	adiw	r30, 0x02	; 2
    1bdc:	80 81       	ld	r24, Z
    1bde:	28 2f       	mov	r18, r24
    1be0:	22 0f       	add	r18, r18
    1be2:	22 0f       	add	r18, r18
    1be4:	22 0f       	add	r18, r18
    1be6:	ce 01       	movw	r24, r28
    1be8:	05 96       	adiw	r24, 0x05	; 5
    1bea:	fc 01       	movw	r30, r24
    1bec:	31 96       	adiw	r30, 0x01	; 1
    1bee:	80 81       	ld	r24, Z
    1bf0:	82 95       	swap	r24
    1bf2:	86 95       	lsr	r24
    1bf4:	87 70       	andi	r24, 0x07	; 7
    1bf6:	82 0f       	add	r24, r18
    1bf8:	8c 93       	st	X, r24
    1bfa:	a5 ef       	ldi	r26, 0xF5	; 245
    1bfc:	b0 e0       	ldi	r27, 0x00	; 0
    1bfe:	ce 01       	movw	r24, r28
    1c00:	05 96       	adiw	r24, 0x05	; 5
    1c02:	fc 01       	movw	r30, r24
    1c04:	31 96       	adiw	r30, 0x01	; 1
    1c06:	80 81       	ld	r24, Z
    1c08:	98 2f       	mov	r25, r24
    1c0a:	99 0f       	add	r25, r25
    1c0c:	99 0f       	add	r25, r25
    1c0e:	99 0f       	add	r25, r25
    1c10:	fe 01       	movw	r30, r28
    1c12:	35 96       	adiw	r30, 0x05	; 5
    1c14:	80 81       	ld	r24, Z
    1c16:	82 95       	swap	r24
    1c18:	86 95       	lsr	r24
    1c1a:	87 70       	andi	r24, 0x07	; 7
    1c1c:	89 0f       	add	r24, r25
    1c1e:	8c 93       	st	X, r24
    1c20:	a4 ef       	ldi	r26, 0xF4	; 244
    1c22:	b0 e0       	ldi	r27, 0x00	; 0
    1c24:	fe 01       	movw	r30, r28
    1c26:	35 96       	adiw	r30, 0x05	; 5
    1c28:	80 81       	ld	r24, Z
    1c2a:	88 0f       	add	r24, r24
    1c2c:	88 0f       	add	r24, r24
    1c2e:	88 0f       	add	r24, r24
    1c30:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1c32:	af ee       	ldi	r26, 0xEF	; 239
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	ef ee       	ldi	r30, 0xEF	; 239
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	90 81       	ld	r25, Z
    1c3c:	e9 85       	ldd	r30, Y+9	; 0x09
    1c3e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1c40:	86 81       	ldd	r24, Z+6	; 0x06
    1c42:	89 2b       	or	r24, r25
    1c44:	8c 93       	st	X, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1c46:	e9 85       	ldd	r30, Y+9	; 0x09
    1c48:	fa 85       	ldd	r31, Y+10	; 0x0a
    1c4a:	12 86       	std	Z+10, r1	; 0x0a
    1c4c:	a4 ef       	ldi	r26, 0xF4	; 244
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	e4 ef       	ldi	r30, 0xF4	; 244
    1c52:	f0 e0       	ldi	r31, 0x00	; 0
    1c54:	80 81       	ld	r24, Z
    1c56:	84 60       	ori	r24, 0x04	; 4
    1c58:	8c 93       	st	X, r24
    1c5a:	a0 ef       	ldi	r26, 0xF0	; 240
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e0 ef       	ldi	r30, 0xF0	; 240
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	80 81       	ld	r24, Z
    1c64:	8b 7f       	andi	r24, 0xFB	; 251
    1c66:	8c 93       	st	X, r24
          Can_set_idemsk();
    1c68:	a4 ef       	ldi	r26, 0xF4	; 244
    1c6a:	b0 e0       	ldi	r27, 0x00	; 0
    1c6c:	e4 ef       	ldi	r30, 0xF4	; 244
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	80 81       	ld	r24, Z
    1c72:	81 60       	ori	r24, 0x01	; 1
    1c74:	8c 93       	st	X, r24
          Can_config_rx();       
    1c76:	af ee       	ldi	r26, 0xEF	; 239
    1c78:	b0 e0       	ldi	r27, 0x00	; 0
    1c7a:	ef ee       	ldi	r30, 0xEF	; 239
    1c7c:	f0 e0       	ldi	r31, 0x00	; 0
    1c7e:	80 81       	ld	r24, Z
    1c80:	8f 73       	andi	r24, 0x3F	; 63
    1c82:	8c 93       	st	X, r24
    1c84:	af ee       	ldi	r26, 0xEF	; 239
    1c86:	b0 e0       	ldi	r27, 0x00	; 0
    1c88:	ef ee       	ldi	r30, 0xEF	; 239
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	80 81       	ld	r24, Z
    1c8e:	80 68       	ori	r24, 0x80	; 128
    1c90:	8c 93       	st	X, r24
    1c92:	d8 c2       	rjmp	.+1456   	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1c94:	e9 85       	ldd	r30, Y+9	; 0x09
    1c96:	fa 85       	ldd	r31, Y+10	; 0x0a
    1c98:	83 85       	ldd	r24, Z+11	; 0x0b
    1c9a:	88 23       	and	r24, r24
    1c9c:	09 f4       	brne	.+2      	; 0x1ca0 <__stack+0xba1>
    1c9e:	57 c0       	rjmp	.+174    	; 0x1d4e <__stack+0xc4f>
    1ca0:	a3 ef       	ldi	r26, 0xF3	; 243
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	89 85       	ldd	r24, Y+9	; 0x09
    1ca6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ca8:	02 96       	adiw	r24, 0x02	; 2
    1caa:	fc 01       	movw	r30, r24
    1cac:	33 96       	adiw	r30, 0x03	; 3
    1cae:	80 81       	ld	r24, Z
    1cb0:	28 2f       	mov	r18, r24
    1cb2:	22 0f       	add	r18, r18
    1cb4:	22 0f       	add	r18, r18
    1cb6:	22 0f       	add	r18, r18
    1cb8:	89 85       	ldd	r24, Y+9	; 0x09
    1cba:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cbc:	02 96       	adiw	r24, 0x02	; 2
    1cbe:	fc 01       	movw	r30, r24
    1cc0:	32 96       	adiw	r30, 0x02	; 2
    1cc2:	80 81       	ld	r24, Z
    1cc4:	82 95       	swap	r24
    1cc6:	86 95       	lsr	r24
    1cc8:	87 70       	andi	r24, 0x07	; 7
    1cca:	82 0f       	add	r24, r18
    1ccc:	8c 93       	st	X, r24
    1cce:	a2 ef       	ldi	r26, 0xF2	; 242
    1cd0:	b0 e0       	ldi	r27, 0x00	; 0
    1cd2:	89 85       	ldd	r24, Y+9	; 0x09
    1cd4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cd6:	02 96       	adiw	r24, 0x02	; 2
    1cd8:	fc 01       	movw	r30, r24
    1cda:	32 96       	adiw	r30, 0x02	; 2
    1cdc:	80 81       	ld	r24, Z
    1cde:	28 2f       	mov	r18, r24
    1ce0:	22 0f       	add	r18, r18
    1ce2:	22 0f       	add	r18, r18
    1ce4:	22 0f       	add	r18, r18
    1ce6:	89 85       	ldd	r24, Y+9	; 0x09
    1ce8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1cea:	02 96       	adiw	r24, 0x02	; 2
    1cec:	fc 01       	movw	r30, r24
    1cee:	31 96       	adiw	r30, 0x01	; 1
    1cf0:	80 81       	ld	r24, Z
    1cf2:	82 95       	swap	r24
    1cf4:	86 95       	lsr	r24
    1cf6:	87 70       	andi	r24, 0x07	; 7
    1cf8:	82 0f       	add	r24, r18
    1cfa:	8c 93       	st	X, r24
    1cfc:	a1 ef       	ldi	r26, 0xF1	; 241
    1cfe:	b0 e0       	ldi	r27, 0x00	; 0
    1d00:	89 85       	ldd	r24, Y+9	; 0x09
    1d02:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d04:	02 96       	adiw	r24, 0x02	; 2
    1d06:	fc 01       	movw	r30, r24
    1d08:	31 96       	adiw	r30, 0x01	; 1
    1d0a:	80 81       	ld	r24, Z
    1d0c:	28 2f       	mov	r18, r24
    1d0e:	22 0f       	add	r18, r18
    1d10:	22 0f       	add	r18, r18
    1d12:	22 0f       	add	r18, r18
    1d14:	89 85       	ldd	r24, Y+9	; 0x09
    1d16:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d18:	02 96       	adiw	r24, 0x02	; 2
    1d1a:	fc 01       	movw	r30, r24
    1d1c:	80 81       	ld	r24, Z
    1d1e:	82 95       	swap	r24
    1d20:	86 95       	lsr	r24
    1d22:	87 70       	andi	r24, 0x07	; 7
    1d24:	82 0f       	add	r24, r18
    1d26:	8c 93       	st	X, r24
    1d28:	a0 ef       	ldi	r26, 0xF0	; 240
    1d2a:	b0 e0       	ldi	r27, 0x00	; 0
    1d2c:	89 85       	ldd	r24, Y+9	; 0x09
    1d2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d30:	02 96       	adiw	r24, 0x02	; 2
    1d32:	fc 01       	movw	r30, r24
    1d34:	80 81       	ld	r24, Z
    1d36:	88 0f       	add	r24, r24
    1d38:	88 0f       	add	r24, r24
    1d3a:	88 0f       	add	r24, r24
    1d3c:	8c 93       	st	X, r24
    1d3e:	af ee       	ldi	r26, 0xEF	; 239
    1d40:	b0 e0       	ldi	r27, 0x00	; 0
    1d42:	ef ee       	ldi	r30, 0xEF	; 239
    1d44:	f0 e0       	ldi	r31, 0x00	; 0
    1d46:	80 81       	ld	r24, Z
    1d48:	80 61       	ori	r24, 0x10	; 16
    1d4a:	8c 93       	st	X, r24
    1d4c:	28 c0       	rjmp	.+80     	; 0x1d9e <__stack+0xc9f>
          else              { Can_set_std_id(cmd->id.std);}
    1d4e:	a3 ef       	ldi	r26, 0xF3	; 243
    1d50:	b0 e0       	ldi	r27, 0x00	; 0
    1d52:	89 85       	ldd	r24, Y+9	; 0x09
    1d54:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d56:	02 96       	adiw	r24, 0x02	; 2
    1d58:	fc 01       	movw	r30, r24
    1d5a:	31 96       	adiw	r30, 0x01	; 1
    1d5c:	80 81       	ld	r24, Z
    1d5e:	28 2f       	mov	r18, r24
    1d60:	22 95       	swap	r18
    1d62:	22 0f       	add	r18, r18
    1d64:	20 7e       	andi	r18, 0xE0	; 224
    1d66:	89 85       	ldd	r24, Y+9	; 0x09
    1d68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d6a:	02 96       	adiw	r24, 0x02	; 2
    1d6c:	fc 01       	movw	r30, r24
    1d6e:	80 81       	ld	r24, Z
    1d70:	86 95       	lsr	r24
    1d72:	86 95       	lsr	r24
    1d74:	86 95       	lsr	r24
    1d76:	82 0f       	add	r24, r18
    1d78:	8c 93       	st	X, r24
    1d7a:	a2 ef       	ldi	r26, 0xF2	; 242
    1d7c:	b0 e0       	ldi	r27, 0x00	; 0
    1d7e:	89 85       	ldd	r24, Y+9	; 0x09
    1d80:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d82:	02 96       	adiw	r24, 0x02	; 2
    1d84:	fc 01       	movw	r30, r24
    1d86:	80 81       	ld	r24, Z
    1d88:	82 95       	swap	r24
    1d8a:	88 0f       	add	r24, r24
    1d8c:	80 7e       	andi	r24, 0xE0	; 224
    1d8e:	8c 93       	st	X, r24
    1d90:	af ee       	ldi	r26, 0xEF	; 239
    1d92:	b0 e0       	ldi	r27, 0x00	; 0
    1d94:	ef ee       	ldi	r30, 0xEF	; 239
    1d96:	f0 e0       	ldi	r31, 0x00	; 0
    1d98:	80 81       	ld	r24, Z
    1d9a:	8f 7e       	andi	r24, 0xEF	; 239
    1d9c:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    1d9e:	8f ef       	ldi	r24, 0xFF	; 255
    1da0:	9f ef       	ldi	r25, 0xFF	; 255
    1da2:	af ef       	ldi	r26, 0xFF	; 255
    1da4:	bf ef       	ldi	r27, 0xFF	; 255
    1da6:	8d 83       	std	Y+5, r24	; 0x05
    1da8:	9e 83       	std	Y+6, r25	; 0x06
    1daa:	af 83       	std	Y+7, r26	; 0x07
    1dac:	b8 87       	std	Y+8, r27	; 0x08
    1dae:	a7 ef       	ldi	r26, 0xF7	; 247
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	ce 01       	movw	r24, r28
    1db4:	05 96       	adiw	r24, 0x05	; 5
    1db6:	fc 01       	movw	r30, r24
    1db8:	33 96       	adiw	r30, 0x03	; 3
    1dba:	80 81       	ld	r24, Z
    1dbc:	28 2f       	mov	r18, r24
    1dbe:	22 0f       	add	r18, r18
    1dc0:	22 0f       	add	r18, r18
    1dc2:	22 0f       	add	r18, r18
    1dc4:	ce 01       	movw	r24, r28
    1dc6:	05 96       	adiw	r24, 0x05	; 5
    1dc8:	fc 01       	movw	r30, r24
    1dca:	32 96       	adiw	r30, 0x02	; 2
    1dcc:	80 81       	ld	r24, Z
    1dce:	82 95       	swap	r24
    1dd0:	86 95       	lsr	r24
    1dd2:	87 70       	andi	r24, 0x07	; 7
    1dd4:	82 0f       	add	r24, r18
    1dd6:	8c 93       	st	X, r24
    1dd8:	a6 ef       	ldi	r26, 0xF6	; 246
    1dda:	b0 e0       	ldi	r27, 0x00	; 0
    1ddc:	ce 01       	movw	r24, r28
    1dde:	05 96       	adiw	r24, 0x05	; 5
    1de0:	fc 01       	movw	r30, r24
    1de2:	32 96       	adiw	r30, 0x02	; 2
    1de4:	80 81       	ld	r24, Z
    1de6:	28 2f       	mov	r18, r24
    1de8:	22 0f       	add	r18, r18
    1dea:	22 0f       	add	r18, r18
    1dec:	22 0f       	add	r18, r18
    1dee:	ce 01       	movw	r24, r28
    1df0:	05 96       	adiw	r24, 0x05	; 5
    1df2:	fc 01       	movw	r30, r24
    1df4:	31 96       	adiw	r30, 0x01	; 1
    1df6:	80 81       	ld	r24, Z
    1df8:	82 95       	swap	r24
    1dfa:	86 95       	lsr	r24
    1dfc:	87 70       	andi	r24, 0x07	; 7
    1dfe:	82 0f       	add	r24, r18
    1e00:	8c 93       	st	X, r24
    1e02:	a5 ef       	ldi	r26, 0xF5	; 245
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	ce 01       	movw	r24, r28
    1e08:	05 96       	adiw	r24, 0x05	; 5
    1e0a:	fc 01       	movw	r30, r24
    1e0c:	31 96       	adiw	r30, 0x01	; 1
    1e0e:	80 81       	ld	r24, Z
    1e10:	98 2f       	mov	r25, r24
    1e12:	99 0f       	add	r25, r25
    1e14:	99 0f       	add	r25, r25
    1e16:	99 0f       	add	r25, r25
    1e18:	fe 01       	movw	r30, r28
    1e1a:	35 96       	adiw	r30, 0x05	; 5
    1e1c:	80 81       	ld	r24, Z
    1e1e:	82 95       	swap	r24
    1e20:	86 95       	lsr	r24
    1e22:	87 70       	andi	r24, 0x07	; 7
    1e24:	89 0f       	add	r24, r25
    1e26:	8c 93       	st	X, r24
    1e28:	a4 ef       	ldi	r26, 0xF4	; 244
    1e2a:	b0 e0       	ldi	r27, 0x00	; 0
    1e2c:	fe 01       	movw	r30, r28
    1e2e:	35 96       	adiw	r30, 0x05	; 5
    1e30:	80 81       	ld	r24, Z
    1e32:	88 0f       	add	r24, r24
    1e34:	88 0f       	add	r24, r24
    1e36:	88 0f       	add	r24, r24
    1e38:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1e3a:	af ee       	ldi	r26, 0xEF	; 239
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	ef ee       	ldi	r30, 0xEF	; 239
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	90 81       	ld	r25, Z
    1e44:	e9 85       	ldd	r30, Y+9	; 0x09
    1e46:	fa 85       	ldd	r31, Y+10	; 0x0a
    1e48:	86 81       	ldd	r24, Z+6	; 0x06
    1e4a:	89 2b       	or	r24, r25
    1e4c:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1e4e:	e9 85       	ldd	r30, Y+9	; 0x09
    1e50:	fa 85       	ldd	r31, Y+10	; 0x0a
    1e52:	81 e0       	ldi	r24, 0x01	; 1
    1e54:	82 87       	std	Z+10, r24	; 0x0a
    1e56:	a4 ef       	ldi	r26, 0xF4	; 244
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e4 ef       	ldi	r30, 0xF4	; 244
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	80 81       	ld	r24, Z
    1e60:	84 60       	ori	r24, 0x04	; 4
    1e62:	8c 93       	st	X, r24
    1e64:	a0 ef       	ldi	r26, 0xF0	; 240
    1e66:	b0 e0       	ldi	r27, 0x00	; 0
    1e68:	e0 ef       	ldi	r30, 0xF0	; 240
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	80 81       	ld	r24, Z
    1e6e:	84 60       	ori	r24, 0x04	; 4
    1e70:	8c 93       	st	X, r24
          Can_clear_rplv();
    1e72:	af ee       	ldi	r26, 0xEF	; 239
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	ef ee       	ldi	r30, 0xEF	; 239
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	8f 7d       	andi	r24, 0xDF	; 223
    1e7e:	8c 93       	st	X, r24
          Can_set_idemsk();
    1e80:	a4 ef       	ldi	r26, 0xF4	; 244
    1e82:	b0 e0       	ldi	r27, 0x00	; 0
    1e84:	e4 ef       	ldi	r30, 0xF4	; 244
    1e86:	f0 e0       	ldi	r31, 0x00	; 0
    1e88:	80 81       	ld	r24, Z
    1e8a:	81 60       	ori	r24, 0x01	; 1
    1e8c:	8c 93       	st	X, r24
          Can_config_rx();       
    1e8e:	af ee       	ldi	r26, 0xEF	; 239
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	ef ee       	ldi	r30, 0xEF	; 239
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	8f 73       	andi	r24, 0x3F	; 63
    1e9a:	8c 93       	st	X, r24
    1e9c:	af ee       	ldi	r26, 0xEF	; 239
    1e9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ea0:	ef ee       	ldi	r30, 0xEF	; 239
    1ea2:	f0 e0       	ldi	r31, 0x00	; 0
    1ea4:	80 81       	ld	r24, Z
    1ea6:	80 68       	ori	r24, 0x80	; 128
    1ea8:	8c 93       	st	X, r24
    1eaa:	cc c1       	rjmp	.+920    	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1eac:	1b 82       	std	Y+3, r1	; 0x03
    1eae:	11 c0       	rjmp	.+34     	; 0x1ed2 <__stack+0xdd3>
    1eb0:	aa ef       	ldi	r26, 0xFA	; 250
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	e9 85       	ldd	r30, Y+9	; 0x09
    1eb6:	fa 85       	ldd	r31, Y+10	; 0x0a
    1eb8:	27 81       	ldd	r18, Z+7	; 0x07
    1eba:	30 85       	ldd	r19, Z+8	; 0x08
    1ebc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ebe:	88 2f       	mov	r24, r24
    1ec0:	90 e0       	ldi	r25, 0x00	; 0
    1ec2:	f9 01       	movw	r30, r18
    1ec4:	e8 0f       	add	r30, r24
    1ec6:	f9 1f       	adc	r31, r25
    1ec8:	80 81       	ld	r24, Z
    1eca:	8c 93       	st	X, r24
    1ecc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ece:	8f 5f       	subi	r24, 0xFF	; 255
    1ed0:	8b 83       	std	Y+3, r24	; 0x03
    1ed2:	e9 85       	ldd	r30, Y+9	; 0x09
    1ed4:	fa 85       	ldd	r31, Y+10	; 0x0a
    1ed6:	96 81       	ldd	r25, Z+6	; 0x06
    1ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eda:	89 17       	cp	r24, r25
    1edc:	48 f3       	brcs	.-46     	; 0x1eb0 <__stack+0xdb1>
          u32_temp=0; Can_set_ext_msk(u32_temp);
    1ede:	1d 82       	std	Y+5, r1	; 0x05
    1ee0:	1e 82       	std	Y+6, r1	; 0x06
    1ee2:	1f 82       	std	Y+7, r1	; 0x07
    1ee4:	18 86       	std	Y+8, r1	; 0x08
    1ee6:	a7 ef       	ldi	r26, 0xF7	; 247
    1ee8:	b0 e0       	ldi	r27, 0x00	; 0
    1eea:	ce 01       	movw	r24, r28
    1eec:	05 96       	adiw	r24, 0x05	; 5
    1eee:	fc 01       	movw	r30, r24
    1ef0:	33 96       	adiw	r30, 0x03	; 3
    1ef2:	80 81       	ld	r24, Z
    1ef4:	28 2f       	mov	r18, r24
    1ef6:	22 0f       	add	r18, r18
    1ef8:	22 0f       	add	r18, r18
    1efa:	22 0f       	add	r18, r18
    1efc:	ce 01       	movw	r24, r28
    1efe:	05 96       	adiw	r24, 0x05	; 5
    1f00:	fc 01       	movw	r30, r24
    1f02:	32 96       	adiw	r30, 0x02	; 2
    1f04:	80 81       	ld	r24, Z
    1f06:	82 95       	swap	r24
    1f08:	86 95       	lsr	r24
    1f0a:	87 70       	andi	r24, 0x07	; 7
    1f0c:	82 0f       	add	r24, r18
    1f0e:	8c 93       	st	X, r24
    1f10:	a6 ef       	ldi	r26, 0xF6	; 246
    1f12:	b0 e0       	ldi	r27, 0x00	; 0
    1f14:	ce 01       	movw	r24, r28
    1f16:	05 96       	adiw	r24, 0x05	; 5
    1f18:	fc 01       	movw	r30, r24
    1f1a:	32 96       	adiw	r30, 0x02	; 2
    1f1c:	80 81       	ld	r24, Z
    1f1e:	28 2f       	mov	r18, r24
    1f20:	22 0f       	add	r18, r18
    1f22:	22 0f       	add	r18, r18
    1f24:	22 0f       	add	r18, r18
    1f26:	ce 01       	movw	r24, r28
    1f28:	05 96       	adiw	r24, 0x05	; 5
    1f2a:	fc 01       	movw	r30, r24
    1f2c:	31 96       	adiw	r30, 0x01	; 1
    1f2e:	80 81       	ld	r24, Z
    1f30:	82 95       	swap	r24
    1f32:	86 95       	lsr	r24
    1f34:	87 70       	andi	r24, 0x07	; 7
    1f36:	82 0f       	add	r24, r18
    1f38:	8c 93       	st	X, r24
    1f3a:	a5 ef       	ldi	r26, 0xF5	; 245
    1f3c:	b0 e0       	ldi	r27, 0x00	; 0
    1f3e:	ce 01       	movw	r24, r28
    1f40:	05 96       	adiw	r24, 0x05	; 5
    1f42:	fc 01       	movw	r30, r24
    1f44:	31 96       	adiw	r30, 0x01	; 1
    1f46:	80 81       	ld	r24, Z
    1f48:	98 2f       	mov	r25, r24
    1f4a:	99 0f       	add	r25, r25
    1f4c:	99 0f       	add	r25, r25
    1f4e:	99 0f       	add	r25, r25
    1f50:	fe 01       	movw	r30, r28
    1f52:	35 96       	adiw	r30, 0x05	; 5
    1f54:	80 81       	ld	r24, Z
    1f56:	82 95       	swap	r24
    1f58:	86 95       	lsr	r24
    1f5a:	87 70       	andi	r24, 0x07	; 7
    1f5c:	89 0f       	add	r24, r25
    1f5e:	8c 93       	st	X, r24
    1f60:	a4 ef       	ldi	r26, 0xF4	; 244
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	fe 01       	movw	r30, r28
    1f66:	35 96       	adiw	r30, 0x05	; 5
    1f68:	80 81       	ld	r24, Z
    1f6a:	88 0f       	add	r24, r24
    1f6c:	88 0f       	add	r24, r24
    1f6e:	88 0f       	add	r24, r24
    1f70:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    1f72:	af ee       	ldi	r26, 0xEF	; 239
    1f74:	b0 e0       	ldi	r27, 0x00	; 0
    1f76:	ef ee       	ldi	r30, 0xEF	; 239
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	90 81       	ld	r25, Z
    1f7c:	e9 85       	ldd	r30, Y+9	; 0x09
    1f7e:	fa 85       	ldd	r31, Y+10	; 0x0a
    1f80:	86 81       	ldd	r24, Z+6	; 0x06
    1f82:	89 2b       	or	r24, r25
    1f84:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1f86:	e9 85       	ldd	r30, Y+9	; 0x09
    1f88:	fa 85       	ldd	r31, Y+10	; 0x0a
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
    1f8c:	82 87       	std	Z+10, r24	; 0x0a
    1f8e:	a4 ef       	ldi	r26, 0xF4	; 244
    1f90:	b0 e0       	ldi	r27, 0x00	; 0
    1f92:	e4 ef       	ldi	r30, 0xF4	; 244
    1f94:	f0 e0       	ldi	r31, 0x00	; 0
    1f96:	80 81       	ld	r24, Z
    1f98:	84 60       	ori	r24, 0x04	; 4
    1f9a:	8c 93       	st	X, r24
    1f9c:	a0 ef       	ldi	r26, 0xF0	; 240
    1f9e:	b0 e0       	ldi	r27, 0x00	; 0
    1fa0:	e0 ef       	ldi	r30, 0xF0	; 240
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	80 81       	ld	r24, Z
    1fa6:	84 60       	ori	r24, 0x04	; 4
    1fa8:	8c 93       	st	X, r24
          Can_set_rplv();
    1faa:	af ee       	ldi	r26, 0xEF	; 239
    1fac:	b0 e0       	ldi	r27, 0x00	; 0
    1fae:	ef ee       	ldi	r30, 0xEF	; 239
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	80 81       	ld	r24, Z
    1fb4:	80 62       	ori	r24, 0x20	; 32
    1fb6:	8c 93       	st	X, r24
          Can_clear_idemsk();
    1fb8:	a4 ef       	ldi	r26, 0xF4	; 244
    1fba:	b0 e0       	ldi	r27, 0x00	; 0
    1fbc:	e4 ef       	ldi	r30, 0xF4	; 244
    1fbe:	f0 e0       	ldi	r31, 0x00	; 0
    1fc0:	80 81       	ld	r24, Z
    1fc2:	8e 7f       	andi	r24, 0xFE	; 254
    1fc4:	8c 93       	st	X, r24
          Can_config_rx();       
    1fc6:	af ee       	ldi	r26, 0xEF	; 239
    1fc8:	b0 e0       	ldi	r27, 0x00	; 0
    1fca:	ef ee       	ldi	r30, 0xEF	; 239
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	8f 73       	andi	r24, 0x3F	; 63
    1fd2:	8c 93       	st	X, r24
    1fd4:	af ee       	ldi	r26, 0xEF	; 239
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	ef ee       	ldi	r30, 0xEF	; 239
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	80 68       	ori	r24, 0x80	; 128
    1fe0:	8c 93       	st	X, r24
    1fe2:	30 c1       	rjmp	.+608    	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1fe4:	e9 85       	ldd	r30, Y+9	; 0x09
    1fe6:	fa 85       	ldd	r31, Y+10	; 0x0a
    1fe8:	83 85       	ldd	r24, Z+11	; 0x0b
    1fea:	88 23       	and	r24, r24
    1fec:	09 f4       	brne	.+2      	; 0x1ff0 <__stack+0xef1>
    1fee:	57 c0       	rjmp	.+174    	; 0x209e <__stack+0xf9f>
    1ff0:	a3 ef       	ldi	r26, 0xF3	; 243
    1ff2:	b0 e0       	ldi	r27, 0x00	; 0
    1ff4:	89 85       	ldd	r24, Y+9	; 0x09
    1ff6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ff8:	02 96       	adiw	r24, 0x02	; 2
    1ffa:	fc 01       	movw	r30, r24
    1ffc:	33 96       	adiw	r30, 0x03	; 3
    1ffe:	80 81       	ld	r24, Z
    2000:	28 2f       	mov	r18, r24
    2002:	22 0f       	add	r18, r18
    2004:	22 0f       	add	r18, r18
    2006:	22 0f       	add	r18, r18
    2008:	89 85       	ldd	r24, Y+9	; 0x09
    200a:	9a 85       	ldd	r25, Y+10	; 0x0a
    200c:	02 96       	adiw	r24, 0x02	; 2
    200e:	fc 01       	movw	r30, r24
    2010:	32 96       	adiw	r30, 0x02	; 2
    2012:	80 81       	ld	r24, Z
    2014:	82 95       	swap	r24
    2016:	86 95       	lsr	r24
    2018:	87 70       	andi	r24, 0x07	; 7
    201a:	82 0f       	add	r24, r18
    201c:	8c 93       	st	X, r24
    201e:	a2 ef       	ldi	r26, 0xF2	; 242
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	89 85       	ldd	r24, Y+9	; 0x09
    2024:	9a 85       	ldd	r25, Y+10	; 0x0a
    2026:	02 96       	adiw	r24, 0x02	; 2
    2028:	fc 01       	movw	r30, r24
    202a:	32 96       	adiw	r30, 0x02	; 2
    202c:	80 81       	ld	r24, Z
    202e:	28 2f       	mov	r18, r24
    2030:	22 0f       	add	r18, r18
    2032:	22 0f       	add	r18, r18
    2034:	22 0f       	add	r18, r18
    2036:	89 85       	ldd	r24, Y+9	; 0x09
    2038:	9a 85       	ldd	r25, Y+10	; 0x0a
    203a:	02 96       	adiw	r24, 0x02	; 2
    203c:	fc 01       	movw	r30, r24
    203e:	31 96       	adiw	r30, 0x01	; 1
    2040:	80 81       	ld	r24, Z
    2042:	82 95       	swap	r24
    2044:	86 95       	lsr	r24
    2046:	87 70       	andi	r24, 0x07	; 7
    2048:	82 0f       	add	r24, r18
    204a:	8c 93       	st	X, r24
    204c:	a1 ef       	ldi	r26, 0xF1	; 241
    204e:	b0 e0       	ldi	r27, 0x00	; 0
    2050:	89 85       	ldd	r24, Y+9	; 0x09
    2052:	9a 85       	ldd	r25, Y+10	; 0x0a
    2054:	02 96       	adiw	r24, 0x02	; 2
    2056:	fc 01       	movw	r30, r24
    2058:	31 96       	adiw	r30, 0x01	; 1
    205a:	80 81       	ld	r24, Z
    205c:	28 2f       	mov	r18, r24
    205e:	22 0f       	add	r18, r18
    2060:	22 0f       	add	r18, r18
    2062:	22 0f       	add	r18, r18
    2064:	89 85       	ldd	r24, Y+9	; 0x09
    2066:	9a 85       	ldd	r25, Y+10	; 0x0a
    2068:	02 96       	adiw	r24, 0x02	; 2
    206a:	fc 01       	movw	r30, r24
    206c:	80 81       	ld	r24, Z
    206e:	82 95       	swap	r24
    2070:	86 95       	lsr	r24
    2072:	87 70       	andi	r24, 0x07	; 7
    2074:	82 0f       	add	r24, r18
    2076:	8c 93       	st	X, r24
    2078:	a0 ef       	ldi	r26, 0xF0	; 240
    207a:	b0 e0       	ldi	r27, 0x00	; 0
    207c:	89 85       	ldd	r24, Y+9	; 0x09
    207e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2080:	02 96       	adiw	r24, 0x02	; 2
    2082:	fc 01       	movw	r30, r24
    2084:	80 81       	ld	r24, Z
    2086:	88 0f       	add	r24, r24
    2088:	88 0f       	add	r24, r24
    208a:	88 0f       	add	r24, r24
    208c:	8c 93       	st	X, r24
    208e:	af ee       	ldi	r26, 0xEF	; 239
    2090:	b0 e0       	ldi	r27, 0x00	; 0
    2092:	ef ee       	ldi	r30, 0xEF	; 239
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	80 81       	ld	r24, Z
    2098:	80 61       	ori	r24, 0x10	; 16
    209a:	8c 93       	st	X, r24
    209c:	28 c0       	rjmp	.+80     	; 0x20ee <__stack+0xfef>
          else              { Can_set_std_id(cmd->id.std);}
    209e:	a3 ef       	ldi	r26, 0xF3	; 243
    20a0:	b0 e0       	ldi	r27, 0x00	; 0
    20a2:	89 85       	ldd	r24, Y+9	; 0x09
    20a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    20a6:	02 96       	adiw	r24, 0x02	; 2
    20a8:	fc 01       	movw	r30, r24
    20aa:	31 96       	adiw	r30, 0x01	; 1
    20ac:	80 81       	ld	r24, Z
    20ae:	28 2f       	mov	r18, r24
    20b0:	22 95       	swap	r18
    20b2:	22 0f       	add	r18, r18
    20b4:	20 7e       	andi	r18, 0xE0	; 224
    20b6:	89 85       	ldd	r24, Y+9	; 0x09
    20b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    20ba:	02 96       	adiw	r24, 0x02	; 2
    20bc:	fc 01       	movw	r30, r24
    20be:	80 81       	ld	r24, Z
    20c0:	86 95       	lsr	r24
    20c2:	86 95       	lsr	r24
    20c4:	86 95       	lsr	r24
    20c6:	82 0f       	add	r24, r18
    20c8:	8c 93       	st	X, r24
    20ca:	a2 ef       	ldi	r26, 0xF2	; 242
    20cc:	b0 e0       	ldi	r27, 0x00	; 0
    20ce:	89 85       	ldd	r24, Y+9	; 0x09
    20d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    20d2:	02 96       	adiw	r24, 0x02	; 2
    20d4:	fc 01       	movw	r30, r24
    20d6:	80 81       	ld	r24, Z
    20d8:	82 95       	swap	r24
    20da:	88 0f       	add	r24, r24
    20dc:	80 7e       	andi	r24, 0xE0	; 224
    20de:	8c 93       	st	X, r24
    20e0:	af ee       	ldi	r26, 0xEF	; 239
    20e2:	b0 e0       	ldi	r27, 0x00	; 0
    20e4:	ef ee       	ldi	r30, 0xEF	; 239
    20e6:	f0 e0       	ldi	r31, 0x00	; 0
    20e8:	80 81       	ld	r24, Z
    20ea:	8f 7e       	andi	r24, 0xEF	; 239
    20ec:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    20ee:	1b 82       	std	Y+3, r1	; 0x03
    20f0:	11 c0       	rjmp	.+34     	; 0x2114 <__stack+0x1015>
    20f2:	aa ef       	ldi	r26, 0xFA	; 250
    20f4:	b0 e0       	ldi	r27, 0x00	; 0
    20f6:	e9 85       	ldd	r30, Y+9	; 0x09
    20f8:	fa 85       	ldd	r31, Y+10	; 0x0a
    20fa:	27 81       	ldd	r18, Z+7	; 0x07
    20fc:	30 85       	ldd	r19, Z+8	; 0x08
    20fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2100:	88 2f       	mov	r24, r24
    2102:	90 e0       	ldi	r25, 0x00	; 0
    2104:	f9 01       	movw	r30, r18
    2106:	e8 0f       	add	r30, r24
    2108:	f9 1f       	adc	r31, r25
    210a:	80 81       	ld	r24, Z
    210c:	8c 93       	st	X, r24
    210e:	8b 81       	ldd	r24, Y+3	; 0x03
    2110:	8f 5f       	subi	r24, 0xFF	; 255
    2112:	8b 83       	std	Y+3, r24	; 0x03
    2114:	e9 85       	ldd	r30, Y+9	; 0x09
    2116:	fa 85       	ldd	r31, Y+10	; 0x0a
    2118:	96 81       	ldd	r25, Z+6	; 0x06
    211a:	8b 81       	ldd	r24, Y+3	; 0x03
    211c:	89 17       	cp	r24, r25
    211e:	48 f3       	brcs	.-46     	; 0x20f2 <__stack+0xff3>
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    2120:	8f ef       	ldi	r24, 0xFF	; 255
    2122:	9f ef       	ldi	r25, 0xFF	; 255
    2124:	af ef       	ldi	r26, 0xFF	; 255
    2126:	bf ef       	ldi	r27, 0xFF	; 255
    2128:	8d 83       	std	Y+5, r24	; 0x05
    212a:	9e 83       	std	Y+6, r25	; 0x06
    212c:	af 83       	std	Y+7, r26	; 0x07
    212e:	b8 87       	std	Y+8, r27	; 0x08
    2130:	a7 ef       	ldi	r26, 0xF7	; 247
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	ce 01       	movw	r24, r28
    2136:	05 96       	adiw	r24, 0x05	; 5
    2138:	fc 01       	movw	r30, r24
    213a:	33 96       	adiw	r30, 0x03	; 3
    213c:	80 81       	ld	r24, Z
    213e:	28 2f       	mov	r18, r24
    2140:	22 0f       	add	r18, r18
    2142:	22 0f       	add	r18, r18
    2144:	22 0f       	add	r18, r18
    2146:	ce 01       	movw	r24, r28
    2148:	05 96       	adiw	r24, 0x05	; 5
    214a:	fc 01       	movw	r30, r24
    214c:	32 96       	adiw	r30, 0x02	; 2
    214e:	80 81       	ld	r24, Z
    2150:	82 95       	swap	r24
    2152:	86 95       	lsr	r24
    2154:	87 70       	andi	r24, 0x07	; 7
    2156:	82 0f       	add	r24, r18
    2158:	8c 93       	st	X, r24
    215a:	a6 ef       	ldi	r26, 0xF6	; 246
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	ce 01       	movw	r24, r28
    2160:	05 96       	adiw	r24, 0x05	; 5
    2162:	fc 01       	movw	r30, r24
    2164:	32 96       	adiw	r30, 0x02	; 2
    2166:	80 81       	ld	r24, Z
    2168:	28 2f       	mov	r18, r24
    216a:	22 0f       	add	r18, r18
    216c:	22 0f       	add	r18, r18
    216e:	22 0f       	add	r18, r18
    2170:	ce 01       	movw	r24, r28
    2172:	05 96       	adiw	r24, 0x05	; 5
    2174:	fc 01       	movw	r30, r24
    2176:	31 96       	adiw	r30, 0x01	; 1
    2178:	80 81       	ld	r24, Z
    217a:	82 95       	swap	r24
    217c:	86 95       	lsr	r24
    217e:	87 70       	andi	r24, 0x07	; 7
    2180:	82 0f       	add	r24, r18
    2182:	8c 93       	st	X, r24
    2184:	a5 ef       	ldi	r26, 0xF5	; 245
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	ce 01       	movw	r24, r28
    218a:	05 96       	adiw	r24, 0x05	; 5
    218c:	fc 01       	movw	r30, r24
    218e:	31 96       	adiw	r30, 0x01	; 1
    2190:	80 81       	ld	r24, Z
    2192:	98 2f       	mov	r25, r24
    2194:	99 0f       	add	r25, r25
    2196:	99 0f       	add	r25, r25
    2198:	99 0f       	add	r25, r25
    219a:	fe 01       	movw	r30, r28
    219c:	35 96       	adiw	r30, 0x05	; 5
    219e:	80 81       	ld	r24, Z
    21a0:	82 95       	swap	r24
    21a2:	86 95       	lsr	r24
    21a4:	87 70       	andi	r24, 0x07	; 7
    21a6:	89 0f       	add	r24, r25
    21a8:	8c 93       	st	X, r24
    21aa:	a4 ef       	ldi	r26, 0xF4	; 244
    21ac:	b0 e0       	ldi	r27, 0x00	; 0
    21ae:	fe 01       	movw	r30, r28
    21b0:	35 96       	adiw	r30, 0x05	; 5
    21b2:	80 81       	ld	r24, Z
    21b4:	88 0f       	add	r24, r24
    21b6:	88 0f       	add	r24, r24
    21b8:	88 0f       	add	r24, r24
    21ba:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    21bc:	af ee       	ldi	r26, 0xEF	; 239
    21be:	b0 e0       	ldi	r27, 0x00	; 0
    21c0:	ef ee       	ldi	r30, 0xEF	; 239
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	90 81       	ld	r25, Z
    21c6:	e9 85       	ldd	r30, Y+9	; 0x09
    21c8:	fa 85       	ldd	r31, Y+10	; 0x0a
    21ca:	86 81       	ldd	r24, Z+6	; 0x06
    21cc:	89 2b       	or	r24, r25
    21ce:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    21d0:	e9 85       	ldd	r30, Y+9	; 0x09
    21d2:	fa 85       	ldd	r31, Y+10	; 0x0a
    21d4:	81 e0       	ldi	r24, 0x01	; 1
    21d6:	82 87       	std	Z+10, r24	; 0x0a
    21d8:	a4 ef       	ldi	r26, 0xF4	; 244
    21da:	b0 e0       	ldi	r27, 0x00	; 0
    21dc:	e4 ef       	ldi	r30, 0xF4	; 244
    21de:	f0 e0       	ldi	r31, 0x00	; 0
    21e0:	80 81       	ld	r24, Z
    21e2:	84 60       	ori	r24, 0x04	; 4
    21e4:	8c 93       	st	X, r24
    21e6:	a0 ef       	ldi	r26, 0xF0	; 240
    21e8:	b0 e0       	ldi	r27, 0x00	; 0
    21ea:	e0 ef       	ldi	r30, 0xF0	; 240
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	80 81       	ld	r24, Z
    21f0:	84 60       	ori	r24, 0x04	; 4
    21f2:	8c 93       	st	X, r24
          Can_set_rplv();
    21f4:	af ee       	ldi	r26, 0xEF	; 239
    21f6:	b0 e0       	ldi	r27, 0x00	; 0
    21f8:	ef ee       	ldi	r30, 0xEF	; 239
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 81       	ld	r24, Z
    21fe:	80 62       	ori	r24, 0x20	; 32
    2200:	8c 93       	st	X, r24
          Can_set_idemsk();
    2202:	a4 ef       	ldi	r26, 0xF4	; 244
    2204:	b0 e0       	ldi	r27, 0x00	; 0
    2206:	e4 ef       	ldi	r30, 0xF4	; 244
    2208:	f0 e0       	ldi	r31, 0x00	; 0
    220a:	80 81       	ld	r24, Z
    220c:	81 60       	ori	r24, 0x01	; 1
    220e:	8c 93       	st	X, r24
          Can_config_rx();       
    2210:	af ee       	ldi	r26, 0xEF	; 239
    2212:	b0 e0       	ldi	r27, 0x00	; 0
    2214:	ef ee       	ldi	r30, 0xEF	; 239
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 81       	ld	r24, Z
    221a:	8f 73       	andi	r24, 0x3F	; 63
    221c:	8c 93       	st	X, r24
    221e:	af ee       	ldi	r26, 0xEF	; 239
    2220:	b0 e0       	ldi	r27, 0x00	; 0
    2222:	ef ee       	ldi	r30, 0xEF	; 239
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	80 81       	ld	r24, Z
    2228:	80 68       	ori	r24, 0x80	; 128
    222a:	8c 93       	st	X, r24
    222c:	0b c0       	rjmp	.+22     	; 0x2244 <__stack+0x1145>
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    222e:	e9 85       	ldd	r30, Y+9	; 0x09
    2230:	fa 85       	ldd	r31, Y+10	; 0x0a
    2232:	11 86       	std	Z+9, r1	; 0x09
    2234:	07 c0       	rjmp	.+14     	; 0x2244 <__stack+0x1145>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    2236:	e9 85       	ldd	r30, Y+9	; 0x09
    2238:	fa 85       	ldd	r31, Y+10	; 0x0a
    223a:	8f e1       	ldi	r24, 0x1F	; 31
    223c:	81 87       	std	Z+9, r24	; 0x09
      return CAN_CMD_REFUSED;
    223e:	3f ef       	ldi	r19, 0xFF	; 255
    2240:	3b 87       	std	Y+11, r19	; 0x0b
    2242:	01 c0       	rjmp	.+2      	; 0x2246 <__stack+0x1147>
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    2244:	1b 86       	std	Y+11, r1	; 0x0b
    2246:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    2248:	2d 96       	adiw	r28, 0x0d	; 13
    224a:	0f b6       	in	r0, 0x3f	; 63
    224c:	f8 94       	cli
    224e:	de bf       	out	0x3e, r29	; 62
    2250:	0f be       	out	0x3f, r0	; 63
    2252:	cd bf       	out	0x3d, r28	; 61
    2254:	cf 91       	pop	r28
    2256:	df 91       	pop	r29
    2258:	08 95       	ret

0000225a <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    225a:	df 93       	push	r29
    225c:	cf 93       	push	r28
    225e:	cd b7       	in	r28, 0x3d	; 61
    2260:	de b7       	in	r29, 0x3e	; 62
    2262:	27 97       	sbiw	r28, 0x07	; 7
    2264:	0f b6       	in	r0, 0x3f	; 63
    2266:	f8 94       	cli
    2268:	de bf       	out	0x3e, r29	; 62
    226a:	0f be       	out	0x3f, r0	; 63
    226c:	cd bf       	out	0x3d, r28	; 61
    226e:	9c 83       	std	Y+4, r25	; 0x04
    2270:	8b 83       	std	Y+3, r24	; 0x03
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    2272:	eb 81       	ldd	r30, Y+3	; 0x03
    2274:	fc 81       	ldd	r31, Y+4	; 0x04
    2276:	81 85       	ldd	r24, Z+9	; 0x09
    2278:	8a 83       	std	Y+2, r24	; 0x02
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    227a:	8a 81       	ldd	r24, Y+2	; 0x02
    227c:	88 23       	and	r24, r24
    227e:	31 f0       	breq	.+12     	; 0x228c <can_get_status+0x32>
    2280:	8a 81       	ldd	r24, Y+2	; 0x02
    2282:	8f 31       	cpi	r24, 0x1F	; 31
    2284:	19 f0       	breq	.+6      	; 0x228c <can_get_status+0x32>
    2286:	8a 81       	ldd	r24, Y+2	; 0x02
    2288:	8f 3f       	cpi	r24, 0xFF	; 255
    228a:	19 f4       	brne	.+6      	; 0x2292 <can_get_status+0x38>
    {
        return CAN_STATUS_ERROR;
    228c:	22 e0       	ldi	r18, 0x02	; 2
    228e:	2f 83       	std	Y+7, r18	; 0x07
    2290:	fb c0       	rjmp	.+502    	; 0x2488 <can_get_status+0x22e>
    }

    Can_set_mob(cmd->handle);
    2292:	ad ee       	ldi	r26, 0xED	; 237
    2294:	b0 e0       	ldi	r27, 0x00	; 0
    2296:	eb 81       	ldd	r30, Y+3	; 0x03
    2298:	fc 81       	ldd	r31, Y+4	; 0x04
    229a:	80 81       	ld	r24, Z
    229c:	82 95       	swap	r24
    229e:	80 7f       	andi	r24, 0xF0	; 240
    22a0:	8c 93       	st	X, r24
    a_status = can_get_mob_status();
    22a2:	0e 94 f5 04 	call	0x9ea	; 0x9ea <can_get_mob_status>
    22a6:	8a 83       	std	Y+2, r24	; 0x02
    
    switch (a_status)
    22a8:	8a 81       	ldd	r24, Y+2	; 0x02
    22aa:	28 2f       	mov	r18, r24
    22ac:	30 e0       	ldi	r19, 0x00	; 0
    22ae:	3e 83       	std	Y+6, r19	; 0x06
    22b0:	2d 83       	std	Y+5, r18	; 0x05
    22b2:	8d 81       	ldd	r24, Y+5	; 0x05
    22b4:	9e 81       	ldd	r25, Y+6	; 0x06
    22b6:	80 32       	cpi	r24, 0x20	; 32
    22b8:	91 05       	cpc	r25, r1
    22ba:	c9 f0       	breq	.+50     	; 0x22ee <can_get_status+0x94>
    22bc:	2d 81       	ldd	r18, Y+5	; 0x05
    22be:	3e 81       	ldd	r19, Y+6	; 0x06
    22c0:	21 32       	cpi	r18, 0x21	; 33
    22c2:	31 05       	cpc	r19, r1
    22c4:	2c f4       	brge	.+10     	; 0x22d0 <can_get_status+0x76>
    22c6:	8d 81       	ldd	r24, Y+5	; 0x05
    22c8:	9e 81       	ldd	r25, Y+6	; 0x06
    22ca:	00 97       	sbiw	r24, 0x00	; 0
    22cc:	69 f0       	breq	.+26     	; 0x22e8 <can_get_status+0x8e>
    22ce:	ca c0       	rjmp	.+404    	; 0x2464 <can_get_status+0x20a>
    22d0:	2d 81       	ldd	r18, Y+5	; 0x05
    22d2:	3e 81       	ldd	r19, Y+6	; 0x06
    22d4:	20 34       	cpi	r18, 0x40	; 64
    22d6:	31 05       	cpc	r19, r1
    22d8:	09 f4       	brne	.+2      	; 0x22dc <can_get_status+0x82>
    22da:	b4 c0       	rjmp	.+360    	; 0x2444 <can_get_status+0x1ea>
    22dc:	8d 81       	ldd	r24, Y+5	; 0x05
    22de:	9e 81       	ldd	r25, Y+6	; 0x06
    22e0:	80 3a       	cpi	r24, 0xA0	; 160
    22e2:	91 05       	cpc	r25, r1
    22e4:	21 f0       	breq	.+8      	; 0x22ee <can_get_status+0x94>
    22e6:	be c0       	rjmp	.+380    	; 0x2464 <can_get_status+0x20a>
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    22e8:	81 e0       	ldi	r24, 0x01	; 1
    22ea:	89 83       	std	Y+1, r24	; 0x01
    22ec:	cb c0       	rjmp	.+406    	; 0x2484 <can_get_status+0x22a>
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    22ee:	ef ee       	ldi	r30, 0xEF	; 239
    22f0:	f0 e0       	ldi	r31, 0x00	; 0
    22f2:	80 81       	ld	r24, Z
    22f4:	8f 70       	andi	r24, 0x0F	; 15
    22f6:	eb 81       	ldd	r30, Y+3	; 0x03
    22f8:	fc 81       	ldd	r31, Y+4	; 0x04
    22fa:	86 83       	std	Z+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    22fc:	eb 81       	ldd	r30, Y+3	; 0x03
    22fe:	fc 81       	ldd	r31, Y+4	; 0x04
    2300:	87 81       	ldd	r24, Z+7	; 0x07
    2302:	90 85       	ldd	r25, Z+8	; 0x08
    2304:	0e 94 2b 05 	call	0xa56	; 0xa56 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    2308:	e0 ef       	ldi	r30, 0xF0	; 240
    230a:	f0 e0       	ldi	r31, 0x00	; 0
    230c:	80 81       	ld	r24, Z
    230e:	88 2f       	mov	r24, r24
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	84 70       	andi	r24, 0x04	; 4
    2314:	90 70       	andi	r25, 0x00	; 0
    2316:	95 95       	asr	r25
    2318:	87 95       	ror	r24
    231a:	95 95       	asr	r25
    231c:	87 95       	ror	r24
    231e:	eb 81       	ldd	r30, Y+3	; 0x03
    2320:	fc 81       	ldd	r31, Y+4	; 0x04
    2322:	82 87       	std	Z+10, r24	; 0x0a
            if (Can_get_ide()) // if extended frame
    2324:	ef ee       	ldi	r30, 0xEF	; 239
    2326:	f0 e0       	ldi	r31, 0x00	; 0
    2328:	80 81       	ld	r24, Z
    232a:	88 2f       	mov	r24, r24
    232c:	90 e0       	ldi	r25, 0x00	; 0
    232e:	80 71       	andi	r24, 0x10	; 16
    2330:	90 70       	andi	r25, 0x00	; 0
    2332:	95 95       	asr	r25
    2334:	87 95       	ror	r24
    2336:	95 95       	asr	r25
    2338:	87 95       	ror	r24
    233a:	95 95       	asr	r25
    233c:	87 95       	ror	r24
    233e:	95 95       	asr	r25
    2340:	87 95       	ror	r24
    2342:	00 97       	sbiw	r24, 0x00	; 0
    2344:	09 f4       	brne	.+2      	; 0x2348 <can_get_status+0xee>
    2346:	4c c0       	rjmp	.+152    	; 0x23e0 <can_get_status+0x186>
            {
                cmd->ctrl.ide = 1; // extended frame
    2348:	eb 81       	ldd	r30, Y+3	; 0x03
    234a:	fc 81       	ldd	r31, Y+4	; 0x04
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	83 87       	std	Z+11, r24	; 0x0b
                Can_get_ext_id(cmd->id.ext);
    2350:	8b 81       	ldd	r24, Y+3	; 0x03
    2352:	9c 81       	ldd	r25, Y+4	; 0x04
    2354:	02 96       	adiw	r24, 0x02	; 2
    2356:	dc 01       	movw	r26, r24
    2358:	13 96       	adiw	r26, 0x03	; 3
    235a:	e3 ef       	ldi	r30, 0xF3	; 243
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	80 81       	ld	r24, Z
    2360:	86 95       	lsr	r24
    2362:	86 95       	lsr	r24
    2364:	86 95       	lsr	r24
    2366:	8c 93       	st	X, r24
    2368:	8b 81       	ldd	r24, Y+3	; 0x03
    236a:	9c 81       	ldd	r25, Y+4	; 0x04
    236c:	02 96       	adiw	r24, 0x02	; 2
    236e:	dc 01       	movw	r26, r24
    2370:	12 96       	adiw	r26, 0x02	; 2
    2372:	e2 ef       	ldi	r30, 0xF2	; 242
    2374:	f0 e0       	ldi	r31, 0x00	; 0
    2376:	80 81       	ld	r24, Z
    2378:	98 2f       	mov	r25, r24
    237a:	96 95       	lsr	r25
    237c:	96 95       	lsr	r25
    237e:	96 95       	lsr	r25
    2380:	e3 ef       	ldi	r30, 0xF3	; 243
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	80 81       	ld	r24, Z
    2386:	82 95       	swap	r24
    2388:	88 0f       	add	r24, r24
    238a:	80 7e       	andi	r24, 0xE0	; 224
    238c:	89 0f       	add	r24, r25
    238e:	8c 93       	st	X, r24
    2390:	8b 81       	ldd	r24, Y+3	; 0x03
    2392:	9c 81       	ldd	r25, Y+4	; 0x04
    2394:	02 96       	adiw	r24, 0x02	; 2
    2396:	dc 01       	movw	r26, r24
    2398:	11 96       	adiw	r26, 0x01	; 1
    239a:	e1 ef       	ldi	r30, 0xF1	; 241
    239c:	f0 e0       	ldi	r31, 0x00	; 0
    239e:	80 81       	ld	r24, Z
    23a0:	98 2f       	mov	r25, r24
    23a2:	96 95       	lsr	r25
    23a4:	96 95       	lsr	r25
    23a6:	96 95       	lsr	r25
    23a8:	e2 ef       	ldi	r30, 0xF2	; 242
    23aa:	f0 e0       	ldi	r31, 0x00	; 0
    23ac:	80 81       	ld	r24, Z
    23ae:	82 95       	swap	r24
    23b0:	88 0f       	add	r24, r24
    23b2:	80 7e       	andi	r24, 0xE0	; 224
    23b4:	89 0f       	add	r24, r25
    23b6:	8c 93       	st	X, r24
    23b8:	8b 81       	ldd	r24, Y+3	; 0x03
    23ba:	9c 81       	ldd	r25, Y+4	; 0x04
    23bc:	02 96       	adiw	r24, 0x02	; 2
    23be:	dc 01       	movw	r26, r24
    23c0:	e0 ef       	ldi	r30, 0xF0	; 240
    23c2:	f0 e0       	ldi	r31, 0x00	; 0
    23c4:	80 81       	ld	r24, Z
    23c6:	98 2f       	mov	r25, r24
    23c8:	96 95       	lsr	r25
    23ca:	96 95       	lsr	r25
    23cc:	96 95       	lsr	r25
    23ce:	e1 ef       	ldi	r30, 0xF1	; 241
    23d0:	f0 e0       	ldi	r31, 0x00	; 0
    23d2:	80 81       	ld	r24, Z
    23d4:	82 95       	swap	r24
    23d6:	88 0f       	add	r24, r24
    23d8:	80 7e       	andi	r24, 0xE0	; 224
    23da:	89 0f       	add	r24, r25
    23dc:	8c 93       	st	X, r24
    23de:	22 c0       	rjmp	.+68     	; 0x2424 <can_get_status+0x1ca>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    23e0:	eb 81       	ldd	r30, Y+3	; 0x03
    23e2:	fc 81       	ldd	r31, Y+4	; 0x04
    23e4:	13 86       	std	Z+11, r1	; 0x0b
                    Can_get_std_id(cmd->id.std);
    23e6:	8b 81       	ldd	r24, Y+3	; 0x03
    23e8:	9c 81       	ldd	r25, Y+4	; 0x04
    23ea:	02 96       	adiw	r24, 0x02	; 2
    23ec:	dc 01       	movw	r26, r24
    23ee:	11 96       	adiw	r26, 0x01	; 1
    23f0:	e3 ef       	ldi	r30, 0xF3	; 243
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	82 95       	swap	r24
    23f8:	86 95       	lsr	r24
    23fa:	87 70       	andi	r24, 0x07	; 7
    23fc:	8c 93       	st	X, r24
    23fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2400:	9c 81       	ldd	r25, Y+4	; 0x04
    2402:	02 96       	adiw	r24, 0x02	; 2
    2404:	dc 01       	movw	r26, r24
    2406:	e2 ef       	ldi	r30, 0xF2	; 242
    2408:	f0 e0       	ldi	r31, 0x00	; 0
    240a:	80 81       	ld	r24, Z
    240c:	98 2f       	mov	r25, r24
    240e:	92 95       	swap	r25
    2410:	96 95       	lsr	r25
    2412:	97 70       	andi	r25, 0x07	; 7
    2414:	e3 ef       	ldi	r30, 0xF3	; 243
    2416:	f0 e0       	ldi	r31, 0x00	; 0
    2418:	80 81       	ld	r24, Z
    241a:	88 0f       	add	r24, r24
    241c:	88 0f       	add	r24, r24
    241e:	88 0f       	add	r24, r24
    2420:	89 0f       	add	r24, r25
    2422:	8c 93       	st	X, r24
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    2424:	eb 81       	ldd	r30, Y+3	; 0x03
    2426:	fc 81       	ldd	r31, Y+4	; 0x04
    2428:	8a 81       	ldd	r24, Y+2	; 0x02
    242a:	81 87       	std	Z+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    242c:	af ee       	ldi	r26, 0xEF	; 239
    242e:	b0 e0       	ldi	r27, 0x00	; 0
    2430:	ef ee       	ldi	r30, 0xEF	; 239
    2432:	f0 e0       	ldi	r31, 0x00	; 0
    2434:	80 81       	ld	r24, Z
    2436:	8f 73       	andi	r24, 0x3F	; 63
    2438:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    243a:	ee ee       	ldi	r30, 0xEE	; 238
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_COMPLETED;
    2440:	19 82       	std	Y+1, r1	; 0x01
    2442:	20 c0       	rjmp	.+64     	; 0x2484 <can_get_status+0x22a>
            break;
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    2444:	eb 81       	ldd	r30, Y+3	; 0x03
    2446:	fc 81       	ldd	r31, Y+4	; 0x04
    2448:	8a 81       	ldd	r24, Y+2	; 0x02
    244a:	81 87       	std	Z+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    244c:	af ee       	ldi	r26, 0xEF	; 239
    244e:	b0 e0       	ldi	r27, 0x00	; 0
    2450:	ef ee       	ldi	r30, 0xEF	; 239
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	8f 73       	andi	r24, 0x3F	; 63
    2458:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    245a:	ee ee       	ldi	r30, 0xEE	; 238
    245c:	f0 e0       	ldi	r31, 0x00	; 0
    245e:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_COMPLETED;
    2460:	19 82       	std	Y+1, r1	; 0x01
    2462:	10 c0       	rjmp	.+32     	; 0x2484 <can_get_status+0x22a>
            break;
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    2464:	eb 81       	ldd	r30, Y+3	; 0x03
    2466:	fc 81       	ldd	r31, Y+4	; 0x04
    2468:	8a 81       	ldd	r24, Y+2	; 0x02
    246a:	81 87       	std	Z+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    246c:	af ee       	ldi	r26, 0xEF	; 239
    246e:	b0 e0       	ldi	r27, 0x00	; 0
    2470:	ef ee       	ldi	r30, 0xEF	; 239
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 81       	ld	r24, Z
    2476:	8f 73       	andi	r24, 0x3F	; 63
    2478:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    247a:	ee ee       	ldi	r30, 0xEE	; 238
    247c:	f0 e0       	ldi	r31, 0x00	; 0
    247e:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_ERROR;
    2480:	82 e0       	ldi	r24, 0x02	; 2
    2482:	89 83       	std	Y+1, r24	; 0x01
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
    2484:	99 81       	ldd	r25, Y+1	; 0x01
    2486:	9f 83       	std	Y+7, r25	; 0x07
    2488:	8f 81       	ldd	r24, Y+7	; 0x07
}
    248a:	27 96       	adiw	r28, 0x07	; 7
    248c:	0f b6       	in	r0, 0x3f	; 63
    248e:	f8 94       	cli
    2490:	de bf       	out	0x3e, r29	; 62
    2492:	0f be       	out	0x3f, r0	; 63
    2494:	cd bf       	out	0x3d, r28	; 61
    2496:	cf 91       	pop	r28
    2498:	df 91       	pop	r29
    249a:	08 95       	ret

0000249c <transmit_all_CAN_data>:
//Set Name and SW version to be send
const char BMS_Name[8] = "IHA BMS1";
const char SW_Ver[8] = "SW: 1.10";

void transmit_all_CAN_data (void)
{
    249c:	df 93       	push	r29
    249e:	cf 93       	push	r28
    24a0:	cd b7       	in	r28, 0x3d	; 61
    24a2:	de b7       	in	r29, 0x3e	; 62
    24a4:	c1 54       	subi	r28, 0x41	; 65
    24a6:	d0 40       	sbci	r29, 0x00	; 0
    24a8:	0f b6       	in	r0, 0x3f	; 63
    24aa:	f8 94       	cli
    24ac:	de bf       	out	0x3e, r29	; 62
    24ae:	0f be       	out	0x3f, r0	; 63
    24b0:	cd bf       	out	0x3d, r28	; 61
	unsigned char Addr627[6];
	unsigned char Addr628[6];
	st_cmd_t message;
	
	////fill data into Addr622 array
	Addr622[0] = CANstate; 
    24b2:	80 91 15 06 	lds	r24, 0x0615
    24b6:	89 87       	std	Y+9, r24	; 0x09
	Addr622[1] = CAN_sec_tick>>8;
    24b8:	80 91 71 06 	lds	r24, 0x0671
    24bc:	90 91 72 06 	lds	r25, 0x0672
    24c0:	89 2f       	mov	r24, r25
    24c2:	99 27       	eor	r25, r25
    24c4:	8a 87       	std	Y+10, r24	; 0x0a
	Addr622[2] = CAN_sec_tick;
    24c6:	80 91 71 06 	lds	r24, 0x0671
    24ca:	90 91 72 06 	lds	r25, 0x0672
    24ce:	8b 87       	std	Y+11, r24	; 0x0b
	Addr622[3]= CANflags;
    24d0:	80 91 12 06 	lds	r24, 0x0612
    24d4:	8c 87       	std	Y+12, r24	; 0x0c
	Addr622[4] = CAN_DTC;
    24d6:	80 91 41 06 	lds	r24, 0x0641
    24da:	8d 87       	std	Y+13, r24	; 0x0d
	Addr622[5] = CAN_DTC;
    24dc:	80 91 41 06 	lds	r24, 0x0641
    24e0:	8e 87       	std	Y+14, r24	; 0x0e
	
	////fill data into Addr623 array
	////ensure Vpack is found 
	Avr_Cell_Voltage();
    24e2:	0e 94 ce 14 	call	0x299c	; 0x299c <Avr_Cell_Voltage>
	Addr623[0] = Vpack>>8;
    24e6:	80 91 e2 05 	lds	r24, 0x05E2
    24ea:	88 2f       	mov	r24, r24
    24ec:	90 e0       	ldi	r25, 0x00	; 0
    24ee:	89 2f       	mov	r24, r25
    24f0:	99 0f       	add	r25, r25
    24f2:	99 0b       	sbc	r25, r25
    24f4:	8f 87       	std	Y+15, r24	; 0x0f
	Addr623[1] = Vpack;
    24f6:	80 91 e2 05 	lds	r24, 0x05E2
    24fa:	88 8b       	std	Y+16, r24	; 0x10
	unsigned char Vlow = get_LowestV_cell_no();
    24fc:	0e 94 de 13 	call	0x27bc	; 0x27bc <get_LowestV_cell_no>
    2500:	88 87       	std	Y+8, r24	; 0x08
	Addr623[2] = Vcell[Vlow];
    2502:	88 85       	ldd	r24, Y+8	; 0x08
    2504:	88 2f       	mov	r24, r24
    2506:	90 e0       	ldi	r25, 0x00	; 0
    2508:	88 0f       	add	r24, r24
    250a:	99 1f       	adc	r25, r25
    250c:	fc 01       	movw	r30, r24
    250e:	e1 5e       	subi	r30, 0xE1	; 225
    2510:	f9 4f       	sbci	r31, 0xF9	; 249
    2512:	80 81       	ld	r24, Z
    2514:	91 81       	ldd	r25, Z+1	; 0x01
    2516:	89 8b       	std	Y+17, r24	; 0x11
	Addr623[3]= Vlow;	
    2518:	88 85       	ldd	r24, Y+8	; 0x08
    251a:	8a 8b       	std	Y+18, r24	; 0x12
	unsigned char VHigh = get_HighestV_cell_no(); 
    251c:	0e 94 1a 14 	call	0x2834	; 0x2834 <get_HighestV_cell_no>
    2520:	8f 83       	std	Y+7, r24	; 0x07
	Addr623[4] = Vcell[VHigh];
    2522:	8f 81       	ldd	r24, Y+7	; 0x07
    2524:	88 2f       	mov	r24, r24
    2526:	90 e0       	ldi	r25, 0x00	; 0
    2528:	88 0f       	add	r24, r24
    252a:	99 1f       	adc	r25, r25
    252c:	fc 01       	movw	r30, r24
    252e:	e1 5e       	subi	r30, 0xE1	; 225
    2530:	f9 4f       	sbci	r31, 0xF9	; 249
    2532:	80 81       	ld	r24, Z
    2534:	91 81       	ldd	r25, Z+1	; 0x01
    2536:	8b 8b       	std	Y+19, r24	; 0x13
	Addr623[5] = VHigh;
    2538:	8f 81       	ldd	r24, Y+7	; 0x07
    253a:	8c 8b       	std	Y+20, r24	; 0x14

	////fill data into Addr624 array
	int current_A = (Idischarge-Icharge)/1000;
    253c:	20 91 de 05 	lds	r18, 0x05DE
    2540:	30 91 df 05 	lds	r19, 0x05DF
    2544:	80 91 6e 06 	lds	r24, 0x066E
    2548:	90 91 6f 06 	lds	r25, 0x066F
    254c:	a9 01       	movw	r20, r18
    254e:	48 1b       	sub	r20, r24
    2550:	59 0b       	sbc	r21, r25
    2552:	ca 01       	movw	r24, r20
    2554:	28 ee       	ldi	r18, 0xE8	; 232
    2556:	33 e0       	ldi	r19, 0x03	; 3
    2558:	b9 01       	movw	r22, r18
    255a:	0e 94 76 42 	call	0x84ec	; 0x84ec <__udivmodhi4>
    255e:	cb 01       	movw	r24, r22
    2560:	9e 83       	std	Y+6, r25	; 0x06
    2562:	8d 83       	std	Y+5, r24	; 0x05
	Addr624[0] = current_A >> 8;
    2564:	8d 81       	ldd	r24, Y+5	; 0x05
    2566:	9e 81       	ldd	r25, Y+6	; 0x06
    2568:	89 2f       	mov	r24, r25
    256a:	99 0f       	add	r25, r25
    256c:	99 0b       	sbc	r25, r25
    256e:	8d 8b       	std	Y+21, r24	; 0x15
	Addr624[1] = current_A;
    2570:	8d 81       	ldd	r24, Y+5	; 0x05
    2572:	8e 8b       	std	Y+22, r24	; 0x16
	Addr624[2] = 0; 
    2574:	1f 8a       	std	Y+23, r1	; 0x17
	Addr624[3]= 15;
    2576:	8f e0       	ldi	r24, 0x0F	; 15
    2578:	88 8f       	std	Y+24, r24	; 0x18
	Addr624[4] = 0;
    257a:	19 8e       	std	Y+25, r1	; 0x19
	Addr624[5] = 50;	  
    257c:	82 e3       	ldi	r24, 0x32	; 50
    257e:	8a 8f       	std	Y+26, r24	; 0x1a
	
	//fill data into Addr625 array
	Addr625[0] = 0xFF;
    2580:	8f ef       	ldi	r24, 0xFF	; 255
    2582:	8b 8f       	std	Y+27, r24	; 0x1b
	Addr625[1] = 0xFF;
    2584:	8f ef       	ldi	r24, 0xFF	; 255
    2586:	8c 8f       	std	Y+28, r24	; 0x1c
	Addr625[2] = 0xFF;
    2588:	8f ef       	ldi	r24, 0xFF	; 255
    258a:	8d 8f       	std	Y+29, r24	; 0x1d
	Addr625[3]= 0xFF;
    258c:	8f ef       	ldi	r24, 0xFF	; 255
    258e:	8e 8f       	std	Y+30, r24	; 0x1e
	Addr625[4] = 0xFF;
    2590:	8f ef       	ldi	r24, 0xFF	; 255
    2592:	8f 8f       	std	Y+31, r24	; 0x1f
	Addr625[5] = 0xFF;
    2594:	8f ef       	ldi	r24, 0xFF	; 255
    2596:	88 a3       	std	Y+32, r24	; 0x20
	Addr625[6] = 0xFF;
    2598:	8f ef       	ldi	r24, 0xFF	; 255
    259a:	89 a3       	std	Y+33, r24	; 0x21
	Addr625[7] = 0xFF;
    259c:	8f ef       	ldi	r24, 0xFF	; 255
    259e:	8a a3       	std	Y+34, r24	; 0x22
	
	//fill data into Addr626 array
	Addr626[0] = SOC[1];
    25a0:	80 91 ae 06 	lds	r24, 0x06AE
    25a4:	8b a3       	std	Y+35, r24	; 0x23
	
	unsigned int DOD= (unsigned int)(capacity/1000 * (100-(SOC[1]/10)))/100;//not exact have to be improved
    25a6:	80 91 ae 06 	lds	r24, 0x06AE
    25aa:	9a e0       	ldi	r25, 0x0A	; 10
    25ac:	69 2f       	mov	r22, r25
    25ae:	0e 94 6a 42 	call	0x84d4	; 0x84d4 <__udivmodqi4>
    25b2:	28 2f       	mov	r18, r24
    25b4:	30 e0       	ldi	r19, 0x00	; 0
    25b6:	84 e6       	ldi	r24, 0x64	; 100
    25b8:	90 e0       	ldi	r25, 0x00	; 0
    25ba:	ac 01       	movw	r20, r24
    25bc:	42 1b       	sub	r20, r18
    25be:	53 0b       	sbc	r21, r19
    25c0:	9a 01       	movw	r18, r20
    25c2:	c9 01       	movw	r24, r18
    25c4:	88 0f       	add	r24, r24
    25c6:	99 1f       	adc	r25, r25
    25c8:	82 0f       	add	r24, r18
    25ca:	93 1f       	adc	r25, r19
    25cc:	24 e6       	ldi	r18, 0x64	; 100
    25ce:	30 e0       	ldi	r19, 0x00	; 0
    25d0:	b9 01       	movw	r22, r18
    25d2:	0e 94 76 42 	call	0x84ec	; 0x84ec <__udivmodhi4>
    25d6:	cb 01       	movw	r24, r22
    25d8:	9c 83       	std	Y+4, r25	; 0x04
    25da:	8b 83       	std	Y+3, r24	; 0x03
	
	Addr626[1] = DOD>>8;
    25dc:	8b 81       	ldd	r24, Y+3	; 0x03
    25de:	9c 81       	ldd	r25, Y+4	; 0x04
    25e0:	89 2f       	mov	r24, r25
    25e2:	99 27       	eor	r25, r25
    25e4:	8c a3       	std	Y+36, r24	; 0x24
	Addr626[2] = DOD;
    25e6:	8b 81       	ldd	r24, Y+3	; 0x03
    25e8:	8d a3       	std	Y+37, r24	; 0x25
	Addr626[3] = capacity>>8;
    25ea:	8c e0       	ldi	r24, 0x0C	; 12
    25ec:	8e a3       	std	Y+38, r24	; 0x26
	Addr626[4] = capacity;
    25ee:	84 ee       	ldi	r24, 0xE4	; 228
    25f0:	8f a3       	std	Y+39, r24	; 0x27
	Addr626[5] = 0xFF;
    25f2:	8f ef       	ldi	r24, 0xFF	; 255
    25f4:	88 a7       	std	Y+40, r24	; 0x28
	Addr626[6] = 0xFF;
    25f6:	8f ef       	ldi	r24, 0xFF	; 255
    25f8:	89 a7       	std	Y+41, r24	; 0x29
	
	//fill data into Addr627 array
	Addr627[0] = Tbatt[1];
    25fa:	80 91 0d 06 	lds	r24, 0x060D
    25fe:	8a a7       	std	Y+42, r24	; 0x2a
	Addr627[1] = 0xFF;
    2600:	8f ef       	ldi	r24, 0xFF	; 255
    2602:	8b a7       	std	Y+43, r24	; 0x2b
	Addr627[2] = 0xFF;
    2604:	8f ef       	ldi	r24, 0xFF	; 255
    2606:	8c a7       	std	Y+44, r24	; 0x2c
	Addr627[3]= 0xFF;
    2608:	8f ef       	ldi	r24, 0xFF	; 255
    260a:	8d a7       	std	Y+45, r24	; 0x2d
	Addr627[4] = 0xFF;
    260c:	8f ef       	ldi	r24, 0xFF	; 255
    260e:	8e a7       	std	Y+46, r24	; 0x2e
	Addr627[5] = 0xFF;
    2610:	8f ef       	ldi	r24, 0xFF	; 255
    2612:	8f a7       	std	Y+47, r24	; 0x2f

	
	//fill data into Addr627 array
	Addr628[0] = 0xFF;
    2614:	8f ef       	ldi	r24, 0xFF	; 255
    2616:	88 ab       	std	Y+48, r24	; 0x30
	Addr628[1] = 0xFF;
    2618:	8f ef       	ldi	r24, 0xFF	; 255
    261a:	89 ab       	std	Y+49, r24	; 0x31
	unsigned char IRlow = get_LowestIR_cell_no();
    261c:	0e 94 92 14 	call	0x2924	; 0x2924 <get_LowestIR_cell_no>
    2620:	8a 83       	std	Y+2, r24	; 0x02
	Addr628[2] = IRcell[IRlow];
    2622:	8a 81       	ldd	r24, Y+2	; 0x02
    2624:	88 2f       	mov	r24, r24
    2626:	90 e0       	ldi	r25, 0x00	; 0
    2628:	88 0f       	add	r24, r24
    262a:	99 1f       	adc	r25, r25
    262c:	fc 01       	movw	r30, r24
    262e:	e6 5a       	subi	r30, 0xA6	; 166
    2630:	fa 4f       	sbci	r31, 0xFA	; 250
    2632:	80 81       	ld	r24, Z
    2634:	91 81       	ldd	r25, Z+1	; 0x01
    2636:	8a ab       	std	Y+50, r24	; 0x32
	Addr628[3]= IRlow;
    2638:	8a 81       	ldd	r24, Y+2	; 0x02
    263a:	8b ab       	std	Y+51, r24	; 0x33
	unsigned char IRHigh = get_HighestIR_cell_no();
    263c:	0e 94 56 14 	call	0x28ac	; 0x28ac <get_HighestIR_cell_no>
    2640:	89 83       	std	Y+1, r24	; 0x01
	Addr628[4] = IRcell[IRHigh];
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	88 2f       	mov	r24, r24
    2646:	90 e0       	ldi	r25, 0x00	; 0
    2648:	88 0f       	add	r24, r24
    264a:	99 1f       	adc	r25, r25
    264c:	fc 01       	movw	r30, r24
    264e:	e6 5a       	subi	r30, 0xA6	; 166
    2650:	fa 4f       	sbci	r31, 0xFA	; 250
    2652:	80 81       	ld	r24, Z
    2654:	91 81       	ldd	r25, Z+1	; 0x01
    2656:	8c ab       	std	Y+52, r24	; 0x34
	Addr628[5] = IRHigh;
    2658:	89 81       	ldd	r24, Y+1	; 0x01
    265a:	8d ab       	std	Y+53, r24	; 0x35
	
	//enable the CAN features of AT90CAN128
	Can_enable();
    265c:	a8 ed       	ldi	r26, 0xD8	; 216
    265e:	b0 e0       	ldi	r27, 0x00	; 0
    2660:	e8 ed       	ldi	r30, 0xD8	; 216
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	80 81       	ld	r24, Z
    2666:	82 60       	ori	r24, 0x02	; 2
    2668:	8c 93       	st	X, r24
	
	//Clear must be performed before placing new data in message object buffers
	can_clear_all_mob();
    266a:	0e 94 94 04 	call	0x928	; 0x928 <can_clear_all_mob>
	
	
	//Fill data into message objects
	message.id.std = 0x620;
    266e:	80 e2       	ldi	r24, 0x20	; 32
    2670:	96 e0       	ldi	r25, 0x06	; 6
    2672:	99 af       	std	Y+57, r25	; 0x39
    2674:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 8;
    2676:	88 e0       	ldi	r24, 0x08	; 8
    2678:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = BMS_Name;
    267a:	8e e5       	ldi	r24, 0x5E	; 94
    267c:	91 e0       	ldi	r25, 0x01	; 1
    267e:	9e af       	std	Y+62, r25	; 0x3e
    2680:	8d af       	std	Y+61, r24	; 0x3d
	message.ctrl.ide = 0;
    2682:	fe 01       	movw	r30, r28
    2684:	ef 5b       	subi	r30, 0xBF	; 191
    2686:	ff 4f       	sbci	r31, 0xFF	; 255
    2688:	10 82       	st	Z, r1
	message.cmd = CMD_TX_DATA;
    268a:	82 e0       	ldi	r24, 0x02	; 2
    268c:	8f ab       	std	Y+55, r24	; 0x37
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    268e:	ce 01       	movw	r24, r28
    2690:	c6 96       	adiw	r24, 0x36	; 54
    2692:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    2696:	88 23       	and	r24, r24
    2698:	d1 f7       	brne	.-12     	; 0x268e <transmit_all_CAN_data+0x1f2>

	message.id.std = 0x621;
    269a:	81 e2       	ldi	r24, 0x21	; 33
    269c:	96 e0       	ldi	r25, 0x06	; 6
    269e:	99 af       	std	Y+57, r25	; 0x39
    26a0:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 8;
    26a2:	88 e0       	ldi	r24, 0x08	; 8
    26a4:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = SW_Ver;
    26a6:	86 e6       	ldi	r24, 0x66	; 102
    26a8:	91 e0       	ldi	r25, 0x01	; 1
    26aa:	9e af       	std	Y+62, r25	; 0x3e
    26ac:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    26ae:	ce 01       	movw	r24, r28
    26b0:	c6 96       	adiw	r24, 0x36	; 54
    26b2:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    26b6:	88 23       	and	r24, r24
    26b8:	d1 f7       	brne	.-12     	; 0x26ae <transmit_all_CAN_data+0x212>

	message.id.std = 0x622;
    26ba:	82 e2       	ldi	r24, 0x22	; 34
    26bc:	96 e0       	ldi	r25, 0x06	; 6
    26be:	99 af       	std	Y+57, r25	; 0x39
    26c0:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 6;
    26c2:	86 e0       	ldi	r24, 0x06	; 6
    26c4:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr622;
    26c6:	ce 01       	movw	r24, r28
    26c8:	09 96       	adiw	r24, 0x09	; 9
    26ca:	9e af       	std	Y+62, r25	; 0x3e
    26cc:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    26ce:	ce 01       	movw	r24, r28
    26d0:	c6 96       	adiw	r24, 0x36	; 54
    26d2:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    26d6:	88 23       	and	r24, r24
    26d8:	d1 f7       	brne	.-12     	; 0x26ce <transmit_all_CAN_data+0x232>

	message.id.std = 0x623;
    26da:	83 e2       	ldi	r24, 0x23	; 35
    26dc:	96 e0       	ldi	r25, 0x06	; 6
    26de:	99 af       	std	Y+57, r25	; 0x39
    26e0:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 6;
    26e2:	86 e0       	ldi	r24, 0x06	; 6
    26e4:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr623;
    26e6:	ce 01       	movw	r24, r28
    26e8:	0f 96       	adiw	r24, 0x0f	; 15
    26ea:	9e af       	std	Y+62, r25	; 0x3e
    26ec:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    26ee:	ce 01       	movw	r24, r28
    26f0:	c6 96       	adiw	r24, 0x36	; 54
    26f2:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    26f6:	88 23       	and	r24, r24
    26f8:	d1 f7       	brne	.-12     	; 0x26ee <transmit_all_CAN_data+0x252>

	message.id.std = 0x624;
    26fa:	84 e2       	ldi	r24, 0x24	; 36
    26fc:	96 e0       	ldi	r25, 0x06	; 6
    26fe:	99 af       	std	Y+57, r25	; 0x39
    2700:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 6;
    2702:	86 e0       	ldi	r24, 0x06	; 6
    2704:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr624;
    2706:	ce 01       	movw	r24, r28
    2708:	45 96       	adiw	r24, 0x15	; 21
    270a:	9e af       	std	Y+62, r25	; 0x3e
    270c:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    270e:	ce 01       	movw	r24, r28
    2710:	c6 96       	adiw	r24, 0x36	; 54
    2712:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    2716:	88 23       	and	r24, r24
    2718:	d1 f7       	brne	.-12     	; 0x270e <transmit_all_CAN_data+0x272>

	message.id.std = 0x625;
    271a:	85 e2       	ldi	r24, 0x25	; 37
    271c:	96 e0       	ldi	r25, 0x06	; 6
    271e:	99 af       	std	Y+57, r25	; 0x39
    2720:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 8;
    2722:	88 e0       	ldi	r24, 0x08	; 8
    2724:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr625;
    2726:	ce 01       	movw	r24, r28
    2728:	4b 96       	adiw	r24, 0x1b	; 27
    272a:	9e af       	std	Y+62, r25	; 0x3e
    272c:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    272e:	ce 01       	movw	r24, r28
    2730:	c6 96       	adiw	r24, 0x36	; 54
    2732:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    2736:	88 23       	and	r24, r24
    2738:	d1 f7       	brne	.-12     	; 0x272e <transmit_all_CAN_data+0x292>

	message.id.std = 0x626;
    273a:	86 e2       	ldi	r24, 0x26	; 38
    273c:	96 e0       	ldi	r25, 0x06	; 6
    273e:	99 af       	std	Y+57, r25	; 0x39
    2740:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 7;
    2742:	87 e0       	ldi	r24, 0x07	; 7
    2744:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr626;
    2746:	ce 01       	movw	r24, r28
    2748:	83 96       	adiw	r24, 0x23	; 35
    274a:	9e af       	std	Y+62, r25	; 0x3e
    274c:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    274e:	ce 01       	movw	r24, r28
    2750:	c6 96       	adiw	r24, 0x36	; 54
    2752:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    2756:	88 23       	and	r24, r24
    2758:	d1 f7       	brne	.-12     	; 0x274e <transmit_all_CAN_data+0x2b2>

	message.id.std = 0x627;
    275a:	87 e2       	ldi	r24, 0x27	; 39
    275c:	96 e0       	ldi	r25, 0x06	; 6
    275e:	99 af       	std	Y+57, r25	; 0x39
    2760:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 6;
    2762:	86 e0       	ldi	r24, 0x06	; 6
    2764:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr627;
    2766:	ce 01       	movw	r24, r28
    2768:	8a 96       	adiw	r24, 0x2a	; 42
    276a:	9e af       	std	Y+62, r25	; 0x3e
    276c:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    276e:	ce 01       	movw	r24, r28
    2770:	c6 96       	adiw	r24, 0x36	; 54
    2772:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    2776:	88 23       	and	r24, r24
    2778:	d1 f7       	brne	.-12     	; 0x276e <transmit_all_CAN_data+0x2d2>

	message.id.std = 0x628;
    277a:	88 e2       	ldi	r24, 0x28	; 40
    277c:	96 e0       	ldi	r25, 0x06	; 6
    277e:	99 af       	std	Y+57, r25	; 0x39
    2780:	88 af       	std	Y+56, r24	; 0x38
	message.dlc = 6;
    2782:	86 e0       	ldi	r24, 0x06	; 6
    2784:	8c af       	std	Y+60, r24	; 0x3c
	message.pt_data = Addr628;
    2786:	ce 01       	movw	r24, r28
    2788:	c0 96       	adiw	r24, 0x30	; 48
    278a:	9e af       	std	Y+62, r25	; 0x3e
    278c:	8d af       	std	Y+61, r24	; 0x3d
	// --- Enable Tx
	while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    278e:	ce 01       	movw	r24, r28
    2790:	c6 96       	adiw	r24, 0x36	; 54
    2792:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <can_cmd>
    2796:	88 23       	and	r24, r24
    2798:	d1 f7       	brne	.-12     	; 0x278e <transmit_all_CAN_data+0x2f2>
	
	//Put CAN transceiver to sleep
	PORTF |= (1<<PF3); 
    279a:	a1 e3       	ldi	r26, 0x31	; 49
    279c:	b0 e0       	ldi	r27, 0x00	; 0
    279e:	e1 e3       	ldi	r30, 0x31	; 49
    27a0:	f0 e0       	ldi	r31, 0x00	; 0
    27a2:	80 81       	ld	r24, Z
    27a4:	88 60       	ori	r24, 0x08	; 8
    27a6:	8c 93       	st	X, r24
}
    27a8:	cf 5b       	subi	r28, 0xBF	; 191
    27aa:	df 4f       	sbci	r29, 0xFF	; 255
    27ac:	0f b6       	in	r0, 0x3f	; 63
    27ae:	f8 94       	cli
    27b0:	de bf       	out	0x3e, r29	; 62
    27b2:	0f be       	out	0x3f, r0	; 63
    27b4:	cd bf       	out	0x3d, r28	; 61
    27b6:	cf 91       	pop	r28
    27b8:	df 91       	pop	r29
    27ba:	08 95       	ret

000027bc <get_LowestV_cell_no>:

unsigned char delay_count;

//check which cell has the lowest voltage
unsigned char get_LowestV_cell_no(void)
{
    27bc:	df 93       	push	r29
    27be:	cf 93       	push	r28
    27c0:	00 d0       	rcall	.+0      	; 0x27c2 <get_LowestV_cell_no+0x6>
    27c2:	00 d0       	rcall	.+0      	; 0x27c4 <get_LowestV_cell_no+0x8>
    27c4:	cd b7       	in	r28, 0x3d	; 61
    27c6:	de b7       	in	r29, 0x3e	; 62
	unsigned char cellNo,i;
	unsigned int minV;
	minV = Vcell[1];
    27c8:	80 91 21 06 	lds	r24, 0x0621
    27cc:	90 91 22 06 	lds	r25, 0x0622
    27d0:	9a 83       	std	Y+2, r25	; 0x02
    27d2:	89 83       	std	Y+1, r24	; 0x01
	cellNo = 1;
    27d4:	81 e0       	ldi	r24, 0x01	; 1
    27d6:	8c 83       	std	Y+4, r24	; 0x04
	for(i=2;i<=Cell_count;i++)
    27d8:	82 e0       	ldi	r24, 0x02	; 2
    27da:	8b 83       	std	Y+3, r24	; 0x03
    27dc:	20 c0       	rjmp	.+64     	; 0x281e <get_LowestV_cell_no+0x62>
	{
		if(Vcell[i] < minV)
    27de:	8b 81       	ldd	r24, Y+3	; 0x03
    27e0:	88 2f       	mov	r24, r24
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	88 0f       	add	r24, r24
    27e6:	99 1f       	adc	r25, r25
    27e8:	fc 01       	movw	r30, r24
    27ea:	e1 5e       	subi	r30, 0xE1	; 225
    27ec:	f9 4f       	sbci	r31, 0xF9	; 249
    27ee:	20 81       	ld	r18, Z
    27f0:	31 81       	ldd	r19, Z+1	; 0x01
    27f2:	89 81       	ldd	r24, Y+1	; 0x01
    27f4:	9a 81       	ldd	r25, Y+2	; 0x02
    27f6:	28 17       	cp	r18, r24
    27f8:	39 07       	cpc	r19, r25
    27fa:	70 f4       	brcc	.+28     	; 0x2818 <get_LowestV_cell_no+0x5c>
		{
			minV = Vcell[i];
    27fc:	8b 81       	ldd	r24, Y+3	; 0x03
    27fe:	88 2f       	mov	r24, r24
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	88 0f       	add	r24, r24
    2804:	99 1f       	adc	r25, r25
    2806:	fc 01       	movw	r30, r24
    2808:	e1 5e       	subi	r30, 0xE1	; 225
    280a:	f9 4f       	sbci	r31, 0xF9	; 249
    280c:	80 81       	ld	r24, Z
    280e:	91 81       	ldd	r25, Z+1	; 0x01
    2810:	9a 83       	std	Y+2, r25	; 0x02
    2812:	89 83       	std	Y+1, r24	; 0x01
			cellNo = i;
    2814:	8b 81       	ldd	r24, Y+3	; 0x03
    2816:	8c 83       	std	Y+4, r24	; 0x04
{
	unsigned char cellNo,i;
	unsigned int minV;
	minV = Vcell[1];
	cellNo = 1;
	for(i=2;i<=Cell_count;i++)
    2818:	8b 81       	ldd	r24, Y+3	; 0x03
    281a:	8f 5f       	subi	r24, 0xFF	; 255
    281c:	8b 83       	std	Y+3, r24	; 0x03
    281e:	8b 81       	ldd	r24, Y+3	; 0x03
    2820:	87 30       	cpi	r24, 0x07	; 7
    2822:	e8 f2       	brcs	.-70     	; 0x27de <get_LowestV_cell_no+0x22>
		{
			minV = Vcell[i];
			cellNo = i;
		}
	}		
	return (cellNo);
    2824:	8c 81       	ldd	r24, Y+4	; 0x04
}
    2826:	0f 90       	pop	r0
    2828:	0f 90       	pop	r0
    282a:	0f 90       	pop	r0
    282c:	0f 90       	pop	r0
    282e:	cf 91       	pop	r28
    2830:	df 91       	pop	r29
    2832:	08 95       	ret

00002834 <get_HighestV_cell_no>:

//check which cell has the highest voltage
unsigned char get_HighestV_cell_no(void)
{
    2834:	df 93       	push	r29
    2836:	cf 93       	push	r28
    2838:	00 d0       	rcall	.+0      	; 0x283a <get_HighestV_cell_no+0x6>
    283a:	00 d0       	rcall	.+0      	; 0x283c <get_HighestV_cell_no+0x8>
    283c:	cd b7       	in	r28, 0x3d	; 61
    283e:	de b7       	in	r29, 0x3e	; 62
	unsigned char cellNo,i;
	unsigned int maxV;
	maxV = Vcell[1];
    2840:	80 91 21 06 	lds	r24, 0x0621
    2844:	90 91 22 06 	lds	r25, 0x0622
    2848:	9a 83       	std	Y+2, r25	; 0x02
    284a:	89 83       	std	Y+1, r24	; 0x01
	cellNo = 1;
    284c:	81 e0       	ldi	r24, 0x01	; 1
    284e:	8c 83       	std	Y+4, r24	; 0x04
	for(i=2;i<=Cell_count;i++)
    2850:	82 e0       	ldi	r24, 0x02	; 2
    2852:	8b 83       	std	Y+3, r24	; 0x03
    2854:	20 c0       	rjmp	.+64     	; 0x2896 <get_HighestV_cell_no+0x62>
	{
		if(Vcell[i] > maxV)
    2856:	8b 81       	ldd	r24, Y+3	; 0x03
    2858:	88 2f       	mov	r24, r24
    285a:	90 e0       	ldi	r25, 0x00	; 0
    285c:	88 0f       	add	r24, r24
    285e:	99 1f       	adc	r25, r25
    2860:	fc 01       	movw	r30, r24
    2862:	e1 5e       	subi	r30, 0xE1	; 225
    2864:	f9 4f       	sbci	r31, 0xF9	; 249
    2866:	20 81       	ld	r18, Z
    2868:	31 81       	ldd	r19, Z+1	; 0x01
    286a:	89 81       	ldd	r24, Y+1	; 0x01
    286c:	9a 81       	ldd	r25, Y+2	; 0x02
    286e:	82 17       	cp	r24, r18
    2870:	93 07       	cpc	r25, r19
    2872:	70 f4       	brcc	.+28     	; 0x2890 <get_HighestV_cell_no+0x5c>
		{
			maxV = Vcell[i];
    2874:	8b 81       	ldd	r24, Y+3	; 0x03
    2876:	88 2f       	mov	r24, r24
    2878:	90 e0       	ldi	r25, 0x00	; 0
    287a:	88 0f       	add	r24, r24
    287c:	99 1f       	adc	r25, r25
    287e:	fc 01       	movw	r30, r24
    2880:	e1 5e       	subi	r30, 0xE1	; 225
    2882:	f9 4f       	sbci	r31, 0xF9	; 249
    2884:	80 81       	ld	r24, Z
    2886:	91 81       	ldd	r25, Z+1	; 0x01
    2888:	9a 83       	std	Y+2, r25	; 0x02
    288a:	89 83       	std	Y+1, r24	; 0x01
			cellNo = i;
    288c:	8b 81       	ldd	r24, Y+3	; 0x03
    288e:	8c 83       	std	Y+4, r24	; 0x04
{
	unsigned char cellNo,i;
	unsigned int maxV;
	maxV = Vcell[1];
	cellNo = 1;
	for(i=2;i<=Cell_count;i++)
    2890:	8b 81       	ldd	r24, Y+3	; 0x03
    2892:	8f 5f       	subi	r24, 0xFF	; 255
    2894:	8b 83       	std	Y+3, r24	; 0x03
    2896:	8b 81       	ldd	r24, Y+3	; 0x03
    2898:	87 30       	cpi	r24, 0x07	; 7
    289a:	e8 f2       	brcs	.-70     	; 0x2856 <get_HighestV_cell_no+0x22>
		{
			maxV = Vcell[i];
			cellNo = i;
		}
	}
	return (cellNo);
    289c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    289e:	0f 90       	pop	r0
    28a0:	0f 90       	pop	r0
    28a2:	0f 90       	pop	r0
    28a4:	0f 90       	pop	r0
    28a6:	cf 91       	pop	r28
    28a8:	df 91       	pop	r29
    28aa:	08 95       	ret

000028ac <get_HighestIR_cell_no>:

unsigned char get_HighestIR_cell_no(void)
{
    28ac:	df 93       	push	r29
    28ae:	cf 93       	push	r28
    28b0:	00 d0       	rcall	.+0      	; 0x28b2 <get_HighestIR_cell_no+0x6>
    28b2:	00 d0       	rcall	.+0      	; 0x28b4 <get_HighestIR_cell_no+0x8>
    28b4:	cd b7       	in	r28, 0x3d	; 61
    28b6:	de b7       	in	r29, 0x3e	; 62
	unsigned char cellNo,i;
	unsigned int maxIR;
	maxIR = IRcell[1];
    28b8:	80 91 5c 05 	lds	r24, 0x055C
    28bc:	90 91 5d 05 	lds	r25, 0x055D
    28c0:	9a 83       	std	Y+2, r25	; 0x02
    28c2:	89 83       	std	Y+1, r24	; 0x01
	cellNo = 1;
    28c4:	81 e0       	ldi	r24, 0x01	; 1
    28c6:	8c 83       	std	Y+4, r24	; 0x04
	for(i=2;i<=Cell_count;i++)
    28c8:	82 e0       	ldi	r24, 0x02	; 2
    28ca:	8b 83       	std	Y+3, r24	; 0x03
    28cc:	20 c0       	rjmp	.+64     	; 0x290e <get_HighestIR_cell_no+0x62>
	{
		if(IRcell[i] > maxIR)
    28ce:	8b 81       	ldd	r24, Y+3	; 0x03
    28d0:	88 2f       	mov	r24, r24
    28d2:	90 e0       	ldi	r25, 0x00	; 0
    28d4:	88 0f       	add	r24, r24
    28d6:	99 1f       	adc	r25, r25
    28d8:	fc 01       	movw	r30, r24
    28da:	e6 5a       	subi	r30, 0xA6	; 166
    28dc:	fa 4f       	sbci	r31, 0xFA	; 250
    28de:	20 81       	ld	r18, Z
    28e0:	31 81       	ldd	r19, Z+1	; 0x01
    28e2:	89 81       	ldd	r24, Y+1	; 0x01
    28e4:	9a 81       	ldd	r25, Y+2	; 0x02
    28e6:	82 17       	cp	r24, r18
    28e8:	93 07       	cpc	r25, r19
    28ea:	70 f4       	brcc	.+28     	; 0x2908 <get_HighestIR_cell_no+0x5c>
		{
			maxIR = IRcell[i];
    28ec:	8b 81       	ldd	r24, Y+3	; 0x03
    28ee:	88 2f       	mov	r24, r24
    28f0:	90 e0       	ldi	r25, 0x00	; 0
    28f2:	88 0f       	add	r24, r24
    28f4:	99 1f       	adc	r25, r25
    28f6:	fc 01       	movw	r30, r24
    28f8:	e6 5a       	subi	r30, 0xA6	; 166
    28fa:	fa 4f       	sbci	r31, 0xFA	; 250
    28fc:	80 81       	ld	r24, Z
    28fe:	91 81       	ldd	r25, Z+1	; 0x01
    2900:	9a 83       	std	Y+2, r25	; 0x02
    2902:	89 83       	std	Y+1, r24	; 0x01
			cellNo = i;
    2904:	8b 81       	ldd	r24, Y+3	; 0x03
    2906:	8c 83       	std	Y+4, r24	; 0x04
{
	unsigned char cellNo,i;
	unsigned int maxIR;
	maxIR = IRcell[1];
	cellNo = 1;
	for(i=2;i<=Cell_count;i++)
    2908:	8b 81       	ldd	r24, Y+3	; 0x03
    290a:	8f 5f       	subi	r24, 0xFF	; 255
    290c:	8b 83       	std	Y+3, r24	; 0x03
    290e:	8b 81       	ldd	r24, Y+3	; 0x03
    2910:	87 30       	cpi	r24, 0x07	; 7
    2912:	e8 f2       	brcs	.-70     	; 0x28ce <get_HighestIR_cell_no+0x22>
		{
			maxIR = IRcell[i];
			cellNo = i;
		}
	}
	return (cellNo);
    2914:	8c 81       	ldd	r24, Y+4	; 0x04
}
    2916:	0f 90       	pop	r0
    2918:	0f 90       	pop	r0
    291a:	0f 90       	pop	r0
    291c:	0f 90       	pop	r0
    291e:	cf 91       	pop	r28
    2920:	df 91       	pop	r29
    2922:	08 95       	ret

00002924 <get_LowestIR_cell_no>:

unsigned char get_LowestIR_cell_no(void)
{
    2924:	df 93       	push	r29
    2926:	cf 93       	push	r28
    2928:	00 d0       	rcall	.+0      	; 0x292a <get_LowestIR_cell_no+0x6>
    292a:	00 d0       	rcall	.+0      	; 0x292c <get_LowestIR_cell_no+0x8>
    292c:	cd b7       	in	r28, 0x3d	; 61
    292e:	de b7       	in	r29, 0x3e	; 62
	unsigned char cellNo,i;
	unsigned int minIR;
	minIR = IRcell[1];
    2930:	80 91 5c 05 	lds	r24, 0x055C
    2934:	90 91 5d 05 	lds	r25, 0x055D
    2938:	9a 83       	std	Y+2, r25	; 0x02
    293a:	89 83       	std	Y+1, r24	; 0x01
	cellNo = 1;
    293c:	81 e0       	ldi	r24, 0x01	; 1
    293e:	8c 83       	std	Y+4, r24	; 0x04
	for(i=2;i<=Cell_count;i++)
    2940:	82 e0       	ldi	r24, 0x02	; 2
    2942:	8b 83       	std	Y+3, r24	; 0x03
    2944:	20 c0       	rjmp	.+64     	; 0x2986 <get_LowestIR_cell_no+0x62>
	{
		if(IRcell[i] < minIR)
    2946:	8b 81       	ldd	r24, Y+3	; 0x03
    2948:	88 2f       	mov	r24, r24
    294a:	90 e0       	ldi	r25, 0x00	; 0
    294c:	88 0f       	add	r24, r24
    294e:	99 1f       	adc	r25, r25
    2950:	fc 01       	movw	r30, r24
    2952:	e6 5a       	subi	r30, 0xA6	; 166
    2954:	fa 4f       	sbci	r31, 0xFA	; 250
    2956:	20 81       	ld	r18, Z
    2958:	31 81       	ldd	r19, Z+1	; 0x01
    295a:	89 81       	ldd	r24, Y+1	; 0x01
    295c:	9a 81       	ldd	r25, Y+2	; 0x02
    295e:	28 17       	cp	r18, r24
    2960:	39 07       	cpc	r19, r25
    2962:	70 f4       	brcc	.+28     	; 0x2980 <get_LowestIR_cell_no+0x5c>
		{
			minIR = IRcell[i];
    2964:	8b 81       	ldd	r24, Y+3	; 0x03
    2966:	88 2f       	mov	r24, r24
    2968:	90 e0       	ldi	r25, 0x00	; 0
    296a:	88 0f       	add	r24, r24
    296c:	99 1f       	adc	r25, r25
    296e:	fc 01       	movw	r30, r24
    2970:	e6 5a       	subi	r30, 0xA6	; 166
    2972:	fa 4f       	sbci	r31, 0xFA	; 250
    2974:	80 81       	ld	r24, Z
    2976:	91 81       	ldd	r25, Z+1	; 0x01
    2978:	9a 83       	std	Y+2, r25	; 0x02
    297a:	89 83       	std	Y+1, r24	; 0x01
			cellNo = i;
    297c:	8b 81       	ldd	r24, Y+3	; 0x03
    297e:	8c 83       	std	Y+4, r24	; 0x04
{
	unsigned char cellNo,i;
	unsigned int minIR;
	minIR = IRcell[1];
	cellNo = 1;
	for(i=2;i<=Cell_count;i++)
    2980:	8b 81       	ldd	r24, Y+3	; 0x03
    2982:	8f 5f       	subi	r24, 0xFF	; 255
    2984:	8b 83       	std	Y+3, r24	; 0x03
    2986:	8b 81       	ldd	r24, Y+3	; 0x03
    2988:	87 30       	cpi	r24, 0x07	; 7
    298a:	e8 f2       	brcs	.-70     	; 0x2946 <get_LowestIR_cell_no+0x22>
		{
			minIR = IRcell[i];
			cellNo = i;
		}
	}
	return (cellNo);
    298c:	8c 81       	ldd	r24, Y+4	; 0x04
}
    298e:	0f 90       	pop	r0
    2990:	0f 90       	pop	r0
    2992:	0f 90       	pop	r0
    2994:	0f 90       	pop	r0
    2996:	cf 91       	pop	r28
    2998:	df 91       	pop	r29
    299a:	08 95       	ret

0000299c <Avr_Cell_Voltage>:

//get average value of cells. As a bonus pack voltage is calculated
unsigned int Avr_Cell_Voltage(void)
{
    299c:	df 93       	push	r29
    299e:	cf 93       	push	r28
    29a0:	cd b7       	in	r28, 0x3d	; 61
    29a2:	de b7       	in	r29, 0x3e	; 62
    29a4:	27 97       	sbiw	r28, 0x07	; 7
    29a6:	0f b6       	in	r0, 0x3f	; 63
    29a8:	f8 94       	cli
    29aa:	de bf       	out	0x3e, r29	; 62
    29ac:	0f be       	out	0x3f, r0	; 63
    29ae:	cd bf       	out	0x3d, r28	; 61
	unsigned int Avr_result;
	unsigned long Sum = 0;
    29b0:	1a 82       	std	Y+2, r1	; 0x02
    29b2:	1b 82       	std	Y+3, r1	; 0x03
    29b4:	1c 82       	std	Y+4, r1	; 0x04
    29b6:	1d 82       	std	Y+5, r1	; 0x05
	
	for(unsigned char i=1;i<=Cell_count;i++)
    29b8:	81 e0       	ldi	r24, 0x01	; 1
    29ba:	89 83       	std	Y+1, r24	; 0x01
    29bc:	1c c0       	rjmp	.+56     	; 0x29f6 <Avr_Cell_Voltage+0x5a>
	{
		Sum += Vcell[i]; 
    29be:	89 81       	ldd	r24, Y+1	; 0x01
    29c0:	88 2f       	mov	r24, r24
    29c2:	90 e0       	ldi	r25, 0x00	; 0
    29c4:	88 0f       	add	r24, r24
    29c6:	99 1f       	adc	r25, r25
    29c8:	fc 01       	movw	r30, r24
    29ca:	e1 5e       	subi	r30, 0xE1	; 225
    29cc:	f9 4f       	sbci	r31, 0xF9	; 249
    29ce:	80 81       	ld	r24, Z
    29d0:	91 81       	ldd	r25, Z+1	; 0x01
    29d2:	9c 01       	movw	r18, r24
    29d4:	40 e0       	ldi	r20, 0x00	; 0
    29d6:	50 e0       	ldi	r21, 0x00	; 0
    29d8:	8a 81       	ldd	r24, Y+2	; 0x02
    29da:	9b 81       	ldd	r25, Y+3	; 0x03
    29dc:	ac 81       	ldd	r26, Y+4	; 0x04
    29de:	bd 81       	ldd	r27, Y+5	; 0x05
    29e0:	82 0f       	add	r24, r18
    29e2:	93 1f       	adc	r25, r19
    29e4:	a4 1f       	adc	r26, r20
    29e6:	b5 1f       	adc	r27, r21
    29e8:	8a 83       	std	Y+2, r24	; 0x02
    29ea:	9b 83       	std	Y+3, r25	; 0x03
    29ec:	ac 83       	std	Y+4, r26	; 0x04
    29ee:	bd 83       	std	Y+5, r27	; 0x05
unsigned int Avr_Cell_Voltage(void)
{
	unsigned int Avr_result;
	unsigned long Sum = 0;
	
	for(unsigned char i=1;i<=Cell_count;i++)
    29f0:	89 81       	ldd	r24, Y+1	; 0x01
    29f2:	8f 5f       	subi	r24, 0xFF	; 255
    29f4:	89 83       	std	Y+1, r24	; 0x01
    29f6:	89 81       	ldd	r24, Y+1	; 0x01
    29f8:	87 30       	cpi	r24, 0x07	; 7
    29fa:	08 f3       	brcs	.-62     	; 0x29be <Avr_Cell_Voltage+0x22>
	{
		Sum += Vcell[i]; 
	}
	Vpack = Sum/1000;
    29fc:	8a 81       	ldd	r24, Y+2	; 0x02
    29fe:	9b 81       	ldd	r25, Y+3	; 0x03
    2a00:	ac 81       	ldd	r26, Y+4	; 0x04
    2a02:	bd 81       	ldd	r27, Y+5	; 0x05
    2a04:	28 ee       	ldi	r18, 0xE8	; 232
    2a06:	33 e0       	ldi	r19, 0x03	; 3
    2a08:	40 e0       	ldi	r20, 0x00	; 0
    2a0a:	50 e0       	ldi	r21, 0x00	; 0
    2a0c:	bc 01       	movw	r22, r24
    2a0e:	cd 01       	movw	r24, r26
    2a10:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    2a14:	da 01       	movw	r26, r20
    2a16:	c9 01       	movw	r24, r18
    2a18:	80 93 e2 05 	sts	0x05E2, r24
	Avr_result = Sum / Cell_count;
    2a1c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a1e:	9b 81       	ldd	r25, Y+3	; 0x03
    2a20:	ac 81       	ldd	r26, Y+4	; 0x04
    2a22:	bd 81       	ldd	r27, Y+5	; 0x05
    2a24:	26 e0       	ldi	r18, 0x06	; 6
    2a26:	30 e0       	ldi	r19, 0x00	; 0
    2a28:	40 e0       	ldi	r20, 0x00	; 0
    2a2a:	50 e0       	ldi	r21, 0x00	; 0
    2a2c:	bc 01       	movw	r22, r24
    2a2e:	cd 01       	movw	r24, r26
    2a30:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    2a34:	da 01       	movw	r26, r20
    2a36:	c9 01       	movw	r24, r18
    2a38:	9f 83       	std	Y+7, r25	; 0x07
    2a3a:	8e 83       	std	Y+6, r24	; 0x06
	return (Avr_result);
    2a3c:	8e 81       	ldd	r24, Y+6	; 0x06
    2a3e:	9f 81       	ldd	r25, Y+7	; 0x07
} 
    2a40:	27 96       	adiw	r28, 0x07	; 7
    2a42:	0f b6       	in	r0, 0x3f	; 63
    2a44:	f8 94       	cli
    2a46:	de bf       	out	0x3e, r29	; 62
    2a48:	0f be       	out	0x3f, r0	; 63
    2a4a:	cd bf       	out	0x3d, r28	; 61
    2a4c:	cf 91       	pop	r28
    2a4e:	df 91       	pop	r29
    2a50:	08 95       	ret

00002a52 <Avr_Cell_IR>:

//get average value of cell IR.
unsigned int Avr_Cell_IR(void)
{
    2a52:	df 93       	push	r29
    2a54:	cf 93       	push	r28
    2a56:	cd b7       	in	r28, 0x3d	; 61
    2a58:	de b7       	in	r29, 0x3e	; 62
    2a5a:	27 97       	sbiw	r28, 0x07	; 7
    2a5c:	0f b6       	in	r0, 0x3f	; 63
    2a5e:	f8 94       	cli
    2a60:	de bf       	out	0x3e, r29	; 62
    2a62:	0f be       	out	0x3f, r0	; 63
    2a64:	cd bf       	out	0x3d, r28	; 61
	unsigned int Avr_result;
	unsigned long Sum = 0;
    2a66:	1a 82       	std	Y+2, r1	; 0x02
    2a68:	1b 82       	std	Y+3, r1	; 0x03
    2a6a:	1c 82       	std	Y+4, r1	; 0x04
    2a6c:	1d 82       	std	Y+5, r1	; 0x05
	
	for(unsigned char i=1;i<=Cell_count;i++)
    2a6e:	81 e0       	ldi	r24, 0x01	; 1
    2a70:	89 83       	std	Y+1, r24	; 0x01
    2a72:	1c c0       	rjmp	.+56     	; 0x2aac <Avr_Cell_IR+0x5a>
	{
		Sum += IRcell[i];
    2a74:	89 81       	ldd	r24, Y+1	; 0x01
    2a76:	88 2f       	mov	r24, r24
    2a78:	90 e0       	ldi	r25, 0x00	; 0
    2a7a:	88 0f       	add	r24, r24
    2a7c:	99 1f       	adc	r25, r25
    2a7e:	fc 01       	movw	r30, r24
    2a80:	e6 5a       	subi	r30, 0xA6	; 166
    2a82:	fa 4f       	sbci	r31, 0xFA	; 250
    2a84:	80 81       	ld	r24, Z
    2a86:	91 81       	ldd	r25, Z+1	; 0x01
    2a88:	9c 01       	movw	r18, r24
    2a8a:	40 e0       	ldi	r20, 0x00	; 0
    2a8c:	50 e0       	ldi	r21, 0x00	; 0
    2a8e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a90:	9b 81       	ldd	r25, Y+3	; 0x03
    2a92:	ac 81       	ldd	r26, Y+4	; 0x04
    2a94:	bd 81       	ldd	r27, Y+5	; 0x05
    2a96:	82 0f       	add	r24, r18
    2a98:	93 1f       	adc	r25, r19
    2a9a:	a4 1f       	adc	r26, r20
    2a9c:	b5 1f       	adc	r27, r21
    2a9e:	8a 83       	std	Y+2, r24	; 0x02
    2aa0:	9b 83       	std	Y+3, r25	; 0x03
    2aa2:	ac 83       	std	Y+4, r26	; 0x04
    2aa4:	bd 83       	std	Y+5, r27	; 0x05
unsigned int Avr_Cell_IR(void)
{
	unsigned int Avr_result;
	unsigned long Sum = 0;
	
	for(unsigned char i=1;i<=Cell_count;i++)
    2aa6:	89 81       	ldd	r24, Y+1	; 0x01
    2aa8:	8f 5f       	subi	r24, 0xFF	; 255
    2aaa:	89 83       	std	Y+1, r24	; 0x01
    2aac:	89 81       	ldd	r24, Y+1	; 0x01
    2aae:	87 30       	cpi	r24, 0x07	; 7
    2ab0:	08 f3       	brcs	.-62     	; 0x2a74 <Avr_Cell_IR+0x22>
	{
		Sum += IRcell[i];
	}
	Avr_result = Sum / Cell_count;
    2ab2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ab4:	9b 81       	ldd	r25, Y+3	; 0x03
    2ab6:	ac 81       	ldd	r26, Y+4	; 0x04
    2ab8:	bd 81       	ldd	r27, Y+5	; 0x05
    2aba:	26 e0       	ldi	r18, 0x06	; 6
    2abc:	30 e0       	ldi	r19, 0x00	; 0
    2abe:	40 e0       	ldi	r20, 0x00	; 0
    2ac0:	50 e0       	ldi	r21, 0x00	; 0
    2ac2:	bc 01       	movw	r22, r24
    2ac4:	cd 01       	movw	r24, r26
    2ac6:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    2aca:	da 01       	movw	r26, r20
    2acc:	c9 01       	movw	r24, r18
    2ace:	9f 83       	std	Y+7, r25	; 0x07
    2ad0:	8e 83       	std	Y+6, r24	; 0x06
	return (Avr_result);
    2ad2:	8e 81       	ldd	r24, Y+6	; 0x06
    2ad4:	9f 81       	ldd	r25, Y+7	; 0x07
}
    2ad6:	27 96       	adiw	r28, 0x07	; 7
    2ad8:	0f b6       	in	r0, 0x3f	; 63
    2ada:	f8 94       	cli
    2adc:	de bf       	out	0x3e, r29	; 62
    2ade:	0f be       	out	0x3f, r0	; 63
    2ae0:	cd bf       	out	0x3d, r28	; 61
    2ae2:	cf 91       	pop	r28
    2ae4:	df 91       	pop	r29
    2ae6:	08 95       	ret

00002ae8 <increase_measurement_rate>:
//Checks for fast current changes and small margin to safety thresholds
unsigned char increase_measurement_rate(void)
{
    2ae8:	df 93       	push	r29
    2aea:	cf 93       	push	r28
    2aec:	cd b7       	in	r28, 0x3d	; 61
    2aee:	de b7       	in	r29, 0x3e	; 62
    2af0:	27 97       	sbiw	r28, 0x07	; 7
    2af2:	0f b6       	in	r0, 0x3f	; 63
    2af4:	f8 94       	cli
    2af6:	de bf       	out	0x3e, r29	; 62
    2af8:	0f be       	out	0x3f, r0	; 63
    2afa:	cd bf       	out	0x3d, r28	; 61
	unsigned char warning_repport = 0;
    2afc:	19 82       	std	Y+1, r1	; 0x01
	
	//is cell voltage close to upper limit
	if(Vcell[get_HighestV_cell_no()] > (Vcell_max-100))
    2afe:	0e 94 1a 14 	call	0x2834	; 0x2834 <get_HighestV_cell_no>
    2b02:	88 2f       	mov	r24, r24
    2b04:	90 e0       	ldi	r25, 0x00	; 0
    2b06:	88 0f       	add	r24, r24
    2b08:	99 1f       	adc	r25, r25
    2b0a:	fc 01       	movw	r30, r24
    2b0c:	e1 5e       	subi	r30, 0xE1	; 225
    2b0e:	f9 4f       	sbci	r31, 0xF9	; 249
    2b10:	80 81       	ld	r24, Z
    2b12:	91 81       	ldd	r25, Z+1	; 0x01
    2b14:	2f e0       	ldi	r18, 0x0F	; 15
    2b16:	8b 3f       	cpi	r24, 0xFB	; 251
    2b18:	92 07       	cpc	r25, r18
    2b1a:	18 f0       	brcs	.+6      	; 0x2b22 <increase_measurement_rate+0x3a>
	warning_repport = 1;
    2b1c:	81 e0       	ldi	r24, 0x01	; 1
    2b1e:	89 83       	std	Y+1, r24	; 0x01
    2b20:	52 c0       	rjmp	.+164    	; 0x2bc6 <increase_measurement_rate+0xde>
	
	//is cell voltage close to lower limit
	else if (Vcell[get_LowestV_cell_no()] < (Vcell_min+100))
    2b22:	0e 94 de 13 	call	0x27bc	; 0x27bc <get_LowestV_cell_no>
    2b26:	88 2f       	mov	r24, r24
    2b28:	90 e0       	ldi	r25, 0x00	; 0
    2b2a:	88 0f       	add	r24, r24
    2b2c:	99 1f       	adc	r25, r25
    2b2e:	fc 01       	movw	r30, r24
    2b30:	e1 5e       	subi	r30, 0xE1	; 225
    2b32:	f9 4f       	sbci	r31, 0xF9	; 249
    2b34:	80 81       	ld	r24, Z
    2b36:	91 81       	ldd	r25, Z+1	; 0x01
    2b38:	4c e0       	ldi	r20, 0x0C	; 12
    2b3a:	8c 31       	cpi	r24, 0x1C	; 28
    2b3c:	94 07       	cpc	r25, r20
    2b3e:	18 f4       	brcc	.+6      	; 0x2b46 <increase_measurement_rate+0x5e>
	warning_repport = 2;
    2b40:	82 e0       	ldi	r24, 0x02	; 2
    2b42:	89 83       	std	Y+1, r24	; 0x01
    2b44:	40 c0       	rjmp	.+128    	; 0x2bc6 <increase_measurement_rate+0xde>
	
	//is temperature close to charge limits(and is charger connected)
	else if((Tbatt[1] > (Tcharge_max-5) || Tbatt[1] < (Tcharge_min+5)) && Charger_sense)
    2b46:	80 91 0d 06 	lds	r24, 0x060D
    2b4a:	89 32       	cpi	r24, 0x29	; 41
    2b4c:	24 f4       	brge	.+8      	; 0x2b56 <increase_measurement_rate+0x6e>
    2b4e:	80 91 0d 06 	lds	r24, 0x060D
    2b52:	85 30       	cpi	r24, 0x05	; 5
    2b54:	64 f4       	brge	.+24     	; 0x2b6e <increase_measurement_rate+0x86>
    2b56:	e9 e2       	ldi	r30, 0x29	; 41
    2b58:	f0 e0       	ldi	r31, 0x00	; 0
    2b5a:	80 81       	ld	r24, Z
    2b5c:	88 2f       	mov	r24, r24
    2b5e:	90 e0       	ldi	r25, 0x00	; 0
    2b60:	82 70       	andi	r24, 0x02	; 2
    2b62:	90 70       	andi	r25, 0x00	; 0
    2b64:	00 97       	sbiw	r24, 0x00	; 0
    2b66:	19 f0       	breq	.+6      	; 0x2b6e <increase_measurement_rate+0x86>
	warning_repport = 3;
    2b68:	83 e0       	ldi	r24, 0x03	; 3
    2b6a:	89 83       	std	Y+1, r24	; 0x01
    2b6c:	2c c0       	rjmp	.+88     	; 0x2bc6 <increase_measurement_rate+0xde>
	
	//is temperature close to discharge limits
	else if(Tbatt[1] > (Tdischarge_max-5) || Tbatt[1] < (Tdischarge_min+5))
    2b6e:	80 91 0d 06 	lds	r24, 0x060D
    2b72:	88 33       	cpi	r24, 0x38	; 56
    2b74:	24 f4       	brge	.+8      	; 0x2b7e <increase_measurement_rate+0x96>
    2b76:	80 91 0d 06 	lds	r24, 0x060D
    2b7a:	86 3f       	cpi	r24, 0xF6	; 246
    2b7c:	1c f4       	brge	.+6      	; 0x2b84 <increase_measurement_rate+0x9c>
	warning_repport = 4;
    2b7e:	84 e0       	ldi	r24, 0x04	; 4
    2b80:	89 83       	std	Y+1, r24	; 0x01
    2b82:	21 c0       	rjmp	.+66     	; 0x2bc6 <increase_measurement_rate+0xde>
	
	//is current close to max charge level, even if discharge current is high warning is set
	else if((abs(Idischarge-Icharge)) > (Icharge_max-500))
    2b84:	20 91 de 05 	lds	r18, 0x05DE
    2b88:	30 91 df 05 	lds	r19, 0x05DF
    2b8c:	80 91 6e 06 	lds	r24, 0x066E
    2b90:	90 91 6f 06 	lds	r25, 0x066F
    2b94:	a9 01       	movw	r20, r18
    2b96:	48 1b       	sub	r20, r24
    2b98:	59 0b       	sbc	r21, r25
    2b9a:	ca 01       	movw	r24, r20
    2b9c:	9f 83       	std	Y+7, r25	; 0x07
    2b9e:	8e 83       	std	Y+6, r24	; 0x06
    2ba0:	8e 81       	ldd	r24, Y+6	; 0x06
    2ba2:	9f 81       	ldd	r25, Y+7	; 0x07
    2ba4:	99 23       	and	r25, r25
    2ba6:	3c f4       	brge	.+14     	; 0x2bb6 <increase_measurement_rate+0xce>
    2ba8:	4e 81       	ldd	r20, Y+6	; 0x06
    2baa:	5f 81       	ldd	r21, Y+7	; 0x07
    2bac:	50 95       	com	r21
    2bae:	41 95       	neg	r20
    2bb0:	5f 4f       	sbci	r21, 0xFF	; 255
    2bb2:	5f 83       	std	Y+7, r21	; 0x07
    2bb4:	4e 83       	std	Y+6, r20	; 0x06
    2bb6:	8e 81       	ldd	r24, Y+6	; 0x06
    2bb8:	9f 81       	ldd	r25, Y+7	; 0x07
    2bba:	28 e3       	ldi	r18, 0x38	; 56
    2bbc:	85 3a       	cpi	r24, 0xA5	; 165
    2bbe:	92 07       	cpc	r25, r18
    2bc0:	14 f0       	brlt	.+4      	; 0x2bc6 <increase_measurement_rate+0xde>
	warning_repport = 5;
    2bc2:	85 e0       	ldi	r24, 0x05	; 5
    2bc4:	89 83       	std	Y+1, r24	; 0x01
	
	//is current rapidly changing
	if(abs((signed long)Idischarge_old - Idischarge) > (Idischarge_old/4) && Idischarge > 1500)
    2bc6:	20 91 a7 05 	lds	r18, 0x05A7
    2bca:	30 91 a8 05 	lds	r19, 0x05A8
    2bce:	80 91 de 05 	lds	r24, 0x05DE
    2bd2:	90 91 df 05 	lds	r25, 0x05DF
    2bd6:	a9 01       	movw	r20, r18
    2bd8:	48 1b       	sub	r20, r24
    2bda:	59 0b       	sbc	r21, r25
    2bdc:	ca 01       	movw	r24, r20
    2bde:	9d 83       	std	Y+5, r25	; 0x05
    2be0:	8c 83       	std	Y+4, r24	; 0x04
    2be2:	8c 81       	ldd	r24, Y+4	; 0x04
    2be4:	9d 81       	ldd	r25, Y+5	; 0x05
    2be6:	99 23       	and	r25, r25
    2be8:	3c f4       	brge	.+14     	; 0x2bf8 <increase_measurement_rate+0x110>
    2bea:	4c 81       	ldd	r20, Y+4	; 0x04
    2bec:	5d 81       	ldd	r21, Y+5	; 0x05
    2bee:	50 95       	com	r21
    2bf0:	41 95       	neg	r20
    2bf2:	5f 4f       	sbci	r21, 0xFF	; 255
    2bf4:	5d 83       	std	Y+5, r21	; 0x05
    2bf6:	4c 83       	std	Y+4, r20	; 0x04
    2bf8:	8c 81       	ldd	r24, Y+4	; 0x04
    2bfa:	9d 81       	ldd	r25, Y+5	; 0x05
    2bfc:	20 91 a7 05 	lds	r18, 0x05A7
    2c00:	30 91 a8 05 	lds	r19, 0x05A8
    2c04:	36 95       	lsr	r19
    2c06:	27 95       	ror	r18
    2c08:	36 95       	lsr	r19
    2c0a:	27 95       	ror	r18
    2c0c:	28 17       	cp	r18, r24
    2c0e:	39 07       	cpc	r19, r25
    2c10:	58 f4       	brcc	.+22     	; 0x2c28 <increase_measurement_rate+0x140>
    2c12:	80 91 de 05 	lds	r24, 0x05DE
    2c16:	90 91 df 05 	lds	r25, 0x05DF
    2c1a:	55 e0       	ldi	r21, 0x05	; 5
    2c1c:	8d 3d       	cpi	r24, 0xDD	; 221
    2c1e:	95 07       	cpc	r25, r21
    2c20:	18 f0       	brcs	.+6      	; 0x2c28 <increase_measurement_rate+0x140>
	warning_repport = 6;
    2c22:	86 e0       	ldi	r24, 0x06	; 6
    2c24:	89 83       	std	Y+1, r24	; 0x01
    2c26:	30 c0       	rjmp	.+96     	; 0x2c88 <increase_measurement_rate+0x1a0>
	
	//is current rapidly changing
	else if(abs((signed long)Icharge_old - Icharge) > (Icharge_old/4) && Icharge > 400)
    2c28:	20 91 19 06 	lds	r18, 0x0619
    2c2c:	30 91 1a 06 	lds	r19, 0x061A
    2c30:	80 91 6e 06 	lds	r24, 0x066E
    2c34:	90 91 6f 06 	lds	r25, 0x066F
    2c38:	a9 01       	movw	r20, r18
    2c3a:	48 1b       	sub	r20, r24
    2c3c:	59 0b       	sbc	r21, r25
    2c3e:	ca 01       	movw	r24, r20
    2c40:	9b 83       	std	Y+3, r25	; 0x03
    2c42:	8a 83       	std	Y+2, r24	; 0x02
    2c44:	8a 81       	ldd	r24, Y+2	; 0x02
    2c46:	9b 81       	ldd	r25, Y+3	; 0x03
    2c48:	99 23       	and	r25, r25
    2c4a:	3c f4       	brge	.+14     	; 0x2c5a <increase_measurement_rate+0x172>
    2c4c:	4a 81       	ldd	r20, Y+2	; 0x02
    2c4e:	5b 81       	ldd	r21, Y+3	; 0x03
    2c50:	50 95       	com	r21
    2c52:	41 95       	neg	r20
    2c54:	5f 4f       	sbci	r21, 0xFF	; 255
    2c56:	5b 83       	std	Y+3, r21	; 0x03
    2c58:	4a 83       	std	Y+2, r20	; 0x02
    2c5a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c5c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c5e:	20 91 19 06 	lds	r18, 0x0619
    2c62:	30 91 1a 06 	lds	r19, 0x061A
    2c66:	36 95       	lsr	r19
    2c68:	27 95       	ror	r18
    2c6a:	36 95       	lsr	r19
    2c6c:	27 95       	ror	r18
    2c6e:	28 17       	cp	r18, r24
    2c70:	39 07       	cpc	r19, r25
    2c72:	50 f4       	brcc	.+20     	; 0x2c88 <increase_measurement_rate+0x1a0>
    2c74:	80 91 6e 06 	lds	r24, 0x066E
    2c78:	90 91 6f 06 	lds	r25, 0x066F
    2c7c:	51 e0       	ldi	r21, 0x01	; 1
    2c7e:	81 39       	cpi	r24, 0x91	; 145
    2c80:	95 07       	cpc	r25, r21
    2c82:	10 f0       	brcs	.+4      	; 0x2c88 <increase_measurement_rate+0x1a0>
	warning_repport = 7;
    2c84:	87 e0       	ldi	r24, 0x07	; 7
    2c86:	89 83       	std	Y+1, r24	; 0x01
	
	return (warning_repport);
    2c88:	89 81       	ldd	r24, Y+1	; 0x01
}
    2c8a:	27 96       	adiw	r28, 0x07	; 7
    2c8c:	0f b6       	in	r0, 0x3f	; 63
    2c8e:	f8 94       	cli
    2c90:	de bf       	out	0x3e, r29	; 62
    2c92:	0f be       	out	0x3f, r0	; 63
    2c94:	cd bf       	out	0x3d, r28	; 61
    2c96:	cf 91       	pop	r28
    2c98:	df 91       	pop	r29
    2c9a:	08 95       	ret

00002c9c <Safety_check>:

//Checks if any parameter exceeds safety thresholds
unsigned char Safety_check (void)
{
    2c9c:	0f 93       	push	r16
    2c9e:	1f 93       	push	r17
    2ca0:	df 93       	push	r29
    2ca2:	cf 93       	push	r28
    2ca4:	cd b7       	in	r28, 0x3d	; 61
    2ca6:	de b7       	in	r29, 0x3e	; 62
    2ca8:	c9 55       	subi	r28, 0x59	; 89
    2caa:	d0 40       	sbci	r29, 0x00	; 0
    2cac:	0f b6       	in	r0, 0x3f	; 63
    2cae:	f8 94       	cli
    2cb0:	de bf       	out	0x3e, r29	; 62
    2cb2:	0f be       	out	0x3f, r0	; 63
    2cb4:	cd bf       	out	0x3d, r28	; 61
	unsigned int Vcell_test;
	unsigned char bit_pattern = 0;
    2cb6:	fe 01       	movw	r30, r28
    2cb8:	e9 5a       	subi	r30, 0xA9	; 169
    2cba:	ff 4f       	sbci	r31, 0xFF	; 255
    2cbc:	10 82       	st	Z, r1
	
	//clear errors. Will be set below if errors
	error_code_SW_protection = 0;
    2cbe:	10 92 a9 05 	sts	0x05A9, r1
	//If any cell is above threshold, collect new measurement
	//if still above threshold OPEN isolation switch
	Vcell_test = get_HighestV_cell_no();
    2cc2:	0e 94 1a 14 	call	0x2834	; 0x2834 <get_HighestV_cell_no>
    2cc6:	fe 01       	movw	r30, r28
    2cc8:	e8 5a       	subi	r30, 0xA8	; 168
    2cca:	ff 4f       	sbci	r31, 0xFF	; 255
    2ccc:	88 2f       	mov	r24, r24
    2cce:	90 e0       	ldi	r25, 0x00	; 0
    2cd0:	91 83       	std	Z+1, r25	; 0x01
    2cd2:	80 83       	st	Z, r24
	if (Vcell[Vcell_test] > Vcell_max)
    2cd4:	fe 01       	movw	r30, r28
    2cd6:	e8 5a       	subi	r30, 0xA8	; 168
    2cd8:	ff 4f       	sbci	r31, 0xFF	; 255
    2cda:	80 81       	ld	r24, Z
    2cdc:	91 81       	ldd	r25, Z+1	; 0x01
    2cde:	88 0f       	add	r24, r24
    2ce0:	99 1f       	adc	r25, r25
    2ce2:	fc 01       	movw	r30, r24
    2ce4:	e1 5e       	subi	r30, 0xE1	; 225
    2ce6:	f9 4f       	sbci	r31, 0xF9	; 249
    2ce8:	80 81       	ld	r24, Z
    2cea:	91 81       	ldd	r25, Z+1	; 0x01
    2cec:	20 e1       	ldi	r18, 0x10	; 16
    2cee:	8f 35       	cpi	r24, 0x5F	; 95
    2cf0:	92 07       	cpc	r25, r18
    2cf2:	08 f4       	brcc	.+2      	; 0x2cf6 <Safety_check+0x5a>
    2cf4:	18 c1       	rjmp	.+560    	; 0x2f26 <Safety_check+0x28a>
	{
		start_ADC_conversion();
    2cf6:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    2cfa:	fe 01       	movw	r30, r28
    2cfc:	ef 5a       	subi	r30, 0xAF	; 175
    2cfe:	ff 4f       	sbci	r31, 0xFF	; 255
    2d00:	80 e0       	ldi	r24, 0x00	; 0
    2d02:	90 e0       	ldi	r25, 0x00	; 0
    2d04:	a0 e8       	ldi	r26, 0x80	; 128
    2d06:	bf e3       	ldi	r27, 0x3F	; 63
    2d08:	80 83       	st	Z, r24
    2d0a:	91 83       	std	Z+1, r25	; 0x01
    2d0c:	a2 83       	std	Z+2, r26	; 0x02
    2d0e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d10:	8e 01       	movw	r16, r28
    2d12:	03 5b       	subi	r16, 0xB3	; 179
    2d14:	1f 4f       	sbci	r17, 0xFF	; 255
    2d16:	fe 01       	movw	r30, r28
    2d18:	ef 5a       	subi	r30, 0xAF	; 175
    2d1a:	ff 4f       	sbci	r31, 0xFF	; 255
    2d1c:	60 81       	ld	r22, Z
    2d1e:	71 81       	ldd	r23, Z+1	; 0x01
    2d20:	82 81       	ldd	r24, Z+2	; 0x02
    2d22:	93 81       	ldd	r25, Z+3	; 0x03
    2d24:	20 e0       	ldi	r18, 0x00	; 0
    2d26:	30 e0       	ldi	r19, 0x00	; 0
    2d28:	4a e7       	ldi	r20, 0x7A	; 122
    2d2a:	53 e4       	ldi	r21, 0x43	; 67
    2d2c:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    2d30:	dc 01       	movw	r26, r24
    2d32:	cb 01       	movw	r24, r22
    2d34:	f8 01       	movw	r30, r16
    2d36:	80 83       	st	Z, r24
    2d38:	91 83       	std	Z+1, r25	; 0x01
    2d3a:	a2 83       	std	Z+2, r26	; 0x02
    2d3c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2d3e:	fe 01       	movw	r30, r28
    2d40:	e3 5b       	subi	r30, 0xB3	; 179
    2d42:	ff 4f       	sbci	r31, 0xFF	; 255
    2d44:	60 81       	ld	r22, Z
    2d46:	71 81       	ldd	r23, Z+1	; 0x01
    2d48:	82 81       	ldd	r24, Z+2	; 0x02
    2d4a:	93 81       	ldd	r25, Z+3	; 0x03
    2d4c:	20 e0       	ldi	r18, 0x00	; 0
    2d4e:	30 e0       	ldi	r19, 0x00	; 0
    2d50:	40 e8       	ldi	r20, 0x80	; 128
    2d52:	5f e3       	ldi	r21, 0x3F	; 63
    2d54:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    2d58:	88 23       	and	r24, r24
    2d5a:	44 f4       	brge	.+16     	; 0x2d6c <Safety_check+0xd0>
		__ticks = 1;
    2d5c:	fe 01       	movw	r30, r28
    2d5e:	e5 5b       	subi	r30, 0xB5	; 181
    2d60:	ff 4f       	sbci	r31, 0xFF	; 255
    2d62:	81 e0       	ldi	r24, 0x01	; 1
    2d64:	90 e0       	ldi	r25, 0x00	; 0
    2d66:	91 83       	std	Z+1, r25	; 0x01
    2d68:	80 83       	st	Z, r24
    2d6a:	64 c0       	rjmp	.+200    	; 0x2e34 <Safety_check+0x198>
	else if (__tmp > 65535)
    2d6c:	fe 01       	movw	r30, r28
    2d6e:	e3 5b       	subi	r30, 0xB3	; 179
    2d70:	ff 4f       	sbci	r31, 0xFF	; 255
    2d72:	60 81       	ld	r22, Z
    2d74:	71 81       	ldd	r23, Z+1	; 0x01
    2d76:	82 81       	ldd	r24, Z+2	; 0x02
    2d78:	93 81       	ldd	r25, Z+3	; 0x03
    2d7a:	20 e0       	ldi	r18, 0x00	; 0
    2d7c:	3f ef       	ldi	r19, 0xFF	; 255
    2d7e:	4f e7       	ldi	r20, 0x7F	; 127
    2d80:	57 e4       	ldi	r21, 0x47	; 71
    2d82:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    2d86:	18 16       	cp	r1, r24
    2d88:	0c f0       	brlt	.+2      	; 0x2d8c <Safety_check+0xf0>
    2d8a:	43 c0       	rjmp	.+134    	; 0x2e12 <Safety_check+0x176>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d8c:	fe 01       	movw	r30, r28
    2d8e:	ef 5a       	subi	r30, 0xAF	; 175
    2d90:	ff 4f       	sbci	r31, 0xFF	; 255
    2d92:	60 81       	ld	r22, Z
    2d94:	71 81       	ldd	r23, Z+1	; 0x01
    2d96:	82 81       	ldd	r24, Z+2	; 0x02
    2d98:	93 81       	ldd	r25, Z+3	; 0x03
    2d9a:	20 e0       	ldi	r18, 0x00	; 0
    2d9c:	30 e0       	ldi	r19, 0x00	; 0
    2d9e:	40 e2       	ldi	r20, 0x20	; 32
    2da0:	51 e4       	ldi	r21, 0x41	; 65
    2da2:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    2da6:	dc 01       	movw	r26, r24
    2da8:	cb 01       	movw	r24, r22
    2daa:	8e 01       	movw	r16, r28
    2dac:	05 5b       	subi	r16, 0xB5	; 181
    2dae:	1f 4f       	sbci	r17, 0xFF	; 255
    2db0:	bc 01       	movw	r22, r24
    2db2:	cd 01       	movw	r24, r26
    2db4:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    2db8:	dc 01       	movw	r26, r24
    2dba:	cb 01       	movw	r24, r22
    2dbc:	f8 01       	movw	r30, r16
    2dbe:	91 83       	std	Z+1, r25	; 0x01
    2dc0:	80 83       	st	Z, r24
    2dc2:	1f c0       	rjmp	.+62     	; 0x2e02 <Safety_check+0x166>
    2dc4:	fe 01       	movw	r30, r28
    2dc6:	e7 5b       	subi	r30, 0xB7	; 183
    2dc8:	ff 4f       	sbci	r31, 0xFF	; 255
    2dca:	89 e1       	ldi	r24, 0x19	; 25
    2dcc:	90 e0       	ldi	r25, 0x00	; 0
    2dce:	91 83       	std	Z+1, r25	; 0x01
    2dd0:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2dd2:	fe 01       	movw	r30, r28
    2dd4:	e7 5b       	subi	r30, 0xB7	; 183
    2dd6:	ff 4f       	sbci	r31, 0xFF	; 255
    2dd8:	80 81       	ld	r24, Z
    2dda:	91 81       	ldd	r25, Z+1	; 0x01
    2ddc:	01 97       	sbiw	r24, 0x01	; 1
    2dde:	f1 f7       	brne	.-4      	; 0x2ddc <Safety_check+0x140>
    2de0:	fe 01       	movw	r30, r28
    2de2:	e7 5b       	subi	r30, 0xB7	; 183
    2de4:	ff 4f       	sbci	r31, 0xFF	; 255
    2de6:	91 83       	std	Z+1, r25	; 0x01
    2de8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2dea:	de 01       	movw	r26, r28
    2dec:	a5 5b       	subi	r26, 0xB5	; 181
    2dee:	bf 4f       	sbci	r27, 0xFF	; 255
    2df0:	fe 01       	movw	r30, r28
    2df2:	e5 5b       	subi	r30, 0xB5	; 181
    2df4:	ff 4f       	sbci	r31, 0xFF	; 255
    2df6:	80 81       	ld	r24, Z
    2df8:	91 81       	ldd	r25, Z+1	; 0x01
    2dfa:	01 97       	sbiw	r24, 0x01	; 1
    2dfc:	11 96       	adiw	r26, 0x01	; 1
    2dfe:	9c 93       	st	X, r25
    2e00:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e02:	fe 01       	movw	r30, r28
    2e04:	e5 5b       	subi	r30, 0xB5	; 181
    2e06:	ff 4f       	sbci	r31, 0xFF	; 255
    2e08:	80 81       	ld	r24, Z
    2e0a:	91 81       	ldd	r25, Z+1	; 0x01
    2e0c:	00 97       	sbiw	r24, 0x00	; 0
    2e0e:	d1 f6       	brne	.-76     	; 0x2dc4 <Safety_check+0x128>
    2e10:	27 c0       	rjmp	.+78     	; 0x2e60 <Safety_check+0x1c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e12:	8e 01       	movw	r16, r28
    2e14:	05 5b       	subi	r16, 0xB5	; 181
    2e16:	1f 4f       	sbci	r17, 0xFF	; 255
    2e18:	fe 01       	movw	r30, r28
    2e1a:	e3 5b       	subi	r30, 0xB3	; 179
    2e1c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e1e:	60 81       	ld	r22, Z
    2e20:	71 81       	ldd	r23, Z+1	; 0x01
    2e22:	82 81       	ldd	r24, Z+2	; 0x02
    2e24:	93 81       	ldd	r25, Z+3	; 0x03
    2e26:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    2e2a:	dc 01       	movw	r26, r24
    2e2c:	cb 01       	movw	r24, r22
    2e2e:	f8 01       	movw	r30, r16
    2e30:	91 83       	std	Z+1, r25	; 0x01
    2e32:	80 83       	st	Z, r24
    2e34:	de 01       	movw	r26, r28
    2e36:	a9 5b       	subi	r26, 0xB9	; 185
    2e38:	bf 4f       	sbci	r27, 0xFF	; 255
    2e3a:	fe 01       	movw	r30, r28
    2e3c:	e5 5b       	subi	r30, 0xB5	; 181
    2e3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2e40:	80 81       	ld	r24, Z
    2e42:	91 81       	ldd	r25, Z+1	; 0x01
    2e44:	8d 93       	st	X+, r24
    2e46:	9c 93       	st	X, r25
    2e48:	fe 01       	movw	r30, r28
    2e4a:	e9 5b       	subi	r30, 0xB9	; 185
    2e4c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e4e:	80 81       	ld	r24, Z
    2e50:	91 81       	ldd	r25, Z+1	; 0x01
    2e52:	01 97       	sbiw	r24, 0x01	; 1
    2e54:	f1 f7       	brne	.-4      	; 0x2e52 <Safety_check+0x1b6>
    2e56:	fe 01       	movw	r30, r28
    2e58:	e9 5b       	subi	r30, 0xB9	; 185
    2e5a:	ff 4f       	sbci	r31, 0xFF	; 255
    2e5c:	91 83       	std	Z+1, r25	; 0x01
    2e5e:	80 83       	st	Z, r24
		_delay_ms(1);
		collect_ADC_values();
    2e60:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		
		if (Vcell[Vcell_test] > Vcell_max)
    2e64:	fe 01       	movw	r30, r28
    2e66:	e8 5a       	subi	r30, 0xA8	; 168
    2e68:	ff 4f       	sbci	r31, 0xFF	; 255
    2e6a:	80 81       	ld	r24, Z
    2e6c:	91 81       	ldd	r25, Z+1	; 0x01
    2e6e:	88 0f       	add	r24, r24
    2e70:	99 1f       	adc	r25, r25
    2e72:	fc 01       	movw	r30, r24
    2e74:	e1 5e       	subi	r30, 0xE1	; 225
    2e76:	f9 4f       	sbci	r31, 0xF9	; 249
    2e78:	80 81       	ld	r24, Z
    2e7a:	91 81       	ldd	r25, Z+1	; 0x01
    2e7c:	f0 e1       	ldi	r31, 0x10	; 16
    2e7e:	8f 35       	cpi	r24, 0x5F	; 95
    2e80:	9f 07       	cpc	r25, r31
    2e82:	08 f4       	brcc	.+2      	; 0x2e86 <Safety_check+0x1ea>
    2e84:	59 c0       	rjmp	.+178    	; 0x2f38 <Safety_check+0x29c>
		{
			//Isolate battery and set error bit
			Iso_switch_OPEN;
    2e86:	a5 e2       	ldi	r26, 0x25	; 37
    2e88:	b0 e0       	ldi	r27, 0x00	; 0
    2e8a:	e5 e2       	ldi	r30, 0x25	; 37
    2e8c:	f0 e0       	ldi	r31, 0x00	; 0
    2e8e:	80 81       	ld	r24, Z
    2e90:	8f 77       	andi	r24, 0x7F	; 127
    2e92:	8c 93       	st	X, r24
    2e94:	81 e0       	ldi	r24, 0x01	; 1
    2e96:	80 93 18 06 	sts	0x0618, r24
			error_code_SW_protection = 1;
    2e9a:	81 e0       	ldi	r24, 0x01	; 1
    2e9c:	80 93 a9 05 	sts	0x05A9, r24
			for(int i = 1;i<=number_of_BQ76PL536a_in_stack;i++)
    2ea0:	fe 01       	movw	r30, r28
    2ea2:	eb 5a       	subi	r30, 0xAB	; 171
    2ea4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ea6:	81 e0       	ldi	r24, 0x01	; 1
    2ea8:	90 e0       	ldi	r25, 0x00	; 0
    2eaa:	91 83       	std	Z+1, r25	; 0x01
    2eac:	80 83       	st	Z, r24
    2eae:	2e c0       	rjmp	.+92     	; 0x2f0c <Safety_check+0x270>
			{
					//discharge cell through bleeder resistor
					bit_pattern |= (1<<(Vcell_test-1));
    2eb0:	fe 01       	movw	r30, r28
    2eb2:	e8 5a       	subi	r30, 0xA8	; 168
    2eb4:	ff 4f       	sbci	r31, 0xFF	; 255
    2eb6:	80 81       	ld	r24, Z
    2eb8:	91 81       	ldd	r25, Z+1	; 0x01
    2eba:	01 97       	sbiw	r24, 0x01	; 1
    2ebc:	9c 01       	movw	r18, r24
    2ebe:	81 e0       	ldi	r24, 0x01	; 1
    2ec0:	90 e0       	ldi	r25, 0x00	; 0
    2ec2:	02 c0       	rjmp	.+4      	; 0x2ec8 <Safety_check+0x22c>
    2ec4:	88 0f       	add	r24, r24
    2ec6:	99 1f       	adc	r25, r25
    2ec8:	2a 95       	dec	r18
    2eca:	e2 f7       	brpl	.-8      	; 0x2ec4 <Safety_check+0x228>
    2ecc:	98 2f       	mov	r25, r24
    2ece:	fe 01       	movw	r30, r28
    2ed0:	e9 5a       	subi	r30, 0xA9	; 169
    2ed2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ed4:	80 81       	ld	r24, Z
    2ed6:	89 2b       	or	r24, r25
    2ed8:	fe 01       	movw	r30, r28
    2eda:	e9 5a       	subi	r30, 0xA9	; 169
    2edc:	ff 4f       	sbci	r31, 0xFF	; 255
    2ede:	80 83       	st	Z, r24
					balance_cell(i,bit_pattern);
    2ee0:	fe 01       	movw	r30, r28
    2ee2:	eb 5a       	subi	r30, 0xAB	; 171
    2ee4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ee6:	80 81       	ld	r24, Z
    2ee8:	fe 01       	movw	r30, r28
    2eea:	e9 5a       	subi	r30, 0xA9	; 169
    2eec:	ff 4f       	sbci	r31, 0xFF	; 255
    2eee:	60 81       	ld	r22, Z
    2ef0:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <balance_cell>
		if (Vcell[Vcell_test] > Vcell_max)
		{
			//Isolate battery and set error bit
			Iso_switch_OPEN;
			error_code_SW_protection = 1;
			for(int i = 1;i<=number_of_BQ76PL536a_in_stack;i++)
    2ef4:	de 01       	movw	r26, r28
    2ef6:	ab 5a       	subi	r26, 0xAB	; 171
    2ef8:	bf 4f       	sbci	r27, 0xFF	; 255
    2efa:	fe 01       	movw	r30, r28
    2efc:	eb 5a       	subi	r30, 0xAB	; 171
    2efe:	ff 4f       	sbci	r31, 0xFF	; 255
    2f00:	80 81       	ld	r24, Z
    2f02:	91 81       	ldd	r25, Z+1	; 0x01
    2f04:	01 96       	adiw	r24, 0x01	; 1
    2f06:	11 96       	adiw	r26, 0x01	; 1
    2f08:	9c 93       	st	X, r25
    2f0a:	8e 93       	st	-X, r24
    2f0c:	80 91 e3 05 	lds	r24, 0x05E3
    2f10:	28 2f       	mov	r18, r24
    2f12:	30 e0       	ldi	r19, 0x00	; 0
    2f14:	fe 01       	movw	r30, r28
    2f16:	eb 5a       	subi	r30, 0xAB	; 171
    2f18:	ff 4f       	sbci	r31, 0xFF	; 255
    2f1a:	80 81       	ld	r24, Z
    2f1c:	91 81       	ldd	r25, Z+1	; 0x01
    2f1e:	28 17       	cp	r18, r24
    2f20:	39 07       	cpc	r19, r25
    2f22:	34 f6       	brge	.-116    	; 0x2eb0 <Safety_check+0x214>
    2f24:	09 c0       	rjmp	.+18     	; 0x2f38 <Safety_check+0x29c>
		}
	}
	//If any cell is below threshold, collect new measurement
	//if still below threshold OPEN isolation switch
	else
	Vcell_test = get_LowestV_cell_no();
    2f26:	0e 94 de 13 	call	0x27bc	; 0x27bc <get_LowestV_cell_no>
    2f2a:	fe 01       	movw	r30, r28
    2f2c:	e8 5a       	subi	r30, 0xA8	; 168
    2f2e:	ff 4f       	sbci	r31, 0xFF	; 255
    2f30:	88 2f       	mov	r24, r24
    2f32:	90 e0       	ldi	r25, 0x00	; 0
    2f34:	91 83       	std	Z+1, r25	; 0x01
    2f36:	80 83       	st	Z, r24
	if (Vcell[Vcell_test] < Vcell_min)
    2f38:	fe 01       	movw	r30, r28
    2f3a:	e8 5a       	subi	r30, 0xA8	; 168
    2f3c:	ff 4f       	sbci	r31, 0xFF	; 255
    2f3e:	80 81       	ld	r24, Z
    2f40:	91 81       	ldd	r25, Z+1	; 0x01
    2f42:	88 0f       	add	r24, r24
    2f44:	99 1f       	adc	r25, r25
    2f46:	fc 01       	movw	r30, r24
    2f48:	e1 5e       	subi	r30, 0xE1	; 225
    2f4a:	f9 4f       	sbci	r31, 0xF9	; 249
    2f4c:	80 81       	ld	r24, Z
    2f4e:	91 81       	ldd	r25, Z+1	; 0x01
    2f50:	2b e0       	ldi	r18, 0x0B	; 11
    2f52:	88 3b       	cpi	r24, 0xB8	; 184
    2f54:	92 07       	cpc	r25, r18
    2f56:	08 f0       	brcs	.+2      	; 0x2f5a <Safety_check+0x2be>
    2f58:	bd c0       	rjmp	.+378    	; 0x30d4 <Safety_check+0x438>
	{
		start_ADC_conversion();
    2f5a:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    2f5e:	fe 01       	movw	r30, r28
    2f60:	ed 5b       	subi	r30, 0xBD	; 189
    2f62:	ff 4f       	sbci	r31, 0xFF	; 255
    2f64:	80 e0       	ldi	r24, 0x00	; 0
    2f66:	90 e0       	ldi	r25, 0x00	; 0
    2f68:	a0 e8       	ldi	r26, 0x80	; 128
    2f6a:	bf e3       	ldi	r27, 0x3F	; 63
    2f6c:	80 83       	st	Z, r24
    2f6e:	91 83       	std	Z+1, r25	; 0x01
    2f70:	a2 83       	std	Z+2, r26	; 0x02
    2f72:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f74:	8e 01       	movw	r16, r28
    2f76:	01 5c       	subi	r16, 0xC1	; 193
    2f78:	1f 4f       	sbci	r17, 0xFF	; 255
    2f7a:	fe 01       	movw	r30, r28
    2f7c:	ed 5b       	subi	r30, 0xBD	; 189
    2f7e:	ff 4f       	sbci	r31, 0xFF	; 255
    2f80:	60 81       	ld	r22, Z
    2f82:	71 81       	ldd	r23, Z+1	; 0x01
    2f84:	82 81       	ldd	r24, Z+2	; 0x02
    2f86:	93 81       	ldd	r25, Z+3	; 0x03
    2f88:	20 e0       	ldi	r18, 0x00	; 0
    2f8a:	30 e0       	ldi	r19, 0x00	; 0
    2f8c:	4a e7       	ldi	r20, 0x7A	; 122
    2f8e:	53 e4       	ldi	r21, 0x43	; 67
    2f90:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    2f94:	dc 01       	movw	r26, r24
    2f96:	cb 01       	movw	r24, r22
    2f98:	f8 01       	movw	r30, r16
    2f9a:	80 83       	st	Z, r24
    2f9c:	91 83       	std	Z+1, r25	; 0x01
    2f9e:	a2 83       	std	Z+2, r26	; 0x02
    2fa0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2fa2:	fe 01       	movw	r30, r28
    2fa4:	ff 96       	adiw	r30, 0x3f	; 63
    2fa6:	60 81       	ld	r22, Z
    2fa8:	71 81       	ldd	r23, Z+1	; 0x01
    2faa:	82 81       	ldd	r24, Z+2	; 0x02
    2fac:	93 81       	ldd	r25, Z+3	; 0x03
    2fae:	20 e0       	ldi	r18, 0x00	; 0
    2fb0:	30 e0       	ldi	r19, 0x00	; 0
    2fb2:	40 e8       	ldi	r20, 0x80	; 128
    2fb4:	5f e3       	ldi	r21, 0x3F	; 63
    2fb6:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    2fba:	88 23       	and	r24, r24
    2fbc:	2c f4       	brge	.+10     	; 0x2fc8 <Safety_check+0x32c>
		__ticks = 1;
    2fbe:	81 e0       	ldi	r24, 0x01	; 1
    2fc0:	90 e0       	ldi	r25, 0x00	; 0
    2fc2:	9e af       	std	Y+62, r25	; 0x3e
    2fc4:	8d af       	std	Y+61, r24	; 0x3d
    2fc6:	46 c0       	rjmp	.+140    	; 0x3054 <Safety_check+0x3b8>
	else if (__tmp > 65535)
    2fc8:	fe 01       	movw	r30, r28
    2fca:	ff 96       	adiw	r30, 0x3f	; 63
    2fcc:	60 81       	ld	r22, Z
    2fce:	71 81       	ldd	r23, Z+1	; 0x01
    2fd0:	82 81       	ldd	r24, Z+2	; 0x02
    2fd2:	93 81       	ldd	r25, Z+3	; 0x03
    2fd4:	20 e0       	ldi	r18, 0x00	; 0
    2fd6:	3f ef       	ldi	r19, 0xFF	; 255
    2fd8:	4f e7       	ldi	r20, 0x7F	; 127
    2fda:	57 e4       	ldi	r21, 0x47	; 71
    2fdc:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    2fe0:	18 16       	cp	r1, r24
    2fe2:	64 f5       	brge	.+88     	; 0x303c <Safety_check+0x3a0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fe4:	fe 01       	movw	r30, r28
    2fe6:	ed 5b       	subi	r30, 0xBD	; 189
    2fe8:	ff 4f       	sbci	r31, 0xFF	; 255
    2fea:	60 81       	ld	r22, Z
    2fec:	71 81       	ldd	r23, Z+1	; 0x01
    2fee:	82 81       	ldd	r24, Z+2	; 0x02
    2ff0:	93 81       	ldd	r25, Z+3	; 0x03
    2ff2:	20 e0       	ldi	r18, 0x00	; 0
    2ff4:	30 e0       	ldi	r19, 0x00	; 0
    2ff6:	40 e2       	ldi	r20, 0x20	; 32
    2ff8:	51 e4       	ldi	r21, 0x41	; 65
    2ffa:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    2ffe:	dc 01       	movw	r26, r24
    3000:	cb 01       	movw	r24, r22
    3002:	bc 01       	movw	r22, r24
    3004:	cd 01       	movw	r24, r26
    3006:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    300a:	dc 01       	movw	r26, r24
    300c:	cb 01       	movw	r24, r22
    300e:	9e af       	std	Y+62, r25	; 0x3e
    3010:	8d af       	std	Y+61, r24	; 0x3d
    3012:	0f c0       	rjmp	.+30     	; 0x3032 <Safety_check+0x396>
    3014:	89 e1       	ldi	r24, 0x19	; 25
    3016:	90 e0       	ldi	r25, 0x00	; 0
    3018:	9c af       	std	Y+60, r25	; 0x3c
    301a:	8b af       	std	Y+59, r24	; 0x3b
    301c:	8b ad       	ldd	r24, Y+59	; 0x3b
    301e:	9c ad       	ldd	r25, Y+60	; 0x3c
    3020:	01 97       	sbiw	r24, 0x01	; 1
    3022:	f1 f7       	brne	.-4      	; 0x3020 <Safety_check+0x384>
    3024:	9c af       	std	Y+60, r25	; 0x3c
    3026:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3028:	8d ad       	ldd	r24, Y+61	; 0x3d
    302a:	9e ad       	ldd	r25, Y+62	; 0x3e
    302c:	01 97       	sbiw	r24, 0x01	; 1
    302e:	9e af       	std	Y+62, r25	; 0x3e
    3030:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3032:	8d ad       	ldd	r24, Y+61	; 0x3d
    3034:	9e ad       	ldd	r25, Y+62	; 0x3e
    3036:	00 97       	sbiw	r24, 0x00	; 0
    3038:	69 f7       	brne	.-38     	; 0x3014 <Safety_check+0x378>
    303a:	16 c0       	rjmp	.+44     	; 0x3068 <Safety_check+0x3cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    303c:	fe 01       	movw	r30, r28
    303e:	ff 96       	adiw	r30, 0x3f	; 63
    3040:	60 81       	ld	r22, Z
    3042:	71 81       	ldd	r23, Z+1	; 0x01
    3044:	82 81       	ldd	r24, Z+2	; 0x02
    3046:	93 81       	ldd	r25, Z+3	; 0x03
    3048:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    304c:	dc 01       	movw	r26, r24
    304e:	cb 01       	movw	r24, r22
    3050:	9e af       	std	Y+62, r25	; 0x3e
    3052:	8d af       	std	Y+61, r24	; 0x3d
    3054:	8d ad       	ldd	r24, Y+61	; 0x3d
    3056:	9e ad       	ldd	r25, Y+62	; 0x3e
    3058:	9a af       	std	Y+58, r25	; 0x3a
    305a:	89 af       	std	Y+57, r24	; 0x39
    305c:	89 ad       	ldd	r24, Y+57	; 0x39
    305e:	9a ad       	ldd	r25, Y+58	; 0x3a
    3060:	01 97       	sbiw	r24, 0x01	; 1
    3062:	f1 f7       	brne	.-4      	; 0x3060 <Safety_check+0x3c4>
    3064:	9a af       	std	Y+58, r25	; 0x3a
    3066:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(1);
		collect_ADC_values();
    3068:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		if (Vcell[Vcell_test] < Vcell_min)
    306c:	fe 01       	movw	r30, r28
    306e:	e8 5a       	subi	r30, 0xA8	; 168
    3070:	ff 4f       	sbci	r31, 0xFF	; 255
    3072:	80 81       	ld	r24, Z
    3074:	91 81       	ldd	r25, Z+1	; 0x01
    3076:	88 0f       	add	r24, r24
    3078:	99 1f       	adc	r25, r25
    307a:	fc 01       	movw	r30, r24
    307c:	e1 5e       	subi	r30, 0xE1	; 225
    307e:	f9 4f       	sbci	r31, 0xF9	; 249
    3080:	80 81       	ld	r24, Z
    3082:	91 81       	ldd	r25, Z+1	; 0x01
    3084:	fb e0       	ldi	r31, 0x0B	; 11
    3086:	88 3b       	cpi	r24, 0xB8	; 184
    3088:	9f 07       	cpc	r25, r31
    308a:	08 f0       	brcs	.+2      	; 0x308e <Safety_check+0x3f2>
    308c:	a3 c2       	rjmp	.+1350   	; 0x35d4 <Safety_check+0x938>
		{
			//Isolate battery and set error bit
			Iso_switch_OPEN;
    308e:	a5 e2       	ldi	r26, 0x25	; 37
    3090:	b0 e0       	ldi	r27, 0x00	; 0
    3092:	e5 e2       	ldi	r30, 0x25	; 37
    3094:	f0 e0       	ldi	r31, 0x00	; 0
    3096:	80 81       	ld	r24, Z
    3098:	8f 77       	andi	r24, 0x7F	; 127
    309a:	8c 93       	st	X, r24
    309c:	81 e0       	ldi	r24, 0x01	; 1
    309e:	80 93 18 06 	sts	0x0618, r24
			error_code_SW_protection = 2;
    30a2:	82 e0       	ldi	r24, 0x02	; 2
    30a4:	80 93 a9 05 	sts	0x05A9, r24
			Can_disable();
    30a8:	a8 ed       	ldi	r26, 0xD8	; 216
    30aa:	b0 e0       	ldi	r27, 0x00	; 0
    30ac:	e8 ed       	ldi	r30, 0xD8	; 216
    30ae:	f0 e0       	ldi	r31, 0x00	; 0
    30b0:	80 81       	ld	r24, Z
    30b2:	8d 7f       	andi	r24, 0xFD	; 253
    30b4:	8c 93       	st	X, r24
			CanTranceiver_sleep	
    30b6:	a1 e3       	ldi	r26, 0x31	; 49
    30b8:	b0 e0       	ldi	r27, 0x00	; 0
    30ba:	e1 e3       	ldi	r30, 0x31	; 49
    30bc:	f0 e0       	ldi	r31, 0x00	; 0
    30be:	80 81       	ld	r24, Z
    30c0:	88 60       	ori	r24, 0x08	; 8
    30c2:	8c 93       	st	X, r24
    30c4:	a0 e3       	ldi	r26, 0x30	; 48
    30c6:	b0 e0       	ldi	r27, 0x00	; 0
    30c8:	e0 e3       	ldi	r30, 0x30	; 48
    30ca:	f0 e0       	ldi	r31, 0x00	; 0
    30cc:	80 81       	ld	r24, Z
    30ce:	88 60       	ori	r24, 0x08	; 8
    30d0:	8c 93       	st	X, r24
    30d2:	80 c2       	rjmp	.+1280   	; 0x35d4 <Safety_check+0x938>
		}
	}

	//Check if battery is charging, if so check if
	//temperature is ok for charging
	else if(Charger_sense)
    30d4:	e9 e2       	ldi	r30, 0x29	; 41
    30d6:	f0 e0       	ldi	r31, 0x00	; 0
    30d8:	80 81       	ld	r24, Z
    30da:	88 2f       	mov	r24, r24
    30dc:	90 e0       	ldi	r25, 0x00	; 0
    30de:	82 70       	andi	r24, 0x02	; 2
    30e0:	90 70       	andi	r25, 0x00	; 0
    30e2:	00 97       	sbiw	r24, 0x00	; 0
    30e4:	09 f4       	brne	.+2      	; 0x30e8 <Safety_check+0x44c>
    30e6:	2a c1       	rjmp	.+596    	; 0x333c <Safety_check+0x6a0>
	{
		if(Tbatt[1] > Tcharge_max || Tbatt[1] < Tcharge_min)
    30e8:	80 91 0d 06 	lds	r24, 0x060D
    30ec:	8e 32       	cpi	r24, 0x2E	; 46
    30ee:	24 f4       	brge	.+8      	; 0x30f8 <Safety_check+0x45c>
    30f0:	80 91 0d 06 	lds	r24, 0x060D
    30f4:	88 23       	and	r24, r24
    30f6:	14 f4       	brge	.+4      	; 0x30fc <Safety_check+0x460>
		start_ADC_conversion();
    30f8:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    30fc:	80 e0       	ldi	r24, 0x00	; 0
    30fe:	90 e0       	ldi	r25, 0x00	; 0
    3100:	a0 e8       	ldi	r26, 0x80	; 128
    3102:	bf e3       	ldi	r27, 0x3F	; 63
    3104:	8d ab       	std	Y+53, r24	; 0x35
    3106:	9e ab       	std	Y+54, r25	; 0x36
    3108:	af ab       	std	Y+55, r26	; 0x37
    310a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    310c:	6d a9       	ldd	r22, Y+53	; 0x35
    310e:	7e a9       	ldd	r23, Y+54	; 0x36
    3110:	8f a9       	ldd	r24, Y+55	; 0x37
    3112:	98 ad       	ldd	r25, Y+56	; 0x38
    3114:	20 e0       	ldi	r18, 0x00	; 0
    3116:	30 e0       	ldi	r19, 0x00	; 0
    3118:	4a e7       	ldi	r20, 0x7A	; 122
    311a:	53 e4       	ldi	r21, 0x43	; 67
    311c:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3120:	dc 01       	movw	r26, r24
    3122:	cb 01       	movw	r24, r22
    3124:	89 ab       	std	Y+49, r24	; 0x31
    3126:	9a ab       	std	Y+50, r25	; 0x32
    3128:	ab ab       	std	Y+51, r26	; 0x33
    312a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    312c:	69 a9       	ldd	r22, Y+49	; 0x31
    312e:	7a a9       	ldd	r23, Y+50	; 0x32
    3130:	8b a9       	ldd	r24, Y+51	; 0x33
    3132:	9c a9       	ldd	r25, Y+52	; 0x34
    3134:	20 e0       	ldi	r18, 0x00	; 0
    3136:	30 e0       	ldi	r19, 0x00	; 0
    3138:	40 e8       	ldi	r20, 0x80	; 128
    313a:	5f e3       	ldi	r21, 0x3F	; 63
    313c:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    3140:	88 23       	and	r24, r24
    3142:	2c f4       	brge	.+10     	; 0x314e <Safety_check+0x4b2>
		__ticks = 1;
    3144:	81 e0       	ldi	r24, 0x01	; 1
    3146:	90 e0       	ldi	r25, 0x00	; 0
    3148:	98 ab       	std	Y+48, r25	; 0x30
    314a:	8f a7       	std	Y+47, r24	; 0x2f
    314c:	3f c0       	rjmp	.+126    	; 0x31cc <Safety_check+0x530>
	else if (__tmp > 65535)
    314e:	69 a9       	ldd	r22, Y+49	; 0x31
    3150:	7a a9       	ldd	r23, Y+50	; 0x32
    3152:	8b a9       	ldd	r24, Y+51	; 0x33
    3154:	9c a9       	ldd	r25, Y+52	; 0x34
    3156:	20 e0       	ldi	r18, 0x00	; 0
    3158:	3f ef       	ldi	r19, 0xFF	; 255
    315a:	4f e7       	ldi	r20, 0x7F	; 127
    315c:	57 e4       	ldi	r21, 0x47	; 71
    315e:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    3162:	18 16       	cp	r1, r24
    3164:	4c f5       	brge	.+82     	; 0x31b8 <Safety_check+0x51c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3166:	6d a9       	ldd	r22, Y+53	; 0x35
    3168:	7e a9       	ldd	r23, Y+54	; 0x36
    316a:	8f a9       	ldd	r24, Y+55	; 0x37
    316c:	98 ad       	ldd	r25, Y+56	; 0x38
    316e:	20 e0       	ldi	r18, 0x00	; 0
    3170:	30 e0       	ldi	r19, 0x00	; 0
    3172:	40 e2       	ldi	r20, 0x20	; 32
    3174:	51 e4       	ldi	r21, 0x41	; 65
    3176:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    317a:	dc 01       	movw	r26, r24
    317c:	cb 01       	movw	r24, r22
    317e:	bc 01       	movw	r22, r24
    3180:	cd 01       	movw	r24, r26
    3182:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3186:	dc 01       	movw	r26, r24
    3188:	cb 01       	movw	r24, r22
    318a:	98 ab       	std	Y+48, r25	; 0x30
    318c:	8f a7       	std	Y+47, r24	; 0x2f
    318e:	0f c0       	rjmp	.+30     	; 0x31ae <Safety_check+0x512>
    3190:	89 e1       	ldi	r24, 0x19	; 25
    3192:	90 e0       	ldi	r25, 0x00	; 0
    3194:	9e a7       	std	Y+46, r25	; 0x2e
    3196:	8d a7       	std	Y+45, r24	; 0x2d
    3198:	8d a5       	ldd	r24, Y+45	; 0x2d
    319a:	9e a5       	ldd	r25, Y+46	; 0x2e
    319c:	01 97       	sbiw	r24, 0x01	; 1
    319e:	f1 f7       	brne	.-4      	; 0x319c <Safety_check+0x500>
    31a0:	9e a7       	std	Y+46, r25	; 0x2e
    31a2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31a4:	8f a5       	ldd	r24, Y+47	; 0x2f
    31a6:	98 a9       	ldd	r25, Y+48	; 0x30
    31a8:	01 97       	sbiw	r24, 0x01	; 1
    31aa:	98 ab       	std	Y+48, r25	; 0x30
    31ac:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31ae:	8f a5       	ldd	r24, Y+47	; 0x2f
    31b0:	98 a9       	ldd	r25, Y+48	; 0x30
    31b2:	00 97       	sbiw	r24, 0x00	; 0
    31b4:	69 f7       	brne	.-38     	; 0x3190 <Safety_check+0x4f4>
    31b6:	14 c0       	rjmp	.+40     	; 0x31e0 <Safety_check+0x544>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31b8:	69 a9       	ldd	r22, Y+49	; 0x31
    31ba:	7a a9       	ldd	r23, Y+50	; 0x32
    31bc:	8b a9       	ldd	r24, Y+51	; 0x33
    31be:	9c a9       	ldd	r25, Y+52	; 0x34
    31c0:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    31c4:	dc 01       	movw	r26, r24
    31c6:	cb 01       	movw	r24, r22
    31c8:	98 ab       	std	Y+48, r25	; 0x30
    31ca:	8f a7       	std	Y+47, r24	; 0x2f
    31cc:	8f a5       	ldd	r24, Y+47	; 0x2f
    31ce:	98 a9       	ldd	r25, Y+48	; 0x30
    31d0:	9c a7       	std	Y+44, r25	; 0x2c
    31d2:	8b a7       	std	Y+43, r24	; 0x2b
    31d4:	8b a5       	ldd	r24, Y+43	; 0x2b
    31d6:	9c a5       	ldd	r25, Y+44	; 0x2c
    31d8:	01 97       	sbiw	r24, 0x01	; 1
    31da:	f1 f7       	brne	.-4      	; 0x31d8 <Safety_check+0x53c>
    31dc:	9c a7       	std	Y+44, r25	; 0x2c
    31de:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1);
		collect_ADC_values();
    31e0:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		if(Tbatt[1] > Tcharge_max || Tbatt[1] < Tcharge_min)
    31e4:	80 91 0d 06 	lds	r24, 0x060D
    31e8:	8e 32       	cpi	r24, 0x2E	; 46
    31ea:	24 f4       	brge	.+8      	; 0x31f4 <Safety_check+0x558>
    31ec:	80 91 0d 06 	lds	r24, 0x060D
    31f0:	88 23       	and	r24, r24
    31f2:	74 f4       	brge	.+28     	; 0x3210 <Safety_check+0x574>
		{
			//Isolate battery and set error bit
			Iso_switch_OPEN;
    31f4:	a5 e2       	ldi	r26, 0x25	; 37
    31f6:	b0 e0       	ldi	r27, 0x00	; 0
    31f8:	e5 e2       	ldi	r30, 0x25	; 37
    31fa:	f0 e0       	ldi	r31, 0x00	; 0
    31fc:	80 81       	ld	r24, Z
    31fe:	8f 77       	andi	r24, 0x7F	; 127
    3200:	8c 93       	st	X, r24
    3202:	81 e0       	ldi	r24, 0x01	; 1
    3204:	80 93 18 06 	sts	0x0618, r24
			error_code_SW_protection = 3;
    3208:	83 e0       	ldi	r24, 0x03	; 3
    320a:	80 93 a9 05 	sts	0x05A9, r24
    320e:	e2 c1       	rjmp	.+964    	; 0x35d4 <Safety_check+0x938>
		}
		else if (Icharge > Icharge_max)
    3210:	80 91 6e 06 	lds	r24, 0x066E
    3214:	90 91 6f 06 	lds	r25, 0x066F
    3218:	2a e3       	ldi	r18, 0x3A	; 58
    321a:	89 39       	cpi	r24, 0x99	; 153
    321c:	92 07       	cpc	r25, r18
    321e:	08 f4       	brcc	.+2      	; 0x3222 <Safety_check+0x586>
    3220:	d9 c1       	rjmp	.+946    	; 0x35d4 <Safety_check+0x938>
		{
			start_ADC_conversion();
    3222:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    3226:	80 e0       	ldi	r24, 0x00	; 0
    3228:	90 e0       	ldi	r25, 0x00	; 0
    322a:	a0 e8       	ldi	r26, 0x80	; 128
    322c:	bf e3       	ldi	r27, 0x3F	; 63
    322e:	8f a3       	std	Y+39, r24	; 0x27
    3230:	98 a7       	std	Y+40, r25	; 0x28
    3232:	a9 a7       	std	Y+41, r26	; 0x29
    3234:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3236:	6f a1       	ldd	r22, Y+39	; 0x27
    3238:	78 a5       	ldd	r23, Y+40	; 0x28
    323a:	89 a5       	ldd	r24, Y+41	; 0x29
    323c:	9a a5       	ldd	r25, Y+42	; 0x2a
    323e:	20 e0       	ldi	r18, 0x00	; 0
    3240:	30 e0       	ldi	r19, 0x00	; 0
    3242:	4a e7       	ldi	r20, 0x7A	; 122
    3244:	53 e4       	ldi	r21, 0x43	; 67
    3246:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    324a:	dc 01       	movw	r26, r24
    324c:	cb 01       	movw	r24, r22
    324e:	8b a3       	std	Y+35, r24	; 0x23
    3250:	9c a3       	std	Y+36, r25	; 0x24
    3252:	ad a3       	std	Y+37, r26	; 0x25
    3254:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3256:	6b a1       	ldd	r22, Y+35	; 0x23
    3258:	7c a1       	ldd	r23, Y+36	; 0x24
    325a:	8d a1       	ldd	r24, Y+37	; 0x25
    325c:	9e a1       	ldd	r25, Y+38	; 0x26
    325e:	20 e0       	ldi	r18, 0x00	; 0
    3260:	30 e0       	ldi	r19, 0x00	; 0
    3262:	40 e8       	ldi	r20, 0x80	; 128
    3264:	5f e3       	ldi	r21, 0x3F	; 63
    3266:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    326a:	88 23       	and	r24, r24
    326c:	2c f4       	brge	.+10     	; 0x3278 <Safety_check+0x5dc>
		__ticks = 1;
    326e:	81 e0       	ldi	r24, 0x01	; 1
    3270:	90 e0       	ldi	r25, 0x00	; 0
    3272:	9a a3       	std	Y+34, r25	; 0x22
    3274:	89 a3       	std	Y+33, r24	; 0x21
    3276:	3f c0       	rjmp	.+126    	; 0x32f6 <Safety_check+0x65a>
	else if (__tmp > 65535)
    3278:	6b a1       	ldd	r22, Y+35	; 0x23
    327a:	7c a1       	ldd	r23, Y+36	; 0x24
    327c:	8d a1       	ldd	r24, Y+37	; 0x25
    327e:	9e a1       	ldd	r25, Y+38	; 0x26
    3280:	20 e0       	ldi	r18, 0x00	; 0
    3282:	3f ef       	ldi	r19, 0xFF	; 255
    3284:	4f e7       	ldi	r20, 0x7F	; 127
    3286:	57 e4       	ldi	r21, 0x47	; 71
    3288:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    328c:	18 16       	cp	r1, r24
    328e:	4c f5       	brge	.+82     	; 0x32e2 <Safety_check+0x646>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3290:	6f a1       	ldd	r22, Y+39	; 0x27
    3292:	78 a5       	ldd	r23, Y+40	; 0x28
    3294:	89 a5       	ldd	r24, Y+41	; 0x29
    3296:	9a a5       	ldd	r25, Y+42	; 0x2a
    3298:	20 e0       	ldi	r18, 0x00	; 0
    329a:	30 e0       	ldi	r19, 0x00	; 0
    329c:	40 e2       	ldi	r20, 0x20	; 32
    329e:	51 e4       	ldi	r21, 0x41	; 65
    32a0:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    32a4:	dc 01       	movw	r26, r24
    32a6:	cb 01       	movw	r24, r22
    32a8:	bc 01       	movw	r22, r24
    32aa:	cd 01       	movw	r24, r26
    32ac:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    32b0:	dc 01       	movw	r26, r24
    32b2:	cb 01       	movw	r24, r22
    32b4:	9a a3       	std	Y+34, r25	; 0x22
    32b6:	89 a3       	std	Y+33, r24	; 0x21
    32b8:	0f c0       	rjmp	.+30     	; 0x32d8 <Safety_check+0x63c>
    32ba:	89 e1       	ldi	r24, 0x19	; 25
    32bc:	90 e0       	ldi	r25, 0x00	; 0
    32be:	98 a3       	std	Y+32, r25	; 0x20
    32c0:	8f 8f       	std	Y+31, r24	; 0x1f
    32c2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    32c4:	98 a1       	ldd	r25, Y+32	; 0x20
    32c6:	01 97       	sbiw	r24, 0x01	; 1
    32c8:	f1 f7       	brne	.-4      	; 0x32c6 <Safety_check+0x62a>
    32ca:	98 a3       	std	Y+32, r25	; 0x20
    32cc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32ce:	89 a1       	ldd	r24, Y+33	; 0x21
    32d0:	9a a1       	ldd	r25, Y+34	; 0x22
    32d2:	01 97       	sbiw	r24, 0x01	; 1
    32d4:	9a a3       	std	Y+34, r25	; 0x22
    32d6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32d8:	89 a1       	ldd	r24, Y+33	; 0x21
    32da:	9a a1       	ldd	r25, Y+34	; 0x22
    32dc:	00 97       	sbiw	r24, 0x00	; 0
    32de:	69 f7       	brne	.-38     	; 0x32ba <Safety_check+0x61e>
    32e0:	14 c0       	rjmp	.+40     	; 0x330a <Safety_check+0x66e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32e2:	6b a1       	ldd	r22, Y+35	; 0x23
    32e4:	7c a1       	ldd	r23, Y+36	; 0x24
    32e6:	8d a1       	ldd	r24, Y+37	; 0x25
    32e8:	9e a1       	ldd	r25, Y+38	; 0x26
    32ea:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    32ee:	dc 01       	movw	r26, r24
    32f0:	cb 01       	movw	r24, r22
    32f2:	9a a3       	std	Y+34, r25	; 0x22
    32f4:	89 a3       	std	Y+33, r24	; 0x21
    32f6:	89 a1       	ldd	r24, Y+33	; 0x21
    32f8:	9a a1       	ldd	r25, Y+34	; 0x22
    32fa:	9e 8f       	std	Y+30, r25	; 0x1e
    32fc:	8d 8f       	std	Y+29, r24	; 0x1d
    32fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3300:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3302:	01 97       	sbiw	r24, 0x01	; 1
    3304:	f1 f7       	brne	.-4      	; 0x3302 <Safety_check+0x666>
    3306:	9e 8f       	std	Y+30, r25	; 0x1e
    3308:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(1);
			collect_ADC_values();
    330a:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
			if (Icharge > Icharge_max)
    330e:	80 91 6e 06 	lds	r24, 0x066E
    3312:	90 91 6f 06 	lds	r25, 0x066F
    3316:	ea e3       	ldi	r30, 0x3A	; 58
    3318:	89 39       	cpi	r24, 0x99	; 153
    331a:	9e 07       	cpc	r25, r30
    331c:	08 f4       	brcc	.+2      	; 0x3320 <Safety_check+0x684>
    331e:	5a c1       	rjmp	.+692    	; 0x35d4 <Safety_check+0x938>
			{
				//Isolate battery and set error bit
				Iso_switch_OPEN;
    3320:	a5 e2       	ldi	r26, 0x25	; 37
    3322:	b0 e0       	ldi	r27, 0x00	; 0
    3324:	e5 e2       	ldi	r30, 0x25	; 37
    3326:	f0 e0       	ldi	r31, 0x00	; 0
    3328:	80 81       	ld	r24, Z
    332a:	8f 77       	andi	r24, 0x7F	; 127
    332c:	8c 93       	st	X, r24
    332e:	81 e0       	ldi	r24, 0x01	; 1
    3330:	80 93 18 06 	sts	0x0618, r24
				error_code_SW_protection = 4;
    3334:	84 e0       	ldi	r24, 0x04	; 4
    3336:	80 93 a9 05 	sts	0x05A9, r24
    333a:	4c c1       	rjmp	.+664    	; 0x35d4 <Safety_check+0x938>
			}
		}
	}
	
	//Not charging. Check if battery temperature is ok for discharge
	else if(Tbatt[1] > Tdischarge_max || Tbatt[1] < Tdischarge_min)
    333c:	80 91 0d 06 	lds	r24, 0x060D
    3340:	8d 33       	cpi	r24, 0x3D	; 61
    3342:	2c f4       	brge	.+10     	; 0x334e <Safety_check+0x6b2>
    3344:	80 91 0d 06 	lds	r24, 0x060D
    3348:	81 3f       	cpi	r24, 0xF1	; 241
    334a:	0c f0       	brlt	.+2      	; 0x334e <Safety_check+0x6b2>
    334c:	8d c0       	rjmp	.+282    	; 0x3468 <Safety_check+0x7cc>
	{
			start_ADC_conversion();
    334e:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    3352:	80 e0       	ldi	r24, 0x00	; 0
    3354:	90 e0       	ldi	r25, 0x00	; 0
    3356:	a0 e8       	ldi	r26, 0x80	; 128
    3358:	bf e3       	ldi	r27, 0x3F	; 63
    335a:	89 8f       	std	Y+25, r24	; 0x19
    335c:	9a 8f       	std	Y+26, r25	; 0x1a
    335e:	ab 8f       	std	Y+27, r26	; 0x1b
    3360:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3362:	69 8d       	ldd	r22, Y+25	; 0x19
    3364:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3366:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3368:	9c 8d       	ldd	r25, Y+28	; 0x1c
    336a:	20 e0       	ldi	r18, 0x00	; 0
    336c:	30 e0       	ldi	r19, 0x00	; 0
    336e:	4a e7       	ldi	r20, 0x7A	; 122
    3370:	53 e4       	ldi	r21, 0x43	; 67
    3372:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3376:	dc 01       	movw	r26, r24
    3378:	cb 01       	movw	r24, r22
    337a:	8d 8b       	std	Y+21, r24	; 0x15
    337c:	9e 8b       	std	Y+22, r25	; 0x16
    337e:	af 8b       	std	Y+23, r26	; 0x17
    3380:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3382:	6d 89       	ldd	r22, Y+21	; 0x15
    3384:	7e 89       	ldd	r23, Y+22	; 0x16
    3386:	8f 89       	ldd	r24, Y+23	; 0x17
    3388:	98 8d       	ldd	r25, Y+24	; 0x18
    338a:	20 e0       	ldi	r18, 0x00	; 0
    338c:	30 e0       	ldi	r19, 0x00	; 0
    338e:	40 e8       	ldi	r20, 0x80	; 128
    3390:	5f e3       	ldi	r21, 0x3F	; 63
    3392:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    3396:	88 23       	and	r24, r24
    3398:	2c f4       	brge	.+10     	; 0x33a4 <Safety_check+0x708>
		__ticks = 1;
    339a:	81 e0       	ldi	r24, 0x01	; 1
    339c:	90 e0       	ldi	r25, 0x00	; 0
    339e:	9c 8b       	std	Y+20, r25	; 0x14
    33a0:	8b 8b       	std	Y+19, r24	; 0x13
    33a2:	3f c0       	rjmp	.+126    	; 0x3422 <Safety_check+0x786>
	else if (__tmp > 65535)
    33a4:	6d 89       	ldd	r22, Y+21	; 0x15
    33a6:	7e 89       	ldd	r23, Y+22	; 0x16
    33a8:	8f 89       	ldd	r24, Y+23	; 0x17
    33aa:	98 8d       	ldd	r25, Y+24	; 0x18
    33ac:	20 e0       	ldi	r18, 0x00	; 0
    33ae:	3f ef       	ldi	r19, 0xFF	; 255
    33b0:	4f e7       	ldi	r20, 0x7F	; 127
    33b2:	57 e4       	ldi	r21, 0x47	; 71
    33b4:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    33b8:	18 16       	cp	r1, r24
    33ba:	4c f5       	brge	.+82     	; 0x340e <Safety_check+0x772>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33bc:	69 8d       	ldd	r22, Y+25	; 0x19
    33be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    33c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    33c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    33c4:	20 e0       	ldi	r18, 0x00	; 0
    33c6:	30 e0       	ldi	r19, 0x00	; 0
    33c8:	40 e2       	ldi	r20, 0x20	; 32
    33ca:	51 e4       	ldi	r21, 0x41	; 65
    33cc:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    33d0:	dc 01       	movw	r26, r24
    33d2:	cb 01       	movw	r24, r22
    33d4:	bc 01       	movw	r22, r24
    33d6:	cd 01       	movw	r24, r26
    33d8:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    33dc:	dc 01       	movw	r26, r24
    33de:	cb 01       	movw	r24, r22
    33e0:	9c 8b       	std	Y+20, r25	; 0x14
    33e2:	8b 8b       	std	Y+19, r24	; 0x13
    33e4:	0f c0       	rjmp	.+30     	; 0x3404 <Safety_check+0x768>
    33e6:	89 e1       	ldi	r24, 0x19	; 25
    33e8:	90 e0       	ldi	r25, 0x00	; 0
    33ea:	9a 8b       	std	Y+18, r25	; 0x12
    33ec:	89 8b       	std	Y+17, r24	; 0x11
    33ee:	89 89       	ldd	r24, Y+17	; 0x11
    33f0:	9a 89       	ldd	r25, Y+18	; 0x12
    33f2:	01 97       	sbiw	r24, 0x01	; 1
    33f4:	f1 f7       	brne	.-4      	; 0x33f2 <Safety_check+0x756>
    33f6:	9a 8b       	std	Y+18, r25	; 0x12
    33f8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33fa:	8b 89       	ldd	r24, Y+19	; 0x13
    33fc:	9c 89       	ldd	r25, Y+20	; 0x14
    33fe:	01 97       	sbiw	r24, 0x01	; 1
    3400:	9c 8b       	std	Y+20, r25	; 0x14
    3402:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3404:	8b 89       	ldd	r24, Y+19	; 0x13
    3406:	9c 89       	ldd	r25, Y+20	; 0x14
    3408:	00 97       	sbiw	r24, 0x00	; 0
    340a:	69 f7       	brne	.-38     	; 0x33e6 <Safety_check+0x74a>
    340c:	14 c0       	rjmp	.+40     	; 0x3436 <Safety_check+0x79a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    340e:	6d 89       	ldd	r22, Y+21	; 0x15
    3410:	7e 89       	ldd	r23, Y+22	; 0x16
    3412:	8f 89       	ldd	r24, Y+23	; 0x17
    3414:	98 8d       	ldd	r25, Y+24	; 0x18
    3416:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    341a:	dc 01       	movw	r26, r24
    341c:	cb 01       	movw	r24, r22
    341e:	9c 8b       	std	Y+20, r25	; 0x14
    3420:	8b 8b       	std	Y+19, r24	; 0x13
    3422:	8b 89       	ldd	r24, Y+19	; 0x13
    3424:	9c 89       	ldd	r25, Y+20	; 0x14
    3426:	98 8b       	std	Y+16, r25	; 0x10
    3428:	8f 87       	std	Y+15, r24	; 0x0f
    342a:	8f 85       	ldd	r24, Y+15	; 0x0f
    342c:	98 89       	ldd	r25, Y+16	; 0x10
    342e:	01 97       	sbiw	r24, 0x01	; 1
    3430:	f1 f7       	brne	.-4      	; 0x342e <Safety_check+0x792>
    3432:	98 8b       	std	Y+16, r25	; 0x10
    3434:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(1);
			collect_ADC_values();			
    3436:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
			if(Tbatt[1] > Tdischarge_max || Tbatt[1] < Tdischarge_min)
    343a:	80 91 0d 06 	lds	r24, 0x060D
    343e:	8d 33       	cpi	r24, 0x3D	; 61
    3440:	2c f4       	brge	.+10     	; 0x344c <Safety_check+0x7b0>
    3442:	80 91 0d 06 	lds	r24, 0x060D
    3446:	81 3f       	cpi	r24, 0xF1	; 241
    3448:	0c f0       	brlt	.+2      	; 0x344c <Safety_check+0x7b0>
    344a:	c4 c0       	rjmp	.+392    	; 0x35d4 <Safety_check+0x938>
			{
				//Isolate battery and set error bit
				Iso_switch_OPEN;
    344c:	a5 e2       	ldi	r26, 0x25	; 37
    344e:	b0 e0       	ldi	r27, 0x00	; 0
    3450:	e5 e2       	ldi	r30, 0x25	; 37
    3452:	f0 e0       	ldi	r31, 0x00	; 0
    3454:	80 81       	ld	r24, Z
    3456:	8f 77       	andi	r24, 0x7F	; 127
    3458:	8c 93       	st	X, r24
    345a:	81 e0       	ldi	r24, 0x01	; 1
    345c:	80 93 18 06 	sts	0x0618, r24
				error_code_SW_protection = 5;
    3460:	85 e0       	ldi	r24, 0x05	; 5
    3462:	80 93 a9 05 	sts	0x05A9, r24
    3466:	b6 c0       	rjmp	.+364    	; 0x35d4 <Safety_check+0x938>
			}
	}	
	else if (Idischarge > Idischarge_max)
    3468:	80 91 de 05 	lds	r24, 0x05DE
    346c:	90 91 df 05 	lds	r25, 0x05DF
    3470:	f6 ed       	ldi	r31, 0xD6	; 214
    3472:	89 3d       	cpi	r24, 0xD9	; 217
    3474:	9f 07       	cpc	r25, r31
    3476:	08 f4       	brcc	.+2      	; 0x347a <Safety_check+0x7de>
    3478:	8c c0       	rjmp	.+280    	; 0x3592 <Safety_check+0x8f6>
	{
		start_ADC_conversion();
    347a:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    347e:	80 e0       	ldi	r24, 0x00	; 0
    3480:	90 e0       	ldi	r25, 0x00	; 0
    3482:	a0 e8       	ldi	r26, 0x80	; 128
    3484:	bf e3       	ldi	r27, 0x3F	; 63
    3486:	8b 87       	std	Y+11, r24	; 0x0b
    3488:	9c 87       	std	Y+12, r25	; 0x0c
    348a:	ad 87       	std	Y+13, r26	; 0x0d
    348c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    348e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3490:	7c 85       	ldd	r23, Y+12	; 0x0c
    3492:	8d 85       	ldd	r24, Y+13	; 0x0d
    3494:	9e 85       	ldd	r25, Y+14	; 0x0e
    3496:	20 e0       	ldi	r18, 0x00	; 0
    3498:	30 e0       	ldi	r19, 0x00	; 0
    349a:	4a e7       	ldi	r20, 0x7A	; 122
    349c:	53 e4       	ldi	r21, 0x43	; 67
    349e:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    34a2:	dc 01       	movw	r26, r24
    34a4:	cb 01       	movw	r24, r22
    34a6:	8f 83       	std	Y+7, r24	; 0x07
    34a8:	98 87       	std	Y+8, r25	; 0x08
    34aa:	a9 87       	std	Y+9, r26	; 0x09
    34ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    34ae:	6f 81       	ldd	r22, Y+7	; 0x07
    34b0:	78 85       	ldd	r23, Y+8	; 0x08
    34b2:	89 85       	ldd	r24, Y+9	; 0x09
    34b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    34b6:	20 e0       	ldi	r18, 0x00	; 0
    34b8:	30 e0       	ldi	r19, 0x00	; 0
    34ba:	40 e8       	ldi	r20, 0x80	; 128
    34bc:	5f e3       	ldi	r21, 0x3F	; 63
    34be:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    34c2:	88 23       	and	r24, r24
    34c4:	2c f4       	brge	.+10     	; 0x34d0 <Safety_check+0x834>
		__ticks = 1;
    34c6:	81 e0       	ldi	r24, 0x01	; 1
    34c8:	90 e0       	ldi	r25, 0x00	; 0
    34ca:	9e 83       	std	Y+6, r25	; 0x06
    34cc:	8d 83       	std	Y+5, r24	; 0x05
    34ce:	3f c0       	rjmp	.+126    	; 0x354e <Safety_check+0x8b2>
	else if (__tmp > 65535)
    34d0:	6f 81       	ldd	r22, Y+7	; 0x07
    34d2:	78 85       	ldd	r23, Y+8	; 0x08
    34d4:	89 85       	ldd	r24, Y+9	; 0x09
    34d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    34d8:	20 e0       	ldi	r18, 0x00	; 0
    34da:	3f ef       	ldi	r19, 0xFF	; 255
    34dc:	4f e7       	ldi	r20, 0x7F	; 127
    34de:	57 e4       	ldi	r21, 0x47	; 71
    34e0:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    34e4:	18 16       	cp	r1, r24
    34e6:	4c f5       	brge	.+82     	; 0x353a <Safety_check+0x89e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    34ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    34ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    34ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    34f0:	20 e0       	ldi	r18, 0x00	; 0
    34f2:	30 e0       	ldi	r19, 0x00	; 0
    34f4:	40 e2       	ldi	r20, 0x20	; 32
    34f6:	51 e4       	ldi	r21, 0x41	; 65
    34f8:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    34fc:	dc 01       	movw	r26, r24
    34fe:	cb 01       	movw	r24, r22
    3500:	bc 01       	movw	r22, r24
    3502:	cd 01       	movw	r24, r26
    3504:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3508:	dc 01       	movw	r26, r24
    350a:	cb 01       	movw	r24, r22
    350c:	9e 83       	std	Y+6, r25	; 0x06
    350e:	8d 83       	std	Y+5, r24	; 0x05
    3510:	0f c0       	rjmp	.+30     	; 0x3530 <Safety_check+0x894>
    3512:	89 e1       	ldi	r24, 0x19	; 25
    3514:	90 e0       	ldi	r25, 0x00	; 0
    3516:	9c 83       	std	Y+4, r25	; 0x04
    3518:	8b 83       	std	Y+3, r24	; 0x03
    351a:	8b 81       	ldd	r24, Y+3	; 0x03
    351c:	9c 81       	ldd	r25, Y+4	; 0x04
    351e:	01 97       	sbiw	r24, 0x01	; 1
    3520:	f1 f7       	brne	.-4      	; 0x351e <Safety_check+0x882>
    3522:	9c 83       	std	Y+4, r25	; 0x04
    3524:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3526:	8d 81       	ldd	r24, Y+5	; 0x05
    3528:	9e 81       	ldd	r25, Y+6	; 0x06
    352a:	01 97       	sbiw	r24, 0x01	; 1
    352c:	9e 83       	std	Y+6, r25	; 0x06
    352e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3530:	8d 81       	ldd	r24, Y+5	; 0x05
    3532:	9e 81       	ldd	r25, Y+6	; 0x06
    3534:	00 97       	sbiw	r24, 0x00	; 0
    3536:	69 f7       	brne	.-38     	; 0x3512 <Safety_check+0x876>
    3538:	14 c0       	rjmp	.+40     	; 0x3562 <Safety_check+0x8c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    353a:	6f 81       	ldd	r22, Y+7	; 0x07
    353c:	78 85       	ldd	r23, Y+8	; 0x08
    353e:	89 85       	ldd	r24, Y+9	; 0x09
    3540:	9a 85       	ldd	r25, Y+10	; 0x0a
    3542:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3546:	dc 01       	movw	r26, r24
    3548:	cb 01       	movw	r24, r22
    354a:	9e 83       	std	Y+6, r25	; 0x06
    354c:	8d 83       	std	Y+5, r24	; 0x05
    354e:	8d 81       	ldd	r24, Y+5	; 0x05
    3550:	9e 81       	ldd	r25, Y+6	; 0x06
    3552:	9a 83       	std	Y+2, r25	; 0x02
    3554:	89 83       	std	Y+1, r24	; 0x01
    3556:	89 81       	ldd	r24, Y+1	; 0x01
    3558:	9a 81       	ldd	r25, Y+2	; 0x02
    355a:	01 97       	sbiw	r24, 0x01	; 1
    355c:	f1 f7       	brne	.-4      	; 0x355a <Safety_check+0x8be>
    355e:	9a 83       	std	Y+2, r25	; 0x02
    3560:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);
		collect_ADC_values();
    3562:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		if (Idischarge > Idischarge_max)
    3566:	80 91 de 05 	lds	r24, 0x05DE
    356a:	90 91 df 05 	lds	r25, 0x05DF
    356e:	26 ed       	ldi	r18, 0xD6	; 214
    3570:	89 3d       	cpi	r24, 0xD9	; 217
    3572:	92 07       	cpc	r25, r18
    3574:	78 f1       	brcs	.+94     	; 0x35d4 <Safety_check+0x938>
		{
			//Isolate battery and set error bit
			Iso_switch_OPEN;
    3576:	a5 e2       	ldi	r26, 0x25	; 37
    3578:	b0 e0       	ldi	r27, 0x00	; 0
    357a:	e5 e2       	ldi	r30, 0x25	; 37
    357c:	f0 e0       	ldi	r31, 0x00	; 0
    357e:	80 81       	ld	r24, Z
    3580:	8f 77       	andi	r24, 0x7F	; 127
    3582:	8c 93       	st	X, r24
    3584:	81 e0       	ldi	r24, 0x01	; 1
    3586:	80 93 18 06 	sts	0x0618, r24
			error_code_SW_protection = 6;
    358a:	86 e0       	ldi	r24, 0x06	; 6
    358c:	80 93 a9 05 	sts	0x05A9, r24
    3590:	21 c0       	rjmp	.+66     	; 0x35d4 <Safety_check+0x938>
		}
	}
	else if (Idischarge > Idischarge_max_delayed)
    3592:	80 91 de 05 	lds	r24, 0x05DE
    3596:	90 91 df 05 	lds	r25, 0x05DF
    359a:	e3 ec       	ldi	r30, 0xC3	; 195
    359c:	81 35       	cpi	r24, 0x51	; 81
    359e:	9e 07       	cpc	r25, r30
    35a0:	b8 f0       	brcs	.+46     	; 0x35d0 <Safety_check+0x934>
	{
		delay_count++;
    35a2:	80 91 be 06 	lds	r24, 0x06BE
    35a6:	8f 5f       	subi	r24, 0xFF	; 255
    35a8:	80 93 be 06 	sts	0x06BE, r24
		if (delay_count >= (Idischarge_delay*5))
    35ac:	80 91 be 06 	lds	r24, 0x06BE
    35b0:	82 33       	cpi	r24, 0x32	; 50
    35b2:	80 f0       	brcs	.+32     	; 0x35d4 <Safety_check+0x938>
		{
			//Isolate battery and set error bit
			Iso_switch_OPEN
    35b4:	a5 e2       	ldi	r26, 0x25	; 37
    35b6:	b0 e0       	ldi	r27, 0x00	; 0
    35b8:	e5 e2       	ldi	r30, 0x25	; 37
    35ba:	f0 e0       	ldi	r31, 0x00	; 0
    35bc:	80 81       	ld	r24, Z
    35be:	8f 77       	andi	r24, 0x7F	; 127
    35c0:	8c 93       	st	X, r24
    35c2:	81 e0       	ldi	r24, 0x01	; 1
    35c4:	80 93 18 06 	sts	0x0618, r24
			error_code_SW_protection = 7;
    35c8:	87 e0       	ldi	r24, 0x07	; 7
    35ca:	80 93 a9 05 	sts	0x05A9, r24
    35ce:	02 c0       	rjmp	.+4      	; 0x35d4 <Safety_check+0x938>
		}
	}
	else
	{
		delay_count = 0;
    35d0:	10 92 be 06 	sts	0x06BE, r1
	}
	
	if (error_code_SW_protection)
    35d4:	80 91 a9 05 	lds	r24, 0x05A9
    35d8:	88 23       	and	r24, r24
    35da:	11 f0       	breq	.+4      	; 0x35e0 <Safety_check+0x944>
	CANstate = 0;
    35dc:	10 92 15 06 	sts	0x0615, r1
	
	return (error_code_SW_protection);
    35e0:	80 91 a9 05 	lds	r24, 0x05A9
}
    35e4:	c7 5a       	subi	r28, 0xA7	; 167
    35e6:	df 4f       	sbci	r29, 0xFF	; 255
    35e8:	0f b6       	in	r0, 0x3f	; 63
    35ea:	f8 94       	cli
    35ec:	de bf       	out	0x3e, r29	; 62
    35ee:	0f be       	out	0x3f, r0	; 63
    35f0:	cd bf       	out	0x3d, r28	; 61
    35f2:	cf 91       	pop	r28
    35f4:	df 91       	pop	r29
    35f6:	1f 91       	pop	r17
    35f8:	0f 91       	pop	r16
    35fa:	08 95       	ret

000035fc <measure_IR_discharge>:

void measure_IR_discharge(void)
{
    35fc:	ef 92       	push	r14
    35fe:	ff 92       	push	r15
    3600:	0f 93       	push	r16
    3602:	1f 93       	push	r17
    3604:	df 93       	push	r29
    3606:	cf 93       	push	r28
    3608:	cd b7       	in	r28, 0x3d	; 61
    360a:	de b7       	in	r29, 0x3e	; 62
    360c:	28 97       	sbiw	r28, 0x08	; 8
    360e:	0f b6       	in	r0, 0x3f	; 63
    3610:	f8 94       	cli
    3612:	de bf       	out	0x3e, r29	; 62
    3614:	0f be       	out	0x3f, r0	; 63
    3616:	cd bf       	out	0x3d, r28	; 61
	for(int i=1;i<=Cell_count;i++)
    3618:	81 e0       	ldi	r24, 0x01	; 1
    361a:	90 e0       	ldi	r25, 0x00	; 0
    361c:	9a 83       	std	Y+2, r25	; 0x02
    361e:	89 83       	std	Y+1, r24	; 0x01
    3620:	82 c0       	rjmp	.+260    	; 0x3726 <measure_IR_discharge+0x12a>
	{
		//Calculate IR in mOhm*10 typecasting used to prevent overflow, and handle negative(signed) values
		IRcell[i]=((abs(((signed long)Vcell_old[i]-Vcell[i])*10000))/abs((signed long)Idischarge_old-Idischarge));
    3622:	e9 80       	ldd	r14, Y+1	; 0x01
    3624:	fa 80       	ldd	r15, Y+2	; 0x02
    3626:	f8 86       	std	Y+8, r15	; 0x08
    3628:	ef 82       	std	Y+7, r14	; 0x07
    362a:	89 81       	ldd	r24, Y+1	; 0x01
    362c:	9a 81       	ldd	r25, Y+2	; 0x02
    362e:	88 0f       	add	r24, r24
    3630:	99 1f       	adc	r25, r25
    3632:	fc 01       	movw	r30, r24
    3634:	ef 57       	subi	r30, 0x7F	; 127
    3636:	fa 4f       	sbci	r31, 0xFA	; 250
    3638:	80 81       	ld	r24, Z
    363a:	91 81       	ldd	r25, Z+1	; 0x01
    363c:	9c 01       	movw	r18, r24
    363e:	40 e0       	ldi	r20, 0x00	; 0
    3640:	50 e0       	ldi	r21, 0x00	; 0
    3642:	89 81       	ldd	r24, Y+1	; 0x01
    3644:	9a 81       	ldd	r25, Y+2	; 0x02
    3646:	88 0f       	add	r24, r24
    3648:	99 1f       	adc	r25, r25
    364a:	fc 01       	movw	r30, r24
    364c:	e1 5e       	subi	r30, 0xE1	; 225
    364e:	f9 4f       	sbci	r31, 0xF9	; 249
    3650:	80 81       	ld	r24, Z
    3652:	91 81       	ldd	r25, Z+1	; 0x01
    3654:	cc 01       	movw	r24, r24
    3656:	a0 e0       	ldi	r26, 0x00	; 0
    3658:	b0 e0       	ldi	r27, 0x00	; 0
    365a:	79 01       	movw	r14, r18
    365c:	8a 01       	movw	r16, r20
    365e:	e8 1a       	sub	r14, r24
    3660:	f9 0a       	sbc	r15, r25
    3662:	0a 0b       	sbc	r16, r26
    3664:	1b 0b       	sbc	r17, r27
    3666:	d8 01       	movw	r26, r16
    3668:	c7 01       	movw	r24, r14
    366a:	20 e1       	ldi	r18, 0x10	; 16
    366c:	37 e2       	ldi	r19, 0x27	; 39
    366e:	40 e0       	ldi	r20, 0x00	; 0
    3670:	50 e0       	ldi	r21, 0x00	; 0
    3672:	bc 01       	movw	r22, r24
    3674:	cd 01       	movw	r24, r26
    3676:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    367a:	dc 01       	movw	r26, r24
    367c:	cb 01       	movw	r24, r22
    367e:	9e 83       	std	Y+6, r25	; 0x06
    3680:	8d 83       	std	Y+5, r24	; 0x05
    3682:	0d 81       	ldd	r16, Y+5	; 0x05
    3684:	1e 81       	ldd	r17, Y+6	; 0x06
    3686:	11 23       	and	r17, r17
    3688:	3c f4       	brge	.+14     	; 0x3698 <measure_IR_discharge+0x9c>
    368a:	4d 81       	ldd	r20, Y+5	; 0x05
    368c:	5e 81       	ldd	r21, Y+6	; 0x06
    368e:	50 95       	com	r21
    3690:	41 95       	neg	r20
    3692:	5f 4f       	sbci	r21, 0xFF	; 255
    3694:	5e 83       	std	Y+6, r21	; 0x06
    3696:	4d 83       	std	Y+5, r20	; 0x05
    3698:	20 91 a7 05 	lds	r18, 0x05A7
    369c:	30 91 a8 05 	lds	r19, 0x05A8
    36a0:	80 91 de 05 	lds	r24, 0x05DE
    36a4:	90 91 df 05 	lds	r25, 0x05DF
    36a8:	79 01       	movw	r14, r18
    36aa:	e8 1a       	sub	r14, r24
    36ac:	f9 0a       	sbc	r15, r25
    36ae:	c7 01       	movw	r24, r14
    36b0:	9c 83       	std	Y+4, r25	; 0x04
    36b2:	8b 83       	std	Y+3, r24	; 0x03
    36b4:	0b 81       	ldd	r16, Y+3	; 0x03
    36b6:	1c 81       	ldd	r17, Y+4	; 0x04
    36b8:	11 23       	and	r17, r17
    36ba:	3c f4       	brge	.+14     	; 0x36ca <measure_IR_discharge+0xce>
    36bc:	4b 81       	ldd	r20, Y+3	; 0x03
    36be:	5c 81       	ldd	r21, Y+4	; 0x04
    36c0:	50 95       	com	r21
    36c2:	41 95       	neg	r20
    36c4:	5f 4f       	sbci	r21, 0xFF	; 255
    36c6:	5c 83       	std	Y+4, r21	; 0x04
    36c8:	4b 83       	std	Y+3, r20	; 0x03
    36ca:	8d 81       	ldd	r24, Y+5	; 0x05
    36cc:	9e 81       	ldd	r25, Y+6	; 0x06
    36ce:	6b 81       	ldd	r22, Y+3	; 0x03
    36d0:	7c 81       	ldd	r23, Y+4	; 0x04
    36d2:	0e 94 8a 42 	call	0x8514	; 0x8514 <__divmodhi4>
    36d6:	cb 01       	movw	r24, r22
    36d8:	9c 01       	movw	r18, r24
    36da:	8f 81       	ldd	r24, Y+7	; 0x07
    36dc:	98 85       	ldd	r25, Y+8	; 0x08
    36de:	88 0f       	add	r24, r24
    36e0:	99 1f       	adc	r25, r25
    36e2:	fc 01       	movw	r30, r24
    36e4:	e6 5a       	subi	r30, 0xA6	; 166
    36e6:	fa 4f       	sbci	r31, 0xFA	; 250
    36e8:	31 83       	std	Z+1, r19	; 0x01
    36ea:	20 83       	st	Z, r18
		if (Testmode)
		uart_mini_printf ("\r\nIRcell= %u \r\n",IRcell[i]);
		
		//Check if any cell variates significantly 
		if (IRcell[get_HighestIR_cell_no()] > (Avr_Cell_IR()*2))
    36ec:	0e 94 56 14 	call	0x28ac	; 0x28ac <get_HighestIR_cell_no>
    36f0:	88 2f       	mov	r24, r24
    36f2:	90 e0       	ldi	r25, 0x00	; 0
    36f4:	88 0f       	add	r24, r24
    36f6:	99 1f       	adc	r25, r25
    36f8:	fc 01       	movw	r30, r24
    36fa:	e6 5a       	subi	r30, 0xA6	; 166
    36fc:	fa 4f       	sbci	r31, 0xFA	; 250
    36fe:	00 81       	ld	r16, Z
    3700:	11 81       	ldd	r17, Z+1	; 0x01
    3702:	0e 94 29 15 	call	0x2a52	; 0x2a52 <Avr_Cell_IR>
    3706:	88 0f       	add	r24, r24
    3708:	99 1f       	adc	r25, r25
    370a:	80 17       	cp	r24, r16
    370c:	91 07       	cpc	r25, r17
    370e:	20 f4       	brcc	.+8      	; 0x3718 <measure_IR_discharge+0x11c>
		CAN_DTC = 1;
    3710:	81 e0       	ldi	r24, 0x01	; 1
    3712:	80 93 41 06 	sts	0x0641, r24
    3716:	02 c0       	rjmp	.+4      	; 0x371c <measure_IR_discharge+0x120>
		else
		CAN_DTC = 0;
    3718:	10 92 41 06 	sts	0x0641, r1
	return (error_code_SW_protection);
}

void measure_IR_discharge(void)
{
	for(int i=1;i<=Cell_count;i++)
    371c:	89 81       	ldd	r24, Y+1	; 0x01
    371e:	9a 81       	ldd	r25, Y+2	; 0x02
    3720:	01 96       	adiw	r24, 0x01	; 1
    3722:	9a 83       	std	Y+2, r25	; 0x02
    3724:	89 83       	std	Y+1, r24	; 0x01
    3726:	89 81       	ldd	r24, Y+1	; 0x01
    3728:	9a 81       	ldd	r25, Y+2	; 0x02
    372a:	87 30       	cpi	r24, 0x07	; 7
    372c:	91 05       	cpc	r25, r1
    372e:	0c f4       	brge	.+2      	; 0x3732 <measure_IR_discharge+0x136>
    3730:	78 cf       	rjmp	.-272    	; 0x3622 <measure_IR_discharge+0x26>
		if (IRcell[get_HighestIR_cell_no()] > (Avr_Cell_IR()*2))
		CAN_DTC = 1;
		else
		CAN_DTC = 0;
	}
}
    3732:	28 96       	adiw	r28, 0x08	; 8
    3734:	0f b6       	in	r0, 0x3f	; 63
    3736:	f8 94       	cli
    3738:	de bf       	out	0x3e, r29	; 62
    373a:	0f be       	out	0x3f, r0	; 63
    373c:	cd bf       	out	0x3d, r28	; 61
    373e:	cf 91       	pop	r28
    3740:	df 91       	pop	r29
    3742:	1f 91       	pop	r17
    3744:	0f 91       	pop	r16
    3746:	ff 90       	pop	r15
    3748:	ef 90       	pop	r14
    374a:	08 95       	ret

0000374c <measure_IR_Force_current_change>:
//used at known SOC to change current flow by interrupting charge current
//and calculate IR. As conditions are similar each time this measurement is done, the result
//can be used to detect change over time 
unsigned char measure_IR_Force_current_change(void)
{
    374c:	0f 93       	push	r16
    374e:	1f 93       	push	r17
    3750:	df 93       	push	r29
    3752:	cf 93       	push	r28
    3754:	cd b7       	in	r28, 0x3d	; 61
    3756:	de b7       	in	r29, 0x3e	; 62
    3758:	cf 56       	subi	r28, 0x6F	; 111
    375a:	d0 40       	sbci	r29, 0x00	; 0
    375c:	0f b6       	in	r0, 0x3f	; 63
    375e:	f8 94       	cli
    3760:	de bf       	out	0x3e, r29	; 62
    3762:	0f be       	out	0x3f, r0	; 63
    3764:	cd bf       	out	0x3d, r28	; 61
	unsigned int Vcell_low[Cell_count+1];
	unsigned int Icharge_high;
	unsigned int Icharge_low;
	
	//is charger connected and isolation switch closed?
	if (Charger_sense)
    3766:	e9 e2       	ldi	r30, 0x29	; 41
    3768:	f0 e0       	ldi	r31, 0x00	; 0
    376a:	80 81       	ld	r24, Z
    376c:	88 2f       	mov	r24, r24
    376e:	90 e0       	ldi	r25, 0x00	; 0
    3770:	82 70       	andi	r24, 0x02	; 2
    3772:	90 70       	andi	r25, 0x00	; 0
    3774:	00 97       	sbiw	r24, 0x00	; 0
    3776:	09 f4       	brne	.+2      	; 0x377a <measure_IR_Force_current_change+0x2e>
    3778:	bb c3       	rjmp	.+1910   	; 0x3ef0 <measure_IR_Force_current_change+0x7a4>
	{
		//Measure cell voltages while constant charge current 
		start_ADC_conversion();
    377a:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    377e:	fe 01       	movw	r30, r28
    3780:	ed 5b       	subi	r30, 0xBD	; 189
    3782:	ff 4f       	sbci	r31, 0xFF	; 255
    3784:	80 e0       	ldi	r24, 0x00	; 0
    3786:	90 e0       	ldi	r25, 0x00	; 0
    3788:	a0 e0       	ldi	r26, 0x00	; 0
    378a:	b0 e4       	ldi	r27, 0x40	; 64
    378c:	80 83       	st	Z, r24
    378e:	91 83       	std	Z+1, r25	; 0x01
    3790:	a2 83       	std	Z+2, r26	; 0x02
    3792:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3794:	8e 01       	movw	r16, r28
    3796:	01 5c       	subi	r16, 0xC1	; 193
    3798:	1f 4f       	sbci	r17, 0xFF	; 255
    379a:	fe 01       	movw	r30, r28
    379c:	ed 5b       	subi	r30, 0xBD	; 189
    379e:	ff 4f       	sbci	r31, 0xFF	; 255
    37a0:	60 81       	ld	r22, Z
    37a2:	71 81       	ldd	r23, Z+1	; 0x01
    37a4:	82 81       	ldd	r24, Z+2	; 0x02
    37a6:	93 81       	ldd	r25, Z+3	; 0x03
    37a8:	20 e0       	ldi	r18, 0x00	; 0
    37aa:	30 e0       	ldi	r19, 0x00	; 0
    37ac:	4a e7       	ldi	r20, 0x7A	; 122
    37ae:	53 e4       	ldi	r21, 0x43	; 67
    37b0:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    37b4:	dc 01       	movw	r26, r24
    37b6:	cb 01       	movw	r24, r22
    37b8:	f8 01       	movw	r30, r16
    37ba:	80 83       	st	Z, r24
    37bc:	91 83       	std	Z+1, r25	; 0x01
    37be:	a2 83       	std	Z+2, r26	; 0x02
    37c0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    37c2:	fe 01       	movw	r30, r28
    37c4:	ff 96       	adiw	r30, 0x3f	; 63
    37c6:	60 81       	ld	r22, Z
    37c8:	71 81       	ldd	r23, Z+1	; 0x01
    37ca:	82 81       	ldd	r24, Z+2	; 0x02
    37cc:	93 81       	ldd	r25, Z+3	; 0x03
    37ce:	20 e0       	ldi	r18, 0x00	; 0
    37d0:	30 e0       	ldi	r19, 0x00	; 0
    37d2:	40 e8       	ldi	r20, 0x80	; 128
    37d4:	5f e3       	ldi	r21, 0x3F	; 63
    37d6:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    37da:	88 23       	and	r24, r24
    37dc:	2c f4       	brge	.+10     	; 0x37e8 <measure_IR_Force_current_change+0x9c>
		__ticks = 1;
    37de:	81 e0       	ldi	r24, 0x01	; 1
    37e0:	90 e0       	ldi	r25, 0x00	; 0
    37e2:	9e af       	std	Y+62, r25	; 0x3e
    37e4:	8d af       	std	Y+61, r24	; 0x3d
    37e6:	46 c0       	rjmp	.+140    	; 0x3874 <measure_IR_Force_current_change+0x128>
	else if (__tmp > 65535)
    37e8:	fe 01       	movw	r30, r28
    37ea:	ff 96       	adiw	r30, 0x3f	; 63
    37ec:	60 81       	ld	r22, Z
    37ee:	71 81       	ldd	r23, Z+1	; 0x01
    37f0:	82 81       	ldd	r24, Z+2	; 0x02
    37f2:	93 81       	ldd	r25, Z+3	; 0x03
    37f4:	20 e0       	ldi	r18, 0x00	; 0
    37f6:	3f ef       	ldi	r19, 0xFF	; 255
    37f8:	4f e7       	ldi	r20, 0x7F	; 127
    37fa:	57 e4       	ldi	r21, 0x47	; 71
    37fc:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    3800:	18 16       	cp	r1, r24
    3802:	64 f5       	brge	.+88     	; 0x385c <measure_IR_Force_current_change+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3804:	fe 01       	movw	r30, r28
    3806:	ed 5b       	subi	r30, 0xBD	; 189
    3808:	ff 4f       	sbci	r31, 0xFF	; 255
    380a:	60 81       	ld	r22, Z
    380c:	71 81       	ldd	r23, Z+1	; 0x01
    380e:	82 81       	ldd	r24, Z+2	; 0x02
    3810:	93 81       	ldd	r25, Z+3	; 0x03
    3812:	20 e0       	ldi	r18, 0x00	; 0
    3814:	30 e0       	ldi	r19, 0x00	; 0
    3816:	40 e2       	ldi	r20, 0x20	; 32
    3818:	51 e4       	ldi	r21, 0x41	; 65
    381a:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    381e:	dc 01       	movw	r26, r24
    3820:	cb 01       	movw	r24, r22
    3822:	bc 01       	movw	r22, r24
    3824:	cd 01       	movw	r24, r26
    3826:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    382a:	dc 01       	movw	r26, r24
    382c:	cb 01       	movw	r24, r22
    382e:	9e af       	std	Y+62, r25	; 0x3e
    3830:	8d af       	std	Y+61, r24	; 0x3d
    3832:	0f c0       	rjmp	.+30     	; 0x3852 <measure_IR_Force_current_change+0x106>
    3834:	89 e1       	ldi	r24, 0x19	; 25
    3836:	90 e0       	ldi	r25, 0x00	; 0
    3838:	9c af       	std	Y+60, r25	; 0x3c
    383a:	8b af       	std	Y+59, r24	; 0x3b
    383c:	8b ad       	ldd	r24, Y+59	; 0x3b
    383e:	9c ad       	ldd	r25, Y+60	; 0x3c
    3840:	01 97       	sbiw	r24, 0x01	; 1
    3842:	f1 f7       	brne	.-4      	; 0x3840 <measure_IR_Force_current_change+0xf4>
    3844:	9c af       	std	Y+60, r25	; 0x3c
    3846:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3848:	8d ad       	ldd	r24, Y+61	; 0x3d
    384a:	9e ad       	ldd	r25, Y+62	; 0x3e
    384c:	01 97       	sbiw	r24, 0x01	; 1
    384e:	9e af       	std	Y+62, r25	; 0x3e
    3850:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3852:	8d ad       	ldd	r24, Y+61	; 0x3d
    3854:	9e ad       	ldd	r25, Y+62	; 0x3e
    3856:	00 97       	sbiw	r24, 0x00	; 0
    3858:	69 f7       	brne	.-38     	; 0x3834 <measure_IR_Force_current_change+0xe8>
    385a:	16 c0       	rjmp	.+44     	; 0x3888 <measure_IR_Force_current_change+0x13c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    385c:	fe 01       	movw	r30, r28
    385e:	ff 96       	adiw	r30, 0x3f	; 63
    3860:	60 81       	ld	r22, Z
    3862:	71 81       	ldd	r23, Z+1	; 0x01
    3864:	82 81       	ldd	r24, Z+2	; 0x02
    3866:	93 81       	ldd	r25, Z+3	; 0x03
    3868:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    386c:	dc 01       	movw	r26, r24
    386e:	cb 01       	movw	r24, r22
    3870:	9e af       	std	Y+62, r25	; 0x3e
    3872:	8d af       	std	Y+61, r24	; 0x3d
    3874:	8d ad       	ldd	r24, Y+61	; 0x3d
    3876:	9e ad       	ldd	r25, Y+62	; 0x3e
    3878:	9a af       	std	Y+58, r25	; 0x3a
    387a:	89 af       	std	Y+57, r24	; 0x39
    387c:	89 ad       	ldd	r24, Y+57	; 0x39
    387e:	9a ad       	ldd	r25, Y+58	; 0x3a
    3880:	01 97       	sbiw	r24, 0x01	; 1
    3882:	f1 f7       	brne	.-4      	; 0x3880 <measure_IR_Force_current_change+0x134>
    3884:	9a af       	std	Y+58, r25	; 0x3a
    3886:	89 af       	std	Y+57, r24	; 0x39
		
		//Wait for conversion to finish
		_delay_ms(2);
		
		//Read ADC
		collect_ADC_values();
    3888:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		
		//Open isolation switch to force current change
		Iso_switch_OPEN;
    388c:	a5 e2       	ldi	r26, 0x25	; 37
    388e:	b0 e0       	ldi	r27, 0x00	; 0
    3890:	e5 e2       	ldi	r30, 0x25	; 37
    3892:	f0 e0       	ldi	r31, 0x00	; 0
    3894:	80 81       	ld	r24, Z
    3896:	8f 77       	andi	r24, 0x7F	; 127
    3898:	8c 93       	st	X, r24
    389a:	81 e0       	ldi	r24, 0x01	; 1
    389c:	80 93 18 06 	sts	0x0618, r24
		
		//Place measured values in buffer for subsequent calculations
		//and creates some delay to allow relay to open
		for(int i=1;i<=Cell_count;i++)
    38a0:	fe 01       	movw	r30, r28
    38a2:	e3 5b       	subi	r30, 0xB3	; 179
    38a4:	ff 4f       	sbci	r31, 0xFF	; 255
    38a6:	81 e0       	ldi	r24, 0x01	; 1
    38a8:	90 e0       	ldi	r25, 0x00	; 0
    38aa:	91 83       	std	Z+1, r25	; 0x01
    38ac:	80 83       	st	Z, r24
    38ae:	28 c0       	rjmp	.+80     	; 0x3900 <measure_IR_Force_current_change+0x1b4>
		{
			Vcell_high[i] = Vcell[i];
    38b0:	fe 01       	movw	r30, r28
    38b2:	e3 5b       	subi	r30, 0xB3	; 179
    38b4:	ff 4f       	sbci	r31, 0xFF	; 255
    38b6:	60 81       	ld	r22, Z
    38b8:	71 81       	ldd	r23, Z+1	; 0x01
    38ba:	fe 01       	movw	r30, r28
    38bc:	e3 5b       	subi	r30, 0xB3	; 179
    38be:	ff 4f       	sbci	r31, 0xFF	; 255
    38c0:	80 81       	ld	r24, Z
    38c2:	91 81       	ldd	r25, Z+1	; 0x01
    38c4:	88 0f       	add	r24, r24
    38c6:	99 1f       	adc	r25, r25
    38c8:	fc 01       	movw	r30, r24
    38ca:	e1 5e       	subi	r30, 0xE1	; 225
    38cc:	f9 4f       	sbci	r31, 0xF9	; 249
    38ce:	40 81       	ld	r20, Z
    38d0:	51 81       	ldd	r21, Z+1	; 0x01
    38d2:	9e 01       	movw	r18, r28
    38d4:	2d 5a       	subi	r18, 0xAD	; 173
    38d6:	3f 4f       	sbci	r19, 0xFF	; 255
    38d8:	cb 01       	movw	r24, r22
    38da:	88 0f       	add	r24, r24
    38dc:	99 1f       	adc	r25, r25
    38de:	f9 01       	movw	r30, r18
    38e0:	e8 0f       	add	r30, r24
    38e2:	f9 1f       	adc	r31, r25
    38e4:	51 83       	std	Z+1, r21	; 0x01
    38e6:	40 83       	st	Z, r20
		//Open isolation switch to force current change
		Iso_switch_OPEN;
		
		//Place measured values in buffer for subsequent calculations
		//and creates some delay to allow relay to open
		for(int i=1;i<=Cell_count;i++)
    38e8:	de 01       	movw	r26, r28
    38ea:	a3 5b       	subi	r26, 0xB3	; 179
    38ec:	bf 4f       	sbci	r27, 0xFF	; 255
    38ee:	fe 01       	movw	r30, r28
    38f0:	e3 5b       	subi	r30, 0xB3	; 179
    38f2:	ff 4f       	sbci	r31, 0xFF	; 255
    38f4:	80 81       	ld	r24, Z
    38f6:	91 81       	ldd	r25, Z+1	; 0x01
    38f8:	01 96       	adiw	r24, 0x01	; 1
    38fa:	11 96       	adiw	r26, 0x01	; 1
    38fc:	9c 93       	st	X, r25
    38fe:	8e 93       	st	-X, r24
    3900:	fe 01       	movw	r30, r28
    3902:	e3 5b       	subi	r30, 0xB3	; 179
    3904:	ff 4f       	sbci	r31, 0xFF	; 255
    3906:	80 81       	ld	r24, Z
    3908:	91 81       	ldd	r25, Z+1	; 0x01
    390a:	87 30       	cpi	r24, 0x07	; 7
    390c:	91 05       	cpc	r25, r1
    390e:	84 f2       	brlt	.-96     	; 0x38b0 <measure_IR_Force_current_change+0x164>
		{
			Vcell_high[i] = Vcell[i];
		}
		Icharge_high = Icharge;
    3910:	fe 01       	movw	r30, r28
    3912:	ef 5a       	subi	r30, 0xAF	; 175
    3914:	ff 4f       	sbci	r31, 0xFF	; 255
    3916:	80 91 6e 06 	lds	r24, 0x066E
    391a:	90 91 6f 06 	lds	r25, 0x066F
    391e:	91 83       	std	Z+1, r25	; 0x01
    3920:	80 83       	st	Z, r24
    3922:	80 e0       	ldi	r24, 0x00	; 0
    3924:	90 e0       	ldi	r25, 0x00	; 0
    3926:	aa ef       	ldi	r26, 0xFA	; 250
    3928:	b3 e4       	ldi	r27, 0x43	; 67
    392a:	8d ab       	std	Y+53, r24	; 0x35
    392c:	9e ab       	std	Y+54, r25	; 0x36
    392e:	af ab       	std	Y+55, r26	; 0x37
    3930:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3932:	6d a9       	ldd	r22, Y+53	; 0x35
    3934:	7e a9       	ldd	r23, Y+54	; 0x36
    3936:	8f a9       	ldd	r24, Y+55	; 0x37
    3938:	98 ad       	ldd	r25, Y+56	; 0x38
    393a:	20 e0       	ldi	r18, 0x00	; 0
    393c:	30 e0       	ldi	r19, 0x00	; 0
    393e:	4a e7       	ldi	r20, 0x7A	; 122
    3940:	53 e4       	ldi	r21, 0x43	; 67
    3942:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3946:	dc 01       	movw	r26, r24
    3948:	cb 01       	movw	r24, r22
    394a:	89 ab       	std	Y+49, r24	; 0x31
    394c:	9a ab       	std	Y+50, r25	; 0x32
    394e:	ab ab       	std	Y+51, r26	; 0x33
    3950:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3952:	69 a9       	ldd	r22, Y+49	; 0x31
    3954:	7a a9       	ldd	r23, Y+50	; 0x32
    3956:	8b a9       	ldd	r24, Y+51	; 0x33
    3958:	9c a9       	ldd	r25, Y+52	; 0x34
    395a:	20 e0       	ldi	r18, 0x00	; 0
    395c:	30 e0       	ldi	r19, 0x00	; 0
    395e:	40 e8       	ldi	r20, 0x80	; 128
    3960:	5f e3       	ldi	r21, 0x3F	; 63
    3962:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    3966:	88 23       	and	r24, r24
    3968:	2c f4       	brge	.+10     	; 0x3974 <measure_IR_Force_current_change+0x228>
		__ticks = 1;
    396a:	81 e0       	ldi	r24, 0x01	; 1
    396c:	90 e0       	ldi	r25, 0x00	; 0
    396e:	98 ab       	std	Y+48, r25	; 0x30
    3970:	8f a7       	std	Y+47, r24	; 0x2f
    3972:	3f c0       	rjmp	.+126    	; 0x39f2 <measure_IR_Force_current_change+0x2a6>
	else if (__tmp > 65535)
    3974:	69 a9       	ldd	r22, Y+49	; 0x31
    3976:	7a a9       	ldd	r23, Y+50	; 0x32
    3978:	8b a9       	ldd	r24, Y+51	; 0x33
    397a:	9c a9       	ldd	r25, Y+52	; 0x34
    397c:	20 e0       	ldi	r18, 0x00	; 0
    397e:	3f ef       	ldi	r19, 0xFF	; 255
    3980:	4f e7       	ldi	r20, 0x7F	; 127
    3982:	57 e4       	ldi	r21, 0x47	; 71
    3984:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    3988:	18 16       	cp	r1, r24
    398a:	4c f5       	brge	.+82     	; 0x39de <measure_IR_Force_current_change+0x292>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    398c:	6d a9       	ldd	r22, Y+53	; 0x35
    398e:	7e a9       	ldd	r23, Y+54	; 0x36
    3990:	8f a9       	ldd	r24, Y+55	; 0x37
    3992:	98 ad       	ldd	r25, Y+56	; 0x38
    3994:	20 e0       	ldi	r18, 0x00	; 0
    3996:	30 e0       	ldi	r19, 0x00	; 0
    3998:	40 e2       	ldi	r20, 0x20	; 32
    399a:	51 e4       	ldi	r21, 0x41	; 65
    399c:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    39a0:	dc 01       	movw	r26, r24
    39a2:	cb 01       	movw	r24, r22
    39a4:	bc 01       	movw	r22, r24
    39a6:	cd 01       	movw	r24, r26
    39a8:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    39ac:	dc 01       	movw	r26, r24
    39ae:	cb 01       	movw	r24, r22
    39b0:	98 ab       	std	Y+48, r25	; 0x30
    39b2:	8f a7       	std	Y+47, r24	; 0x2f
    39b4:	0f c0       	rjmp	.+30     	; 0x39d4 <measure_IR_Force_current_change+0x288>
    39b6:	89 e1       	ldi	r24, 0x19	; 25
    39b8:	90 e0       	ldi	r25, 0x00	; 0
    39ba:	9e a7       	std	Y+46, r25	; 0x2e
    39bc:	8d a7       	std	Y+45, r24	; 0x2d
    39be:	8d a5       	ldd	r24, Y+45	; 0x2d
    39c0:	9e a5       	ldd	r25, Y+46	; 0x2e
    39c2:	01 97       	sbiw	r24, 0x01	; 1
    39c4:	f1 f7       	brne	.-4      	; 0x39c2 <measure_IR_Force_current_change+0x276>
    39c6:	9e a7       	std	Y+46, r25	; 0x2e
    39c8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39ca:	8f a5       	ldd	r24, Y+47	; 0x2f
    39cc:	98 a9       	ldd	r25, Y+48	; 0x30
    39ce:	01 97       	sbiw	r24, 0x01	; 1
    39d0:	98 ab       	std	Y+48, r25	; 0x30
    39d2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    39d4:	8f a5       	ldd	r24, Y+47	; 0x2f
    39d6:	98 a9       	ldd	r25, Y+48	; 0x30
    39d8:	00 97       	sbiw	r24, 0x00	; 0
    39da:	69 f7       	brne	.-38     	; 0x39b6 <measure_IR_Force_current_change+0x26a>
    39dc:	14 c0       	rjmp	.+40     	; 0x3a06 <measure_IR_Force_current_change+0x2ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    39de:	69 a9       	ldd	r22, Y+49	; 0x31
    39e0:	7a a9       	ldd	r23, Y+50	; 0x32
    39e2:	8b a9       	ldd	r24, Y+51	; 0x33
    39e4:	9c a9       	ldd	r25, Y+52	; 0x34
    39e6:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    39ea:	dc 01       	movw	r26, r24
    39ec:	cb 01       	movw	r24, r22
    39ee:	98 ab       	std	Y+48, r25	; 0x30
    39f0:	8f a7       	std	Y+47, r24	; 0x2f
    39f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    39f4:	98 a9       	ldd	r25, Y+48	; 0x30
    39f6:	9c a7       	std	Y+44, r25	; 0x2c
    39f8:	8b a7       	std	Y+43, r24	; 0x2b
    39fa:	8b a5       	ldd	r24, Y+43	; 0x2b
    39fc:	9c a5       	ldd	r25, Y+44	; 0x2c
    39fe:	01 97       	sbiw	r24, 0x01	; 1
    3a00:	f1 f7       	brne	.-4      	; 0x39fe <measure_IR_Force_current_change+0x2b2>
    3a02:	9c a7       	std	Y+44, r25	; 0x2c
    3a04:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(500);
		//Measure cell voltages while current is zero
		start_ADC_conversion();
    3a06:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    3a0a:	80 e0       	ldi	r24, 0x00	; 0
    3a0c:	90 e0       	ldi	r25, 0x00	; 0
    3a0e:	a0 e0       	ldi	r26, 0x00	; 0
    3a10:	b0 e4       	ldi	r27, 0x40	; 64
    3a12:	8f a3       	std	Y+39, r24	; 0x27
    3a14:	98 a7       	std	Y+40, r25	; 0x28
    3a16:	a9 a7       	std	Y+41, r26	; 0x29
    3a18:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a1a:	6f a1       	ldd	r22, Y+39	; 0x27
    3a1c:	78 a5       	ldd	r23, Y+40	; 0x28
    3a1e:	89 a5       	ldd	r24, Y+41	; 0x29
    3a20:	9a a5       	ldd	r25, Y+42	; 0x2a
    3a22:	20 e0       	ldi	r18, 0x00	; 0
    3a24:	30 e0       	ldi	r19, 0x00	; 0
    3a26:	4a e7       	ldi	r20, 0x7A	; 122
    3a28:	53 e4       	ldi	r21, 0x43	; 67
    3a2a:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3a2e:	dc 01       	movw	r26, r24
    3a30:	cb 01       	movw	r24, r22
    3a32:	8b a3       	std	Y+35, r24	; 0x23
    3a34:	9c a3       	std	Y+36, r25	; 0x24
    3a36:	ad a3       	std	Y+37, r26	; 0x25
    3a38:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3a3a:	6b a1       	ldd	r22, Y+35	; 0x23
    3a3c:	7c a1       	ldd	r23, Y+36	; 0x24
    3a3e:	8d a1       	ldd	r24, Y+37	; 0x25
    3a40:	9e a1       	ldd	r25, Y+38	; 0x26
    3a42:	20 e0       	ldi	r18, 0x00	; 0
    3a44:	30 e0       	ldi	r19, 0x00	; 0
    3a46:	40 e8       	ldi	r20, 0x80	; 128
    3a48:	5f e3       	ldi	r21, 0x3F	; 63
    3a4a:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    3a4e:	88 23       	and	r24, r24
    3a50:	2c f4       	brge	.+10     	; 0x3a5c <measure_IR_Force_current_change+0x310>
		__ticks = 1;
    3a52:	81 e0       	ldi	r24, 0x01	; 1
    3a54:	90 e0       	ldi	r25, 0x00	; 0
    3a56:	9a a3       	std	Y+34, r25	; 0x22
    3a58:	89 a3       	std	Y+33, r24	; 0x21
    3a5a:	3f c0       	rjmp	.+126    	; 0x3ada <measure_IR_Force_current_change+0x38e>
	else if (__tmp > 65535)
    3a5c:	6b a1       	ldd	r22, Y+35	; 0x23
    3a5e:	7c a1       	ldd	r23, Y+36	; 0x24
    3a60:	8d a1       	ldd	r24, Y+37	; 0x25
    3a62:	9e a1       	ldd	r25, Y+38	; 0x26
    3a64:	20 e0       	ldi	r18, 0x00	; 0
    3a66:	3f ef       	ldi	r19, 0xFF	; 255
    3a68:	4f e7       	ldi	r20, 0x7F	; 127
    3a6a:	57 e4       	ldi	r21, 0x47	; 71
    3a6c:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    3a70:	18 16       	cp	r1, r24
    3a72:	4c f5       	brge	.+82     	; 0x3ac6 <measure_IR_Force_current_change+0x37a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a74:	6f a1       	ldd	r22, Y+39	; 0x27
    3a76:	78 a5       	ldd	r23, Y+40	; 0x28
    3a78:	89 a5       	ldd	r24, Y+41	; 0x29
    3a7a:	9a a5       	ldd	r25, Y+42	; 0x2a
    3a7c:	20 e0       	ldi	r18, 0x00	; 0
    3a7e:	30 e0       	ldi	r19, 0x00	; 0
    3a80:	40 e2       	ldi	r20, 0x20	; 32
    3a82:	51 e4       	ldi	r21, 0x41	; 65
    3a84:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3a88:	dc 01       	movw	r26, r24
    3a8a:	cb 01       	movw	r24, r22
    3a8c:	bc 01       	movw	r22, r24
    3a8e:	cd 01       	movw	r24, r26
    3a90:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3a94:	dc 01       	movw	r26, r24
    3a96:	cb 01       	movw	r24, r22
    3a98:	9a a3       	std	Y+34, r25	; 0x22
    3a9a:	89 a3       	std	Y+33, r24	; 0x21
    3a9c:	0f c0       	rjmp	.+30     	; 0x3abc <measure_IR_Force_current_change+0x370>
    3a9e:	89 e1       	ldi	r24, 0x19	; 25
    3aa0:	90 e0       	ldi	r25, 0x00	; 0
    3aa2:	98 a3       	std	Y+32, r25	; 0x20
    3aa4:	8f 8f       	std	Y+31, r24	; 0x1f
    3aa6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3aa8:	98 a1       	ldd	r25, Y+32	; 0x20
    3aaa:	01 97       	sbiw	r24, 0x01	; 1
    3aac:	f1 f7       	brne	.-4      	; 0x3aaa <measure_IR_Force_current_change+0x35e>
    3aae:	98 a3       	std	Y+32, r25	; 0x20
    3ab0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ab2:	89 a1       	ldd	r24, Y+33	; 0x21
    3ab4:	9a a1       	ldd	r25, Y+34	; 0x22
    3ab6:	01 97       	sbiw	r24, 0x01	; 1
    3ab8:	9a a3       	std	Y+34, r25	; 0x22
    3aba:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3abc:	89 a1       	ldd	r24, Y+33	; 0x21
    3abe:	9a a1       	ldd	r25, Y+34	; 0x22
    3ac0:	00 97       	sbiw	r24, 0x00	; 0
    3ac2:	69 f7       	brne	.-38     	; 0x3a9e <measure_IR_Force_current_change+0x352>
    3ac4:	14 c0       	rjmp	.+40     	; 0x3aee <measure_IR_Force_current_change+0x3a2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ac6:	6b a1       	ldd	r22, Y+35	; 0x23
    3ac8:	7c a1       	ldd	r23, Y+36	; 0x24
    3aca:	8d a1       	ldd	r24, Y+37	; 0x25
    3acc:	9e a1       	ldd	r25, Y+38	; 0x26
    3ace:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3ad2:	dc 01       	movw	r26, r24
    3ad4:	cb 01       	movw	r24, r22
    3ad6:	9a a3       	std	Y+34, r25	; 0x22
    3ad8:	89 a3       	std	Y+33, r24	; 0x21
    3ada:	89 a1       	ldd	r24, Y+33	; 0x21
    3adc:	9a a1       	ldd	r25, Y+34	; 0x22
    3ade:	9e 8f       	std	Y+30, r25	; 0x1e
    3ae0:	8d 8f       	std	Y+29, r24	; 0x1d
    3ae2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3ae4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3ae6:	01 97       	sbiw	r24, 0x01	; 1
    3ae8:	f1 f7       	brne	.-4      	; 0x3ae6 <measure_IR_Force_current_change+0x39a>
    3aea:	9e 8f       	std	Y+30, r25	; 0x1e
    3aec:	8d 8f       	std	Y+29, r24	; 0x1d
		
		//wait for conversion to finish
		_delay_ms(2);
		
		//read ADC
		collect_ADC_values();
    3aee:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		
		//Close switch again
		Iso_switch_CLOSE;
    3af2:	a5 e2       	ldi	r26, 0x25	; 37
    3af4:	b0 e0       	ldi	r27, 0x00	; 0
    3af6:	e5 e2       	ldi	r30, 0x25	; 37
    3af8:	f0 e0       	ldi	r31, 0x00	; 0
    3afa:	80 81       	ld	r24, Z
    3afc:	80 68       	ori	r24, 0x80	; 128
    3afe:	8c 93       	st	X, r24
    3b00:	10 92 18 06 	sts	0x0618, r1
		
		//Place measured values in buffer for subsequent calculations
		for(int i=1;i<=Cell_count;i++)
    3b04:	fe 01       	movw	r30, r28
    3b06:	e5 5b       	subi	r30, 0xB5	; 181
    3b08:	ff 4f       	sbci	r31, 0xFF	; 255
    3b0a:	81 e0       	ldi	r24, 0x01	; 1
    3b0c:	90 e0       	ldi	r25, 0x00	; 0
    3b0e:	91 83       	std	Z+1, r25	; 0x01
    3b10:	80 83       	st	Z, r24
    3b12:	28 c0       	rjmp	.+80     	; 0x3b64 <measure_IR_Force_current_change+0x418>
		{
			Vcell_low[i] = Vcell[i];
    3b14:	fe 01       	movw	r30, r28
    3b16:	e5 5b       	subi	r30, 0xB5	; 181
    3b18:	ff 4f       	sbci	r31, 0xFF	; 255
    3b1a:	60 81       	ld	r22, Z
    3b1c:	71 81       	ldd	r23, Z+1	; 0x01
    3b1e:	fe 01       	movw	r30, r28
    3b20:	e5 5b       	subi	r30, 0xB5	; 181
    3b22:	ff 4f       	sbci	r31, 0xFF	; 255
    3b24:	80 81       	ld	r24, Z
    3b26:	91 81       	ldd	r25, Z+1	; 0x01
    3b28:	88 0f       	add	r24, r24
    3b2a:	99 1f       	adc	r25, r25
    3b2c:	fc 01       	movw	r30, r24
    3b2e:	e1 5e       	subi	r30, 0xE1	; 225
    3b30:	f9 4f       	sbci	r31, 0xF9	; 249
    3b32:	40 81       	ld	r20, Z
    3b34:	51 81       	ldd	r21, Z+1	; 0x01
    3b36:	9e 01       	movw	r18, r28
    3b38:	2f 59       	subi	r18, 0x9F	; 159
    3b3a:	3f 4f       	sbci	r19, 0xFF	; 255
    3b3c:	cb 01       	movw	r24, r22
    3b3e:	88 0f       	add	r24, r24
    3b40:	99 1f       	adc	r25, r25
    3b42:	f9 01       	movw	r30, r18
    3b44:	e8 0f       	add	r30, r24
    3b46:	f9 1f       	adc	r31, r25
    3b48:	51 83       	std	Z+1, r21	; 0x01
    3b4a:	40 83       	st	Z, r20
		
		//Close switch again
		Iso_switch_CLOSE;
		
		//Place measured values in buffer for subsequent calculations
		for(int i=1;i<=Cell_count;i++)
    3b4c:	de 01       	movw	r26, r28
    3b4e:	a5 5b       	subi	r26, 0xB5	; 181
    3b50:	bf 4f       	sbci	r27, 0xFF	; 255
    3b52:	fe 01       	movw	r30, r28
    3b54:	e5 5b       	subi	r30, 0xB5	; 181
    3b56:	ff 4f       	sbci	r31, 0xFF	; 255
    3b58:	80 81       	ld	r24, Z
    3b5a:	91 81       	ldd	r25, Z+1	; 0x01
    3b5c:	01 96       	adiw	r24, 0x01	; 1
    3b5e:	11 96       	adiw	r26, 0x01	; 1
    3b60:	9c 93       	st	X, r25
    3b62:	8e 93       	st	-X, r24
    3b64:	fe 01       	movw	r30, r28
    3b66:	e5 5b       	subi	r30, 0xB5	; 181
    3b68:	ff 4f       	sbci	r31, 0xFF	; 255
    3b6a:	80 81       	ld	r24, Z
    3b6c:	91 81       	ldd	r25, Z+1	; 0x01
    3b6e:	87 30       	cpi	r24, 0x07	; 7
    3b70:	91 05       	cpc	r25, r1
    3b72:	84 f2       	brlt	.-96     	; 0x3b14 <measure_IR_Force_current_change+0x3c8>
		{
			Vcell_low[i] = Vcell[i];
		}
		Icharge_low = Icharge;
    3b74:	fe 01       	movw	r30, r28
    3b76:	e1 5b       	subi	r30, 0xB1	; 177
    3b78:	ff 4f       	sbci	r31, 0xFF	; 255
    3b7a:	80 91 6e 06 	lds	r24, 0x066E
    3b7e:	90 91 6f 06 	lds	r25, 0x066F
    3b82:	91 83       	std	Z+1, r25	; 0x01
    3b84:	80 83       	st	Z, r24
    3b86:	80 e0       	ldi	r24, 0x00	; 0
    3b88:	90 e0       	ldi	r25, 0x00	; 0
    3b8a:	a8 ec       	ldi	r26, 0xC8	; 200
    3b8c:	b2 e4       	ldi	r27, 0x42	; 66
    3b8e:	89 8f       	std	Y+25, r24	; 0x19
    3b90:	9a 8f       	std	Y+26, r25	; 0x1a
    3b92:	ab 8f       	std	Y+27, r26	; 0x1b
    3b94:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b96:	69 8d       	ldd	r22, Y+25	; 0x19
    3b98:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3b9a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3b9c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3b9e:	20 e0       	ldi	r18, 0x00	; 0
    3ba0:	30 e0       	ldi	r19, 0x00	; 0
    3ba2:	4a e7       	ldi	r20, 0x7A	; 122
    3ba4:	53 e4       	ldi	r21, 0x43	; 67
    3ba6:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3baa:	dc 01       	movw	r26, r24
    3bac:	cb 01       	movw	r24, r22
    3bae:	8d 8b       	std	Y+21, r24	; 0x15
    3bb0:	9e 8b       	std	Y+22, r25	; 0x16
    3bb2:	af 8b       	std	Y+23, r26	; 0x17
    3bb4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3bb6:	6d 89       	ldd	r22, Y+21	; 0x15
    3bb8:	7e 89       	ldd	r23, Y+22	; 0x16
    3bba:	8f 89       	ldd	r24, Y+23	; 0x17
    3bbc:	98 8d       	ldd	r25, Y+24	; 0x18
    3bbe:	20 e0       	ldi	r18, 0x00	; 0
    3bc0:	30 e0       	ldi	r19, 0x00	; 0
    3bc2:	40 e8       	ldi	r20, 0x80	; 128
    3bc4:	5f e3       	ldi	r21, 0x3F	; 63
    3bc6:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    3bca:	88 23       	and	r24, r24
    3bcc:	2c f4       	brge	.+10     	; 0x3bd8 <measure_IR_Force_current_change+0x48c>
		__ticks = 1;
    3bce:	81 e0       	ldi	r24, 0x01	; 1
    3bd0:	90 e0       	ldi	r25, 0x00	; 0
    3bd2:	9c 8b       	std	Y+20, r25	; 0x14
    3bd4:	8b 8b       	std	Y+19, r24	; 0x13
    3bd6:	3f c0       	rjmp	.+126    	; 0x3c56 <measure_IR_Force_current_change+0x50a>
	else if (__tmp > 65535)
    3bd8:	6d 89       	ldd	r22, Y+21	; 0x15
    3bda:	7e 89       	ldd	r23, Y+22	; 0x16
    3bdc:	8f 89       	ldd	r24, Y+23	; 0x17
    3bde:	98 8d       	ldd	r25, Y+24	; 0x18
    3be0:	20 e0       	ldi	r18, 0x00	; 0
    3be2:	3f ef       	ldi	r19, 0xFF	; 255
    3be4:	4f e7       	ldi	r20, 0x7F	; 127
    3be6:	57 e4       	ldi	r21, 0x47	; 71
    3be8:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    3bec:	18 16       	cp	r1, r24
    3bee:	4c f5       	brge	.+82     	; 0x3c42 <measure_IR_Force_current_change+0x4f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3bf0:	69 8d       	ldd	r22, Y+25	; 0x19
    3bf2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3bf4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3bf6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3bf8:	20 e0       	ldi	r18, 0x00	; 0
    3bfa:	30 e0       	ldi	r19, 0x00	; 0
    3bfc:	40 e2       	ldi	r20, 0x20	; 32
    3bfe:	51 e4       	ldi	r21, 0x41	; 65
    3c00:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3c04:	dc 01       	movw	r26, r24
    3c06:	cb 01       	movw	r24, r22
    3c08:	bc 01       	movw	r22, r24
    3c0a:	cd 01       	movw	r24, r26
    3c0c:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3c10:	dc 01       	movw	r26, r24
    3c12:	cb 01       	movw	r24, r22
    3c14:	9c 8b       	std	Y+20, r25	; 0x14
    3c16:	8b 8b       	std	Y+19, r24	; 0x13
    3c18:	0f c0       	rjmp	.+30     	; 0x3c38 <measure_IR_Force_current_change+0x4ec>
    3c1a:	89 e1       	ldi	r24, 0x19	; 25
    3c1c:	90 e0       	ldi	r25, 0x00	; 0
    3c1e:	9a 8b       	std	Y+18, r25	; 0x12
    3c20:	89 8b       	std	Y+17, r24	; 0x11
    3c22:	89 89       	ldd	r24, Y+17	; 0x11
    3c24:	9a 89       	ldd	r25, Y+18	; 0x12
    3c26:	01 97       	sbiw	r24, 0x01	; 1
    3c28:	f1 f7       	brne	.-4      	; 0x3c26 <measure_IR_Force_current_change+0x4da>
    3c2a:	9a 8b       	std	Y+18, r25	; 0x12
    3c2c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c2e:	8b 89       	ldd	r24, Y+19	; 0x13
    3c30:	9c 89       	ldd	r25, Y+20	; 0x14
    3c32:	01 97       	sbiw	r24, 0x01	; 1
    3c34:	9c 8b       	std	Y+20, r25	; 0x14
    3c36:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c38:	8b 89       	ldd	r24, Y+19	; 0x13
    3c3a:	9c 89       	ldd	r25, Y+20	; 0x14
    3c3c:	00 97       	sbiw	r24, 0x00	; 0
    3c3e:	69 f7       	brne	.-38     	; 0x3c1a <measure_IR_Force_current_change+0x4ce>
    3c40:	14 c0       	rjmp	.+40     	; 0x3c6a <measure_IR_Force_current_change+0x51e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c42:	6d 89       	ldd	r22, Y+21	; 0x15
    3c44:	7e 89       	ldd	r23, Y+22	; 0x16
    3c46:	8f 89       	ldd	r24, Y+23	; 0x17
    3c48:	98 8d       	ldd	r25, Y+24	; 0x18
    3c4a:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3c4e:	dc 01       	movw	r26, r24
    3c50:	cb 01       	movw	r24, r22
    3c52:	9c 8b       	std	Y+20, r25	; 0x14
    3c54:	8b 8b       	std	Y+19, r24	; 0x13
    3c56:	8b 89       	ldd	r24, Y+19	; 0x13
    3c58:	9c 89       	ldd	r25, Y+20	; 0x14
    3c5a:	98 8b       	std	Y+16, r25	; 0x10
    3c5c:	8f 87       	std	Y+15, r24	; 0x0f
    3c5e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c60:	98 89       	ldd	r25, Y+16	; 0x10
    3c62:	01 97       	sbiw	r24, 0x01	; 1
    3c64:	f1 f7       	brne	.-4      	; 0x3c62 <measure_IR_Force_current_change+0x516>
    3c66:	98 8b       	std	Y+16, r25	; 0x10
    3c68:	8f 87       	std	Y+15, r24	; 0x0f
		
		//wait for relay to close and voltage to climb a bit
		_delay_ms(100);
		
		//Measure cell voltages when charge current back on
		start_ADC_conversion();
    3c6a:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    3c6e:	80 e0       	ldi	r24, 0x00	; 0
    3c70:	90 e0       	ldi	r25, 0x00	; 0
    3c72:	a0 e0       	ldi	r26, 0x00	; 0
    3c74:	b0 e4       	ldi	r27, 0x40	; 64
    3c76:	8b 87       	std	Y+11, r24	; 0x0b
    3c78:	9c 87       	std	Y+12, r25	; 0x0c
    3c7a:	ad 87       	std	Y+13, r26	; 0x0d
    3c7c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c80:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c82:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c84:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c86:	20 e0       	ldi	r18, 0x00	; 0
    3c88:	30 e0       	ldi	r19, 0x00	; 0
    3c8a:	4a e7       	ldi	r20, 0x7A	; 122
    3c8c:	53 e4       	ldi	r21, 0x43	; 67
    3c8e:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3c92:	dc 01       	movw	r26, r24
    3c94:	cb 01       	movw	r24, r22
    3c96:	8f 83       	std	Y+7, r24	; 0x07
    3c98:	98 87       	std	Y+8, r25	; 0x08
    3c9a:	a9 87       	std	Y+9, r26	; 0x09
    3c9c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3c9e:	6f 81       	ldd	r22, Y+7	; 0x07
    3ca0:	78 85       	ldd	r23, Y+8	; 0x08
    3ca2:	89 85       	ldd	r24, Y+9	; 0x09
    3ca4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ca6:	20 e0       	ldi	r18, 0x00	; 0
    3ca8:	30 e0       	ldi	r19, 0x00	; 0
    3caa:	40 e8       	ldi	r20, 0x80	; 128
    3cac:	5f e3       	ldi	r21, 0x3F	; 63
    3cae:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    3cb2:	88 23       	and	r24, r24
    3cb4:	2c f4       	brge	.+10     	; 0x3cc0 <measure_IR_Force_current_change+0x574>
		__ticks = 1;
    3cb6:	81 e0       	ldi	r24, 0x01	; 1
    3cb8:	90 e0       	ldi	r25, 0x00	; 0
    3cba:	9e 83       	std	Y+6, r25	; 0x06
    3cbc:	8d 83       	std	Y+5, r24	; 0x05
    3cbe:	3f c0       	rjmp	.+126    	; 0x3d3e <measure_IR_Force_current_change+0x5f2>
	else if (__tmp > 65535)
    3cc0:	6f 81       	ldd	r22, Y+7	; 0x07
    3cc2:	78 85       	ldd	r23, Y+8	; 0x08
    3cc4:	89 85       	ldd	r24, Y+9	; 0x09
    3cc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cc8:	20 e0       	ldi	r18, 0x00	; 0
    3cca:	3f ef       	ldi	r19, 0xFF	; 255
    3ccc:	4f e7       	ldi	r20, 0x7F	; 127
    3cce:	57 e4       	ldi	r21, 0x47	; 71
    3cd0:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    3cd4:	18 16       	cp	r1, r24
    3cd6:	4c f5       	brge	.+82     	; 0x3d2a <measure_IR_Force_current_change+0x5de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3cd8:	6b 85       	ldd	r22, Y+11	; 0x0b
    3cda:	7c 85       	ldd	r23, Y+12	; 0x0c
    3cdc:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cde:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ce0:	20 e0       	ldi	r18, 0x00	; 0
    3ce2:	30 e0       	ldi	r19, 0x00	; 0
    3ce4:	40 e2       	ldi	r20, 0x20	; 32
    3ce6:	51 e4       	ldi	r21, 0x41	; 65
    3ce8:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    3cec:	dc 01       	movw	r26, r24
    3cee:	cb 01       	movw	r24, r22
    3cf0:	bc 01       	movw	r22, r24
    3cf2:	cd 01       	movw	r24, r26
    3cf4:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3cf8:	dc 01       	movw	r26, r24
    3cfa:	cb 01       	movw	r24, r22
    3cfc:	9e 83       	std	Y+6, r25	; 0x06
    3cfe:	8d 83       	std	Y+5, r24	; 0x05
    3d00:	0f c0       	rjmp	.+30     	; 0x3d20 <measure_IR_Force_current_change+0x5d4>
    3d02:	89 e1       	ldi	r24, 0x19	; 25
    3d04:	90 e0       	ldi	r25, 0x00	; 0
    3d06:	9c 83       	std	Y+4, r25	; 0x04
    3d08:	8b 83       	std	Y+3, r24	; 0x03
    3d0a:	8b 81       	ldd	r24, Y+3	; 0x03
    3d0c:	9c 81       	ldd	r25, Y+4	; 0x04
    3d0e:	01 97       	sbiw	r24, 0x01	; 1
    3d10:	f1 f7       	brne	.-4      	; 0x3d0e <measure_IR_Force_current_change+0x5c2>
    3d12:	9c 83       	std	Y+4, r25	; 0x04
    3d14:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d16:	8d 81       	ldd	r24, Y+5	; 0x05
    3d18:	9e 81       	ldd	r25, Y+6	; 0x06
    3d1a:	01 97       	sbiw	r24, 0x01	; 1
    3d1c:	9e 83       	std	Y+6, r25	; 0x06
    3d1e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d20:	8d 81       	ldd	r24, Y+5	; 0x05
    3d22:	9e 81       	ldd	r25, Y+6	; 0x06
    3d24:	00 97       	sbiw	r24, 0x00	; 0
    3d26:	69 f7       	brne	.-38     	; 0x3d02 <measure_IR_Force_current_change+0x5b6>
    3d28:	14 c0       	rjmp	.+40     	; 0x3d52 <measure_IR_Force_current_change+0x606>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d2a:	6f 81       	ldd	r22, Y+7	; 0x07
    3d2c:	78 85       	ldd	r23, Y+8	; 0x08
    3d2e:	89 85       	ldd	r24, Y+9	; 0x09
    3d30:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d32:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    3d36:	dc 01       	movw	r26, r24
    3d38:	cb 01       	movw	r24, r22
    3d3a:	9e 83       	std	Y+6, r25	; 0x06
    3d3c:	8d 83       	std	Y+5, r24	; 0x05
    3d3e:	8d 81       	ldd	r24, Y+5	; 0x05
    3d40:	9e 81       	ldd	r25, Y+6	; 0x06
    3d42:	9a 83       	std	Y+2, r25	; 0x02
    3d44:	89 83       	std	Y+1, r24	; 0x01
    3d46:	89 81       	ldd	r24, Y+1	; 0x01
    3d48:	9a 81       	ldd	r25, Y+2	; 0x02
    3d4a:	01 97       	sbiw	r24, 0x01	; 1
    3d4c:	f1 f7       	brne	.-4      	; 0x3d4a <measure_IR_Force_current_change+0x5fe>
    3d4e:	9a 83       	std	Y+2, r25	; 0x02
    3d50:	89 83       	std	Y+1, r24	; 0x01
		
		//wait for conversion to finish
		_delay_ms(2);
		
		//read ADC
		collect_ADC_values();
    3d52:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
		
		//Add measured voltage
		for(int i=1;i<=Cell_count;i++)
    3d56:	fe 01       	movw	r30, r28
    3d58:	e7 5b       	subi	r30, 0xB7	; 183
    3d5a:	ff 4f       	sbci	r31, 0xFF	; 255
    3d5c:	81 e0       	ldi	r24, 0x01	; 1
    3d5e:	90 e0       	ldi	r25, 0x00	; 0
    3d60:	91 83       	std	Z+1, r25	; 0x01
    3d62:	80 83       	st	Z, r24
    3d64:	3a c0       	rjmp	.+116    	; 0x3dda <measure_IR_Force_current_change+0x68e>
		{
			Vcell_high[i] += Vcell[i];
    3d66:	fe 01       	movw	r30, r28
    3d68:	e7 5b       	subi	r30, 0xB7	; 183
    3d6a:	ff 4f       	sbci	r31, 0xFF	; 255
    3d6c:	60 81       	ld	r22, Z
    3d6e:	71 81       	ldd	r23, Z+1	; 0x01
    3d70:	fe 01       	movw	r30, r28
    3d72:	e7 5b       	subi	r30, 0xB7	; 183
    3d74:	ff 4f       	sbci	r31, 0xFF	; 255
    3d76:	80 81       	ld	r24, Z
    3d78:	91 81       	ldd	r25, Z+1	; 0x01
    3d7a:	9e 01       	movw	r18, r28
    3d7c:	2d 5a       	subi	r18, 0xAD	; 173
    3d7e:	3f 4f       	sbci	r19, 0xFF	; 255
    3d80:	88 0f       	add	r24, r24
    3d82:	99 1f       	adc	r25, r25
    3d84:	f9 01       	movw	r30, r18
    3d86:	e8 0f       	add	r30, r24
    3d88:	f9 1f       	adc	r31, r25
    3d8a:	20 81       	ld	r18, Z
    3d8c:	31 81       	ldd	r19, Z+1	; 0x01
    3d8e:	fe 01       	movw	r30, r28
    3d90:	e7 5b       	subi	r30, 0xB7	; 183
    3d92:	ff 4f       	sbci	r31, 0xFF	; 255
    3d94:	80 81       	ld	r24, Z
    3d96:	91 81       	ldd	r25, Z+1	; 0x01
    3d98:	88 0f       	add	r24, r24
    3d9a:	99 1f       	adc	r25, r25
    3d9c:	fc 01       	movw	r30, r24
    3d9e:	e1 5e       	subi	r30, 0xE1	; 225
    3da0:	f9 4f       	sbci	r31, 0xF9	; 249
    3da2:	80 81       	ld	r24, Z
    3da4:	91 81       	ldd	r25, Z+1	; 0x01
    3da6:	a9 01       	movw	r20, r18
    3da8:	48 0f       	add	r20, r24
    3daa:	59 1f       	adc	r21, r25
    3dac:	9e 01       	movw	r18, r28
    3dae:	2d 5a       	subi	r18, 0xAD	; 173
    3db0:	3f 4f       	sbci	r19, 0xFF	; 255
    3db2:	cb 01       	movw	r24, r22
    3db4:	88 0f       	add	r24, r24
    3db6:	99 1f       	adc	r25, r25
    3db8:	f9 01       	movw	r30, r18
    3dba:	e8 0f       	add	r30, r24
    3dbc:	f9 1f       	adc	r31, r25
    3dbe:	51 83       	std	Z+1, r21	; 0x01
    3dc0:	40 83       	st	Z, r20
		
		//read ADC
		collect_ADC_values();
		
		//Add measured voltage
		for(int i=1;i<=Cell_count;i++)
    3dc2:	de 01       	movw	r26, r28
    3dc4:	a7 5b       	subi	r26, 0xB7	; 183
    3dc6:	bf 4f       	sbci	r27, 0xFF	; 255
    3dc8:	fe 01       	movw	r30, r28
    3dca:	e7 5b       	subi	r30, 0xB7	; 183
    3dcc:	ff 4f       	sbci	r31, 0xFF	; 255
    3dce:	80 81       	ld	r24, Z
    3dd0:	91 81       	ldd	r25, Z+1	; 0x01
    3dd2:	01 96       	adiw	r24, 0x01	; 1
    3dd4:	11 96       	adiw	r26, 0x01	; 1
    3dd6:	9c 93       	st	X, r25
    3dd8:	8e 93       	st	-X, r24
    3dda:	fe 01       	movw	r30, r28
    3ddc:	e7 5b       	subi	r30, 0xB7	; 183
    3dde:	ff 4f       	sbci	r31, 0xFF	; 255
    3de0:	80 81       	ld	r24, Z
    3de2:	91 81       	ldd	r25, Z+1	; 0x01
    3de4:	87 30       	cpi	r24, 0x07	; 7
    3de6:	91 05       	cpc	r25, r1
    3de8:	0c f4       	brge	.+2      	; 0x3dec <measure_IR_Force_current_change+0x6a0>
    3dea:	bd cf       	rjmp	.-134    	; 0x3d66 <measure_IR_Force_current_change+0x61a>
		{
			Vcell_high[i] += Vcell[i];
		}
		Icharge_high += Icharge;
    3dec:	20 91 6e 06 	lds	r18, 0x066E
    3df0:	30 91 6f 06 	lds	r19, 0x066F
    3df4:	de 01       	movw	r26, r28
    3df6:	af 5a       	subi	r26, 0xAF	; 175
    3df8:	bf 4f       	sbci	r27, 0xFF	; 255
    3dfa:	fe 01       	movw	r30, r28
    3dfc:	ef 5a       	subi	r30, 0xAF	; 175
    3dfe:	ff 4f       	sbci	r31, 0xFF	; 255
    3e00:	80 81       	ld	r24, Z
    3e02:	91 81       	ldd	r25, Z+1	; 0x01
    3e04:	82 0f       	add	r24, r18
    3e06:	93 1f       	adc	r25, r19
    3e08:	11 96       	adiw	r26, 0x01	; 1
    3e0a:	9c 93       	st	X, r25
    3e0c:	8e 93       	st	-X, r24
		//calculate individual cell IR in mOhm*10
		for(int i=1;i<=Cell_count;i++)
    3e0e:	fe 01       	movw	r30, r28
    3e10:	e9 5b       	subi	r30, 0xB9	; 185
    3e12:	ff 4f       	sbci	r31, 0xFF	; 255
    3e14:	81 e0       	ldi	r24, 0x01	; 1
    3e16:	90 e0       	ldi	r25, 0x00	; 0
    3e18:	91 83       	std	Z+1, r25	; 0x01
    3e1a:	80 83       	st	Z, r24
    3e1c:	5b c0       	rjmp	.+182    	; 0x3ed4 <measure_IR_Force_current_change+0x788>
		{
			IRcell[i]=(unsigned long)(((Vcell_high[i]/2)-Vcell_low[i])*10000)/((Icharge_high/2)-Icharge_low);
    3e1e:	fe 01       	movw	r30, r28
    3e20:	e9 5b       	subi	r30, 0xB9	; 185
    3e22:	ff 4f       	sbci	r31, 0xFF	; 255
    3e24:	00 81       	ld	r16, Z
    3e26:	11 81       	ldd	r17, Z+1	; 0x01
    3e28:	fe 01       	movw	r30, r28
    3e2a:	e9 5b       	subi	r30, 0xB9	; 185
    3e2c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e2e:	80 81       	ld	r24, Z
    3e30:	91 81       	ldd	r25, Z+1	; 0x01
    3e32:	9e 01       	movw	r18, r28
    3e34:	2d 5a       	subi	r18, 0xAD	; 173
    3e36:	3f 4f       	sbci	r19, 0xFF	; 255
    3e38:	88 0f       	add	r24, r24
    3e3a:	99 1f       	adc	r25, r25
    3e3c:	f9 01       	movw	r30, r18
    3e3e:	e8 0f       	add	r30, r24
    3e40:	f9 1f       	adc	r31, r25
    3e42:	80 81       	ld	r24, Z
    3e44:	91 81       	ldd	r25, Z+1	; 0x01
    3e46:	ac 01       	movw	r20, r24
    3e48:	56 95       	lsr	r21
    3e4a:	47 95       	ror	r20
    3e4c:	fe 01       	movw	r30, r28
    3e4e:	e9 5b       	subi	r30, 0xB9	; 185
    3e50:	ff 4f       	sbci	r31, 0xFF	; 255
    3e52:	80 81       	ld	r24, Z
    3e54:	91 81       	ldd	r25, Z+1	; 0x01
    3e56:	9e 01       	movw	r18, r28
    3e58:	2f 59       	subi	r18, 0x9F	; 159
    3e5a:	3f 4f       	sbci	r19, 0xFF	; 255
    3e5c:	88 0f       	add	r24, r24
    3e5e:	99 1f       	adc	r25, r25
    3e60:	f9 01       	movw	r30, r18
    3e62:	e8 0f       	add	r30, r24
    3e64:	f9 1f       	adc	r31, r25
    3e66:	80 81       	ld	r24, Z
    3e68:	91 81       	ldd	r25, Z+1	; 0x01
    3e6a:	9a 01       	movw	r18, r20
    3e6c:	28 1b       	sub	r18, r24
    3e6e:	39 0b       	sbc	r19, r25
    3e70:	80 e1       	ldi	r24, 0x10	; 16
    3e72:	97 e2       	ldi	r25, 0x27	; 39
    3e74:	28 9f       	mul	r18, r24
    3e76:	a0 01       	movw	r20, r0
    3e78:	29 9f       	mul	r18, r25
    3e7a:	50 0d       	add	r21, r0
    3e7c:	38 9f       	mul	r19, r24
    3e7e:	50 0d       	add	r21, r0
    3e80:	11 24       	eor	r1, r1
    3e82:	fe 01       	movw	r30, r28
    3e84:	ef 5a       	subi	r30, 0xAF	; 175
    3e86:	ff 4f       	sbci	r31, 0xFF	; 255
    3e88:	80 81       	ld	r24, Z
    3e8a:	91 81       	ldd	r25, Z+1	; 0x01
    3e8c:	9c 01       	movw	r18, r24
    3e8e:	36 95       	lsr	r19
    3e90:	27 95       	ror	r18
    3e92:	fe 01       	movw	r30, r28
    3e94:	e1 5b       	subi	r30, 0xB1	; 177
    3e96:	ff 4f       	sbci	r31, 0xFF	; 255
    3e98:	80 81       	ld	r24, Z
    3e9a:	91 81       	ldd	r25, Z+1	; 0x01
    3e9c:	28 1b       	sub	r18, r24
    3e9e:	39 0b       	sbc	r19, r25
    3ea0:	ca 01       	movw	r24, r20
    3ea2:	b9 01       	movw	r22, r18
    3ea4:	0e 94 76 42 	call	0x84ec	; 0x84ec <__udivmodhi4>
    3ea8:	cb 01       	movw	r24, r22
    3eaa:	9c 01       	movw	r18, r24
    3eac:	c8 01       	movw	r24, r16
    3eae:	88 0f       	add	r24, r24
    3eb0:	99 1f       	adc	r25, r25
    3eb2:	fc 01       	movw	r30, r24
    3eb4:	e6 5a       	subi	r30, 0xA6	; 166
    3eb6:	fa 4f       	sbci	r31, 0xFA	; 250
    3eb8:	31 83       	std	Z+1, r19	; 0x01
    3eba:	20 83       	st	Z, r18
		{
			Vcell_high[i] += Vcell[i];
		}
		Icharge_high += Icharge;
		//calculate individual cell IR in mOhm*10
		for(int i=1;i<=Cell_count;i++)
    3ebc:	de 01       	movw	r26, r28
    3ebe:	a9 5b       	subi	r26, 0xB9	; 185
    3ec0:	bf 4f       	sbci	r27, 0xFF	; 255
    3ec2:	fe 01       	movw	r30, r28
    3ec4:	e9 5b       	subi	r30, 0xB9	; 185
    3ec6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ec8:	80 81       	ld	r24, Z
    3eca:	91 81       	ldd	r25, Z+1	; 0x01
    3ecc:	01 96       	adiw	r24, 0x01	; 1
    3ece:	11 96       	adiw	r26, 0x01	; 1
    3ed0:	9c 93       	st	X, r25
    3ed2:	8e 93       	st	-X, r24
    3ed4:	fe 01       	movw	r30, r28
    3ed6:	e9 5b       	subi	r30, 0xB9	; 185
    3ed8:	ff 4f       	sbci	r31, 0xFF	; 255
    3eda:	80 81       	ld	r24, Z
    3edc:	91 81       	ldd	r25, Z+1	; 0x01
    3ede:	87 30       	cpi	r24, 0x07	; 7
    3ee0:	91 05       	cpc	r25, r1
    3ee2:	0c f4       	brge	.+2      	; 0x3ee6 <measure_IR_Force_current_change+0x79a>
    3ee4:	9c cf       	rjmp	.-200    	; 0x3e1e <measure_IR_Force_current_change+0x6d2>
		{
			IRcell[i]=(unsigned long)(((Vcell_high[i]/2)-Vcell_low[i])*10000)/((Icharge_high/2)-Icharge_low);
		}
		return(1);
    3ee6:	f1 e0       	ldi	r31, 0x01	; 1
    3ee8:	e0 96       	adiw	r28, 0x30	; 48
    3eea:	ff af       	std	Y+63, r31	; 0x3f
    3eec:	e0 97       	sbiw	r28, 0x30	; 48
    3eee:	03 c0       	rjmp	.+6      	; 0x3ef6 <measure_IR_Force_current_change+0x7aa>
	}
	
	else
	return(0);
    3ef0:	e0 96       	adiw	r28, 0x30	; 48
    3ef2:	1f ae       	std	Y+63, r1	; 0x3f
    3ef4:	e0 97       	sbiw	r28, 0x30	; 48
    3ef6:	e0 96       	adiw	r28, 0x30	; 48
    3ef8:	8f ad       	ldd	r24, Y+63	; 0x3f
    3efa:	e0 97       	sbiw	r28, 0x30	; 48
}
    3efc:	c1 59       	subi	r28, 0x91	; 145
    3efe:	df 4f       	sbci	r29, 0xFF	; 255
    3f00:	0f b6       	in	r0, 0x3f	; 63
    3f02:	f8 94       	cli
    3f04:	de bf       	out	0x3e, r29	; 62
    3f06:	0f be       	out	0x3f, r0	; 63
    3f08:	cd bf       	out	0x3d, r28	; 61
    3f0a:	cf 91       	pop	r28
    3f0c:	df 91       	pop	r29
    3f0e:	1f 91       	pop	r17
    3f10:	0f 91       	pop	r16
    3f12:	08 95       	ret

00003f14 <clear_avr_arrays>:

void clear_avr_arrays(void)
{
    3f14:	df 93       	push	r29
    3f16:	cf 93       	push	r28
    3f18:	00 d0       	rcall	.+0      	; 0x3f1a <clear_avr_arrays+0x6>
    3f1a:	cd b7       	in	r28, 0x3d	; 61
    3f1c:	de b7       	in	r29, 0x3e	; 62
	for (int i=1;i<=Cell_count;i++)
    3f1e:	81 e0       	ldi	r24, 0x01	; 1
    3f20:	90 e0       	ldi	r25, 0x00	; 0
    3f22:	9a 83       	std	Y+2, r25	; 0x02
    3f24:	89 83       	std	Y+1, r24	; 0x01
    3f26:	0e c0       	rjmp	.+28     	; 0x3f44 <clear_avr_arrays+0x30>
	{
		Vcell_sum[i] = 0;
    3f28:	89 81       	ldd	r24, Y+1	; 0x01
    3f2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3f2c:	88 0f       	add	r24, r24
    3f2e:	99 1f       	adc	r25, r25
    3f30:	fc 01       	movw	r30, r24
    3f32:	e1 55       	subi	r30, 0x51	; 81
    3f34:	fa 4f       	sbci	r31, 0xFA	; 250
    3f36:	11 82       	std	Z+1, r1	; 0x01
    3f38:	10 82       	st	Z, r1
	return(0);
}

void clear_avr_arrays(void)
{
	for (int i=1;i<=Cell_count;i++)
    3f3a:	89 81       	ldd	r24, Y+1	; 0x01
    3f3c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f3e:	01 96       	adiw	r24, 0x01	; 1
    3f40:	9a 83       	std	Y+2, r25	; 0x02
    3f42:	89 83       	std	Y+1, r24	; 0x01
    3f44:	89 81       	ldd	r24, Y+1	; 0x01
    3f46:	9a 81       	ldd	r25, Y+2	; 0x02
    3f48:	87 30       	cpi	r24, 0x07	; 7
    3f4a:	91 05       	cpc	r25, r1
    3f4c:	6c f3       	brlt	.-38     	; 0x3f28 <clear_avr_arrays+0x14>
	{
		Vcell_sum[i] = 0;
	}
	Idischarge_sum = 0;
    3f4e:	10 92 7d 05 	sts	0x057D, r1
    3f52:	10 92 7e 05 	sts	0x057E, r1
    3f56:	10 92 7f 05 	sts	0x057F, r1
    3f5a:	10 92 80 05 	sts	0x0580, r1
	Icharge_sum = 0;
    3f5e:	10 92 42 06 	sts	0x0642, r1
    3f62:	10 92 43 06 	sts	0x0643, r1
    3f66:	10 92 44 06 	sts	0x0644, r1
    3f6a:	10 92 45 06 	sts	0x0645, r1
	Tbatt_sum = 0;
    3f6e:	10 92 14 06 	sts	0x0614, r1
    3f72:	10 92 13 06 	sts	0x0613, r1
}
    3f76:	0f 90       	pop	r0
    3f78:	0f 90       	pop	r0
    3f7a:	cf 91       	pop	r28
    3f7c:	df 91       	pop	r29
    3f7e:	08 95       	ret

00003f80 <BalancingAnalysis>:

void BalancingAnalysis(void)
{
    3f80:	af 92       	push	r10
    3f82:	bf 92       	push	r11
    3f84:	cf 92       	push	r12
    3f86:	df 92       	push	r13
    3f88:	ef 92       	push	r14
    3f8a:	ff 92       	push	r15
    3f8c:	0f 93       	push	r16
    3f8e:	1f 93       	push	r17
    3f90:	df 93       	push	r29
    3f92:	cf 93       	push	r28
    3f94:	cd b7       	in	r28, 0x3d	; 61
    3f96:	de b7       	in	r29, 0x3e	; 62
    3f98:	6e 97       	sbiw	r28, 0x1e	; 30
    3f9a:	0f b6       	in	r0, 0x3f	; 63
    3f9c:	f8 94       	cli
    3f9e:	de bf       	out	0x3e, r29	; 62
    3fa0:	0f be       	out	0x3f, r0	; 63
    3fa2:	cd bf       	out	0x3d, r28	; 61
	unsigned char device;
	unsigned int minV;
	unsigned int maxV;
	unsigned int avr;
	unsigned long sum;
	unsigned char balance = 0;
    3fa4:	1d 82       	std	Y+5, r1	; 0x05
	//IR compensate
	//find min and max OCV is delta OCV large, balancing is needed
	Vcell_IRcompensated[1] = Vcell[1]-(((unsigned long)Icharge*IRcell[1])/10000);
    3fa6:	c0 90 21 06 	lds	r12, 0x0621
    3faa:	d0 90 22 06 	lds	r13, 0x0622
    3fae:	80 91 6e 06 	lds	r24, 0x066E
    3fb2:	90 91 6f 06 	lds	r25, 0x066F
    3fb6:	7c 01       	movw	r14, r24
    3fb8:	00 e0       	ldi	r16, 0x00	; 0
    3fba:	10 e0       	ldi	r17, 0x00	; 0
    3fbc:	80 91 5c 05 	lds	r24, 0x055C
    3fc0:	90 91 5d 05 	lds	r25, 0x055D
    3fc4:	9c 01       	movw	r18, r24
    3fc6:	40 e0       	ldi	r20, 0x00	; 0
    3fc8:	50 e0       	ldi	r21, 0x00	; 0
    3fca:	c8 01       	movw	r24, r16
    3fcc:	b7 01       	movw	r22, r14
    3fce:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    3fd2:	dc 01       	movw	r26, r24
    3fd4:	cb 01       	movw	r24, r22
    3fd6:	20 e1       	ldi	r18, 0x10	; 16
    3fd8:	37 e2       	ldi	r19, 0x27	; 39
    3fda:	40 e0       	ldi	r20, 0x00	; 0
    3fdc:	50 e0       	ldi	r21, 0x00	; 0
    3fde:	bc 01       	movw	r22, r24
    3fe0:	cd 01       	movw	r24, r26
    3fe2:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    3fe6:	da 01       	movw	r26, r20
    3fe8:	c9 01       	movw	r24, r18
    3fea:	96 01       	movw	r18, r12
    3fec:	28 1b       	sub	r18, r24
    3fee:	39 0b       	sbc	r19, r25
    3ff0:	c9 01       	movw	r24, r18
    3ff2:	9c 8b       	std	Y+20, r25	; 0x14
    3ff4:	8b 8b       	std	Y+19, r24	; 0x13
	uart_mini_printf("\r\nIRcompensated voltage 1 = %u\r\n",Vcell_IRcompensated[1]);
    3ff6:	2b 89       	ldd	r18, Y+19	; 0x13
    3ff8:	3c 89       	ldd	r19, Y+20	; 0x14
    3ffa:	00 d0       	rcall	.+0      	; 0x3ffc <BalancingAnalysis+0x7c>
    3ffc:	00 d0       	rcall	.+0      	; 0x3ffe <BalancingAnalysis+0x7e>
    3ffe:	ed b7       	in	r30, 0x3d	; 61
    4000:	fe b7       	in	r31, 0x3e	; 62
    4002:	31 96       	adiw	r30, 0x01	; 1
    4004:	8e e6       	ldi	r24, 0x6E	; 110
    4006:	91 e0       	ldi	r25, 0x01	; 1
    4008:	91 83       	std	Z+1, r25	; 0x01
    400a:	80 83       	st	Z, r24
    400c:	33 83       	std	Z+3, r19	; 0x03
    400e:	22 83       	std	Z+2, r18	; 0x02
    4010:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    4014:	0f 90       	pop	r0
    4016:	0f 90       	pop	r0
    4018:	0f 90       	pop	r0
    401a:	0f 90       	pop	r0
	minV = Vcell_IRcompensated[1];
    401c:	8b 89       	ldd	r24, Y+19	; 0x13
    401e:	9c 89       	ldd	r25, Y+20	; 0x14
    4020:	9f 87       	std	Y+15, r25	; 0x0f
    4022:	8e 87       	std	Y+14, r24	; 0x0e
	maxV = Vcell_IRcompensated[1];
    4024:	8b 89       	ldd	r24, Y+19	; 0x13
    4026:	9c 89       	ldd	r25, Y+20	; 0x14
    4028:	9d 87       	std	Y+13, r25	; 0x0d
    402a:	8c 87       	std	Y+12, r24	; 0x0c
	sum = Vcell_IRcompensated[1];
    402c:	8b 89       	ldd	r24, Y+19	; 0x13
    402e:	9c 89       	ldd	r25, Y+20	; 0x14
    4030:	cc 01       	movw	r24, r24
    4032:	a0 e0       	ldi	r26, 0x00	; 0
    4034:	b0 e0       	ldi	r27, 0x00	; 0
    4036:	8e 83       	std	Y+6, r24	; 0x06
    4038:	9f 83       	std	Y+7, r25	; 0x07
    403a:	a8 87       	std	Y+8, r26	; 0x08
    403c:	b9 87       	std	Y+9, r27	; 0x09
	for (int i=2;i<=Cell_count;i++)
    403e:	82 e0       	ldi	r24, 0x02	; 2
    4040:	90 e0       	ldi	r25, 0x00	; 0
    4042:	9c 83       	std	Y+4, r25	; 0x04
    4044:	8b 83       	std	Y+3, r24	; 0x03
    4046:	a0 c0       	rjmp	.+320    	; 0x4188 <BalancingAnalysis+0x208>
	{
		Vcell_IRcompensated[i] = Vcell[i]-(((unsigned long)Icharge*IRcell[i])/10000);
    4048:	ab 80       	ldd	r10, Y+3	; 0x03
    404a:	bc 80       	ldd	r11, Y+4	; 0x04
    404c:	8b 81       	ldd	r24, Y+3	; 0x03
    404e:	9c 81       	ldd	r25, Y+4	; 0x04
    4050:	88 0f       	add	r24, r24
    4052:	99 1f       	adc	r25, r25
    4054:	fc 01       	movw	r30, r24
    4056:	e1 5e       	subi	r30, 0xE1	; 225
    4058:	f9 4f       	sbci	r31, 0xF9	; 249
    405a:	c0 80       	ld	r12, Z
    405c:	d1 80       	ldd	r13, Z+1	; 0x01
    405e:	80 91 6e 06 	lds	r24, 0x066E
    4062:	90 91 6f 06 	lds	r25, 0x066F
    4066:	7c 01       	movw	r14, r24
    4068:	00 e0       	ldi	r16, 0x00	; 0
    406a:	10 e0       	ldi	r17, 0x00	; 0
    406c:	8b 81       	ldd	r24, Y+3	; 0x03
    406e:	9c 81       	ldd	r25, Y+4	; 0x04
    4070:	88 0f       	add	r24, r24
    4072:	99 1f       	adc	r25, r25
    4074:	fc 01       	movw	r30, r24
    4076:	e6 5a       	subi	r30, 0xA6	; 166
    4078:	fa 4f       	sbci	r31, 0xFA	; 250
    407a:	80 81       	ld	r24, Z
    407c:	91 81       	ldd	r25, Z+1	; 0x01
    407e:	9c 01       	movw	r18, r24
    4080:	40 e0       	ldi	r20, 0x00	; 0
    4082:	50 e0       	ldi	r21, 0x00	; 0
    4084:	c8 01       	movw	r24, r16
    4086:	b7 01       	movw	r22, r14
    4088:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    408c:	dc 01       	movw	r26, r24
    408e:	cb 01       	movw	r24, r22
    4090:	20 e1       	ldi	r18, 0x10	; 16
    4092:	37 e2       	ldi	r19, 0x27	; 39
    4094:	40 e0       	ldi	r20, 0x00	; 0
    4096:	50 e0       	ldi	r21, 0x00	; 0
    4098:	bc 01       	movw	r22, r24
    409a:	cd 01       	movw	r24, r26
    409c:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    40a0:	da 01       	movw	r26, r20
    40a2:	c9 01       	movw	r24, r18
    40a4:	a6 01       	movw	r20, r12
    40a6:	48 1b       	sub	r20, r24
    40a8:	59 0b       	sbc	r21, r25
    40aa:	95 01       	movw	r18, r10
    40ac:	22 0f       	add	r18, r18
    40ae:	33 1f       	adc	r19, r19
    40b0:	ce 01       	movw	r24, r28
    40b2:	01 96       	adiw	r24, 0x01	; 1
    40b4:	82 0f       	add	r24, r18
    40b6:	93 1f       	adc	r25, r19
    40b8:	fc 01       	movw	r30, r24
    40ba:	70 96       	adiw	r30, 0x10	; 16
    40bc:	51 83       	std	Z+1, r21	; 0x01
    40be:	40 83       	st	Z, r20
		//uart_mini_printf("\r\nIRcompensated voltage %u = %u\r\n",i,Vcell_IRcompensated[i]);
		if(Vcell_IRcompensated[i] < minV)
    40c0:	8b 81       	ldd	r24, Y+3	; 0x03
    40c2:	9c 81       	ldd	r25, Y+4	; 0x04
    40c4:	9c 01       	movw	r18, r24
    40c6:	22 0f       	add	r18, r18
    40c8:	33 1f       	adc	r19, r19
    40ca:	ce 01       	movw	r24, r28
    40cc:	01 96       	adiw	r24, 0x01	; 1
    40ce:	82 0f       	add	r24, r18
    40d0:	93 1f       	adc	r25, r19
    40d2:	fc 01       	movw	r30, r24
    40d4:	70 96       	adiw	r30, 0x10	; 16
    40d6:	20 81       	ld	r18, Z
    40d8:	31 81       	ldd	r19, Z+1	; 0x01
    40da:	8e 85       	ldd	r24, Y+14	; 0x0e
    40dc:	9f 85       	ldd	r25, Y+15	; 0x0f
    40de:	28 17       	cp	r18, r24
    40e0:	39 07       	cpc	r19, r25
    40e2:	80 f4       	brcc	.+32     	; 0x4104 <BalancingAnalysis+0x184>
		{
			minV = Vcell_IRcompensated[i];
    40e4:	8b 81       	ldd	r24, Y+3	; 0x03
    40e6:	9c 81       	ldd	r25, Y+4	; 0x04
    40e8:	9c 01       	movw	r18, r24
    40ea:	22 0f       	add	r18, r18
    40ec:	33 1f       	adc	r19, r19
    40ee:	ce 01       	movw	r24, r28
    40f0:	01 96       	adiw	r24, 0x01	; 1
    40f2:	82 0f       	add	r24, r18
    40f4:	93 1f       	adc	r25, r19
    40f6:	fc 01       	movw	r30, r24
    40f8:	70 96       	adiw	r30, 0x10	; 16
    40fa:	80 81       	ld	r24, Z
    40fc:	91 81       	ldd	r25, Z+1	; 0x01
    40fe:	9f 87       	std	Y+15, r25	; 0x0f
    4100:	8e 87       	std	Y+14, r24	; 0x0e
    4102:	21 c0       	rjmp	.+66     	; 0x4146 <BalancingAnalysis+0x1c6>
		}
		else if(Vcell_IRcompensated[i] > maxV)
    4104:	8b 81       	ldd	r24, Y+3	; 0x03
    4106:	9c 81       	ldd	r25, Y+4	; 0x04
    4108:	9c 01       	movw	r18, r24
    410a:	22 0f       	add	r18, r18
    410c:	33 1f       	adc	r19, r19
    410e:	ce 01       	movw	r24, r28
    4110:	01 96       	adiw	r24, 0x01	; 1
    4112:	82 0f       	add	r24, r18
    4114:	93 1f       	adc	r25, r19
    4116:	fc 01       	movw	r30, r24
    4118:	70 96       	adiw	r30, 0x10	; 16
    411a:	20 81       	ld	r18, Z
    411c:	31 81       	ldd	r19, Z+1	; 0x01
    411e:	8c 85       	ldd	r24, Y+12	; 0x0c
    4120:	9d 85       	ldd	r25, Y+13	; 0x0d
    4122:	82 17       	cp	r24, r18
    4124:	93 07       	cpc	r25, r19
    4126:	78 f4       	brcc	.+30     	; 0x4146 <BalancingAnalysis+0x1c6>
		{
			maxV = Vcell_IRcompensated[i];
    4128:	8b 81       	ldd	r24, Y+3	; 0x03
    412a:	9c 81       	ldd	r25, Y+4	; 0x04
    412c:	9c 01       	movw	r18, r24
    412e:	22 0f       	add	r18, r18
    4130:	33 1f       	adc	r19, r19
    4132:	ce 01       	movw	r24, r28
    4134:	01 96       	adiw	r24, 0x01	; 1
    4136:	82 0f       	add	r24, r18
    4138:	93 1f       	adc	r25, r19
    413a:	fc 01       	movw	r30, r24
    413c:	70 96       	adiw	r30, 0x10	; 16
    413e:	80 81       	ld	r24, Z
    4140:	91 81       	ldd	r25, Z+1	; 0x01
    4142:	9d 87       	std	Y+13, r25	; 0x0d
    4144:	8c 87       	std	Y+12, r24	; 0x0c
		}	
		sum += Vcell_IRcompensated[i];
    4146:	8b 81       	ldd	r24, Y+3	; 0x03
    4148:	9c 81       	ldd	r25, Y+4	; 0x04
    414a:	9c 01       	movw	r18, r24
    414c:	22 0f       	add	r18, r18
    414e:	33 1f       	adc	r19, r19
    4150:	ce 01       	movw	r24, r28
    4152:	01 96       	adiw	r24, 0x01	; 1
    4154:	82 0f       	add	r24, r18
    4156:	93 1f       	adc	r25, r19
    4158:	fc 01       	movw	r30, r24
    415a:	70 96       	adiw	r30, 0x10	; 16
    415c:	80 81       	ld	r24, Z
    415e:	91 81       	ldd	r25, Z+1	; 0x01
    4160:	9c 01       	movw	r18, r24
    4162:	40 e0       	ldi	r20, 0x00	; 0
    4164:	50 e0       	ldi	r21, 0x00	; 0
    4166:	8e 81       	ldd	r24, Y+6	; 0x06
    4168:	9f 81       	ldd	r25, Y+7	; 0x07
    416a:	a8 85       	ldd	r26, Y+8	; 0x08
    416c:	b9 85       	ldd	r27, Y+9	; 0x09
    416e:	82 0f       	add	r24, r18
    4170:	93 1f       	adc	r25, r19
    4172:	a4 1f       	adc	r26, r20
    4174:	b5 1f       	adc	r27, r21
    4176:	8e 83       	std	Y+6, r24	; 0x06
    4178:	9f 83       	std	Y+7, r25	; 0x07
    417a:	a8 87       	std	Y+8, r26	; 0x08
    417c:	b9 87       	std	Y+9, r27	; 0x09
	Vcell_IRcompensated[1] = Vcell[1]-(((unsigned long)Icharge*IRcell[1])/10000);
	uart_mini_printf("\r\nIRcompensated voltage 1 = %u\r\n",Vcell_IRcompensated[1]);
	minV = Vcell_IRcompensated[1];
	maxV = Vcell_IRcompensated[1];
	sum = Vcell_IRcompensated[1];
	for (int i=2;i<=Cell_count;i++)
    417e:	8b 81       	ldd	r24, Y+3	; 0x03
    4180:	9c 81       	ldd	r25, Y+4	; 0x04
    4182:	01 96       	adiw	r24, 0x01	; 1
    4184:	9c 83       	std	Y+4, r25	; 0x04
    4186:	8b 83       	std	Y+3, r24	; 0x03
    4188:	8b 81       	ldd	r24, Y+3	; 0x03
    418a:	9c 81       	ldd	r25, Y+4	; 0x04
    418c:	87 30       	cpi	r24, 0x07	; 7
    418e:	91 05       	cpc	r25, r1
    4190:	0c f4       	brge	.+2      	; 0x4194 <BalancingAnalysis+0x214>
    4192:	5a cf       	rjmp	.-332    	; 0x4048 <BalancingAnalysis+0xc8>
		{
			maxV = Vcell_IRcompensated[i];
		}	
		sum += Vcell_IRcompensated[i];
	}	
	uart_mini_printf("\r\nminValue = %u\r\n",minV);	
    4194:	00 d0       	rcall	.+0      	; 0x4196 <BalancingAnalysis+0x216>
    4196:	00 d0       	rcall	.+0      	; 0x4198 <BalancingAnalysis+0x218>
    4198:	ed b7       	in	r30, 0x3d	; 61
    419a:	fe b7       	in	r31, 0x3e	; 62
    419c:	31 96       	adiw	r30, 0x01	; 1
    419e:	8f e8       	ldi	r24, 0x8F	; 143
    41a0:	91 e0       	ldi	r25, 0x01	; 1
    41a2:	91 83       	std	Z+1, r25	; 0x01
    41a4:	80 83       	st	Z, r24
    41a6:	8e 85       	ldd	r24, Y+14	; 0x0e
    41a8:	9f 85       	ldd	r25, Y+15	; 0x0f
    41aa:	93 83       	std	Z+3, r25	; 0x03
    41ac:	82 83       	std	Z+2, r24	; 0x02
    41ae:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    41b2:	0f 90       	pop	r0
    41b4:	0f 90       	pop	r0
    41b6:	0f 90       	pop	r0
    41b8:	0f 90       	pop	r0
	uart_mini_printf("\r\nmaxValue = %u\r\n",maxV);	
    41ba:	00 d0       	rcall	.+0      	; 0x41bc <BalancingAnalysis+0x23c>
    41bc:	00 d0       	rcall	.+0      	; 0x41be <BalancingAnalysis+0x23e>
    41be:	ed b7       	in	r30, 0x3d	; 61
    41c0:	fe b7       	in	r31, 0x3e	; 62
    41c2:	31 96       	adiw	r30, 0x01	; 1
    41c4:	81 ea       	ldi	r24, 0xA1	; 161
    41c6:	91 e0       	ldi	r25, 0x01	; 1
    41c8:	91 83       	std	Z+1, r25	; 0x01
    41ca:	80 83       	st	Z, r24
    41cc:	8c 85       	ldd	r24, Y+12	; 0x0c
    41ce:	9d 85       	ldd	r25, Y+13	; 0x0d
    41d0:	93 83       	std	Z+3, r25	; 0x03
    41d2:	82 83       	std	Z+2, r24	; 0x02
    41d4:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    41d8:	0f 90       	pop	r0
    41da:	0f 90       	pop	r0
    41dc:	0f 90       	pop	r0
    41de:	0f 90       	pop	r0
	//Check if balancing needed
	if((maxV-minV) > 10)
    41e0:	2c 85       	ldd	r18, Y+12	; 0x0c
    41e2:	3d 85       	ldd	r19, Y+13	; 0x0d
    41e4:	8e 85       	ldd	r24, Y+14	; 0x0e
    41e6:	9f 85       	ldd	r25, Y+15	; 0x0f
    41e8:	a9 01       	movw	r20, r18
    41ea:	48 1b       	sub	r20, r24
    41ec:	59 0b       	sbc	r21, r25
    41ee:	ca 01       	movw	r24, r20
    41f0:	8b 30       	cpi	r24, 0x0B	; 11
    41f2:	91 05       	cpc	r25, r1
    41f4:	08 f4       	brcc	.+2      	; 0x41f8 <BalancingAnalysis+0x278>
    41f6:	94 c0       	rjmp	.+296    	; 0x4320 <BalancingAnalysis+0x3a0>
	{
		
		avr = sum/Cell_count;
    41f8:	8e 81       	ldd	r24, Y+6	; 0x06
    41fa:	9f 81       	ldd	r25, Y+7	; 0x07
    41fc:	a8 85       	ldd	r26, Y+8	; 0x08
    41fe:	b9 85       	ldd	r27, Y+9	; 0x09
    4200:	26 e0       	ldi	r18, 0x06	; 6
    4202:	30 e0       	ldi	r19, 0x00	; 0
    4204:	40 e0       	ldi	r20, 0x00	; 0
    4206:	50 e0       	ldi	r21, 0x00	; 0
    4208:	bc 01       	movw	r22, r24
    420a:	cd 01       	movw	r24, r26
    420c:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    4210:	da 01       	movw	r26, r20
    4212:	c9 01       	movw	r24, r18
    4214:	9b 87       	std	Y+11, r25	; 0x0b
    4216:	8a 87       	std	Y+10, r24	; 0x0a
		for(int i=1;i<=Cell_count;i++)
    4218:	81 e0       	ldi	r24, 0x01	; 1
    421a:	90 e0       	ldi	r25, 0x00	; 0
    421c:	9a 83       	std	Y+2, r25	; 0x02
    421e:	89 83       	std	Y+1, r24	; 0x01
    4220:	79 c0       	rjmp	.+242    	; 0x4314 <BalancingAnalysis+0x394>
		{
			if(i<7)
    4222:	89 81       	ldd	r24, Y+1	; 0x01
    4224:	9a 81       	ldd	r25, Y+2	; 0x02
    4226:	87 30       	cpi	r24, 0x07	; 7
    4228:	91 05       	cpc	r25, r1
    422a:	1c f4       	brge	.+6      	; 0x4232 <BalancingAnalysis+0x2b2>
			device = 1;
    422c:	81 e0       	ldi	r24, 0x01	; 1
    422e:	88 8b       	std	Y+16, r24	; 0x10
    4230:	0f c0       	rjmp	.+30     	; 0x4250 <BalancingAnalysis+0x2d0>
			else if(i<13)
    4232:	89 81       	ldd	r24, Y+1	; 0x01
    4234:	9a 81       	ldd	r25, Y+2	; 0x02
    4236:	8d 30       	cpi	r24, 0x0D	; 13
    4238:	91 05       	cpc	r25, r1
    423a:	1c f4       	brge	.+6      	; 0x4242 <BalancingAnalysis+0x2c2>
			device = 2;
    423c:	82 e0       	ldi	r24, 0x02	; 2
    423e:	88 8b       	std	Y+16, r24	; 0x10
    4240:	07 c0       	rjmp	.+14     	; 0x4250 <BalancingAnalysis+0x2d0>
			else if(i<19)
    4242:	89 81       	ldd	r24, Y+1	; 0x01
    4244:	9a 81       	ldd	r25, Y+2	; 0x02
    4246:	83 31       	cpi	r24, 0x13	; 19
    4248:	91 05       	cpc	r25, r1
    424a:	14 f4       	brge	.+4      	; 0x4250 <BalancingAnalysis+0x2d0>
			device = 3;
    424c:	83 e0       	ldi	r24, 0x03	; 3
    424e:	88 8b       	std	Y+16, r24	; 0x10
			
			if (Vcell_IRcompensated[i]>avr)
    4250:	89 81       	ldd	r24, Y+1	; 0x01
    4252:	9a 81       	ldd	r25, Y+2	; 0x02
    4254:	9c 01       	movw	r18, r24
    4256:	22 0f       	add	r18, r18
    4258:	33 1f       	adc	r19, r19
    425a:	ce 01       	movw	r24, r28
    425c:	01 96       	adiw	r24, 0x01	; 1
    425e:	82 0f       	add	r24, r18
    4260:	93 1f       	adc	r25, r19
    4262:	fc 01       	movw	r30, r24
    4264:	70 96       	adiw	r30, 0x10	; 16
    4266:	20 81       	ld	r18, Z
    4268:	31 81       	ldd	r19, Z+1	; 0x01
    426a:	8a 85       	ldd	r24, Y+10	; 0x0a
    426c:	9b 85       	ldd	r25, Y+11	; 0x0b
    426e:	82 17       	cp	r24, r18
    4270:	93 07       	cpc	r25, r19
    4272:	90 f4       	brcc	.+36     	; 0x4298 <BalancingAnalysis+0x318>
			{
				balance |= (1<<(i-1));
    4274:	89 81       	ldd	r24, Y+1	; 0x01
    4276:	9a 81       	ldd	r25, Y+2	; 0x02
    4278:	9c 01       	movw	r18, r24
    427a:	21 50       	subi	r18, 0x01	; 1
    427c:	30 40       	sbci	r19, 0x00	; 0
    427e:	81 e0       	ldi	r24, 0x01	; 1
    4280:	90 e0       	ldi	r25, 0x00	; 0
    4282:	02 2e       	mov	r0, r18
    4284:	02 c0       	rjmp	.+4      	; 0x428a <BalancingAnalysis+0x30a>
    4286:	88 0f       	add	r24, r24
    4288:	99 1f       	adc	r25, r25
    428a:	0a 94       	dec	r0
    428c:	e2 f7       	brpl	.-8      	; 0x4286 <BalancingAnalysis+0x306>
    428e:	98 2f       	mov	r25, r24
    4290:	8d 81       	ldd	r24, Y+5	; 0x05
    4292:	89 2b       	or	r24, r25
    4294:	8d 83       	std	Y+5, r24	; 0x05
    4296:	12 c0       	rjmp	.+36     	; 0x42bc <BalancingAnalysis+0x33c>
			}
			else
			{
				balance &= ~(1<<(i-1));
    4298:	89 81       	ldd	r24, Y+1	; 0x01
    429a:	9a 81       	ldd	r25, Y+2	; 0x02
    429c:	9c 01       	movw	r18, r24
    429e:	21 50       	subi	r18, 0x01	; 1
    42a0:	30 40       	sbci	r19, 0x00	; 0
    42a2:	81 e0       	ldi	r24, 0x01	; 1
    42a4:	90 e0       	ldi	r25, 0x00	; 0
    42a6:	02 2e       	mov	r0, r18
    42a8:	02 c0       	rjmp	.+4      	; 0x42ae <BalancingAnalysis+0x32e>
    42aa:	88 0f       	add	r24, r24
    42ac:	99 1f       	adc	r25, r25
    42ae:	0a 94       	dec	r0
    42b0:	e2 f7       	brpl	.-8      	; 0x42aa <BalancingAnalysis+0x32a>
    42b2:	98 2f       	mov	r25, r24
    42b4:	90 95       	com	r25
    42b6:	8d 81       	ldd	r24, Y+5	; 0x05
    42b8:	89 23       	and	r24, r25
    42ba:	8d 83       	std	Y+5, r24	; 0x05
			}
			//If balancing defined for all cells of device write to device
			if(i==6 || i==12 || i==18)		
    42bc:	89 81       	ldd	r24, Y+1	; 0x01
    42be:	9a 81       	ldd	r25, Y+2	; 0x02
    42c0:	86 30       	cpi	r24, 0x06	; 6
    42c2:	91 05       	cpc	r25, r1
    42c4:	51 f0       	breq	.+20     	; 0x42da <BalancingAnalysis+0x35a>
    42c6:	89 81       	ldd	r24, Y+1	; 0x01
    42c8:	9a 81       	ldd	r25, Y+2	; 0x02
    42ca:	8c 30       	cpi	r24, 0x0C	; 12
    42cc:	91 05       	cpc	r25, r1
    42ce:	29 f0       	breq	.+10     	; 0x42da <BalancingAnalysis+0x35a>
    42d0:	89 81       	ldd	r24, Y+1	; 0x01
    42d2:	9a 81       	ldd	r25, Y+2	; 0x02
    42d4:	82 31       	cpi	r24, 0x12	; 18
    42d6:	91 05       	cpc	r25, r1
    42d8:	c1 f4       	brne	.+48     	; 0x430a <BalancingAnalysis+0x38a>
			{
				balance_cell(device,balance);
    42da:	88 89       	ldd	r24, Y+16	; 0x10
    42dc:	6d 81       	ldd	r22, Y+5	; 0x05
    42de:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <balance_cell>
				uart_mini_printf("\r\nbalanceVar %u\r\n",balance);
    42e2:	8d 81       	ldd	r24, Y+5	; 0x05
    42e4:	28 2f       	mov	r18, r24
    42e6:	30 e0       	ldi	r19, 0x00	; 0
    42e8:	00 d0       	rcall	.+0      	; 0x42ea <BalancingAnalysis+0x36a>
    42ea:	00 d0       	rcall	.+0      	; 0x42ec <BalancingAnalysis+0x36c>
    42ec:	ed b7       	in	r30, 0x3d	; 61
    42ee:	fe b7       	in	r31, 0x3e	; 62
    42f0:	31 96       	adiw	r30, 0x01	; 1
    42f2:	83 eb       	ldi	r24, 0xB3	; 179
    42f4:	91 e0       	ldi	r25, 0x01	; 1
    42f6:	91 83       	std	Z+1, r25	; 0x01
    42f8:	80 83       	st	Z, r24
    42fa:	33 83       	std	Z+3, r19	; 0x03
    42fc:	22 83       	std	Z+2, r18	; 0x02
    42fe:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    4302:	0f 90       	pop	r0
    4304:	0f 90       	pop	r0
    4306:	0f 90       	pop	r0
    4308:	0f 90       	pop	r0
	//Check if balancing needed
	if((maxV-minV) > 10)
	{
		
		avr = sum/Cell_count;
		for(int i=1;i<=Cell_count;i++)
    430a:	89 81       	ldd	r24, Y+1	; 0x01
    430c:	9a 81       	ldd	r25, Y+2	; 0x02
    430e:	01 96       	adiw	r24, 0x01	; 1
    4310:	9a 83       	std	Y+2, r25	; 0x02
    4312:	89 83       	std	Y+1, r24	; 0x01
    4314:	89 81       	ldd	r24, Y+1	; 0x01
    4316:	9a 81       	ldd	r25, Y+2	; 0x02
    4318:	87 30       	cpi	r24, 0x07	; 7
    431a:	91 05       	cpc	r25, r1
    431c:	0c f4       	brge	.+2      	; 0x4320 <BalancingAnalysis+0x3a0>
    431e:	81 cf       	rjmp	.-254    	; 0x4222 <BalancingAnalysis+0x2a2>
				balance_cell(device,balance);
				uart_mini_printf("\r\nbalanceVar %u\r\n",balance);
			}						
		}
	}	
}
    4320:	6e 96       	adiw	r28, 0x1e	; 30
    4322:	0f b6       	in	r0, 0x3f	; 63
    4324:	f8 94       	cli
    4326:	de bf       	out	0x3e, r29	; 62
    4328:	0f be       	out	0x3f, r0	; 63
    432a:	cd bf       	out	0x3d, r28	; 61
    432c:	cf 91       	pop	r28
    432e:	df 91       	pop	r29
    4330:	1f 91       	pop	r17
    4332:	0f 91       	pop	r16
    4334:	ff 90       	pop	r15
    4336:	ef 90       	pop	r14
    4338:	df 90       	pop	r13
    433a:	cf 90       	pop	r12
    433c:	bf 90       	pop	r11
    433e:	af 90       	pop	r10
    4340:	08 95       	ret

00004342 <CalculateSOC>:

void CalculateSOC (void)
{
    4342:	af 92       	push	r10
    4344:	bf 92       	push	r11
    4346:	cf 92       	push	r12
    4348:	df 92       	push	r13
    434a:	ef 92       	push	r14
    434c:	ff 92       	push	r15
    434e:	0f 93       	push	r16
    4350:	1f 93       	push	r17
    4352:	df 93       	push	r29
    4354:	cf 93       	push	r28
    4356:	cd b7       	in	r28, 0x3d	; 61
    4358:	de b7       	in	r29, 0x3e	; 62
    435a:	60 97       	sbiw	r28, 0x10	; 16
    435c:	0f b6       	in	r0, 0x3f	; 63
    435e:	f8 94       	cli
    4360:	de bf       	out	0x3e, r29	; 62
    4362:	0f be       	out	0x3f, r0	; 63
    4364:	cd bf       	out	0x3d, r28	; 61
	unsigned int Vcell_IRcompensated[(Cell_count+1)];
	
	//Calculate SOC. Done for all cells to allow SOC history based balancing in the future
	for(int i=1;i<=Cell_count;i++)
    4366:	81 e0       	ldi	r24, 0x01	; 1
    4368:	90 e0       	ldi	r25, 0x00	; 0
    436a:	9a 83       	std	Y+2, r25	; 0x02
    436c:	89 83       	std	Y+1, r24	; 0x01
    436e:	a9 c2       	rjmp	.+1362   	; 0x48c2 <CalculateSOC+0x580>
	{
		//from calculated OCV find SOC
		Vcell_IRcompensated[i]=Vcell[i]+((((signed long)Idischarge-Icharge)*IRcell[i])/10000);
    4370:	c9 80       	ldd	r12, Y+1	; 0x01
    4372:	da 80       	ldd	r13, Y+2	; 0x02
    4374:	89 81       	ldd	r24, Y+1	; 0x01
    4376:	9a 81       	ldd	r25, Y+2	; 0x02
    4378:	88 0f       	add	r24, r24
    437a:	99 1f       	adc	r25, r25
    437c:	fc 01       	movw	r30, r24
    437e:	e1 5e       	subi	r30, 0xE1	; 225
    4380:	f9 4f       	sbci	r31, 0xF9	; 249
    4382:	a0 80       	ld	r10, Z
    4384:	b1 80       	ldd	r11, Z+1	; 0x01
    4386:	80 91 de 05 	lds	r24, 0x05DE
    438a:	90 91 df 05 	lds	r25, 0x05DF
    438e:	9c 01       	movw	r18, r24
    4390:	40 e0       	ldi	r20, 0x00	; 0
    4392:	50 e0       	ldi	r21, 0x00	; 0
    4394:	80 91 6e 06 	lds	r24, 0x066E
    4398:	90 91 6f 06 	lds	r25, 0x066F
    439c:	cc 01       	movw	r24, r24
    439e:	a0 e0       	ldi	r26, 0x00	; 0
    43a0:	b0 e0       	ldi	r27, 0x00	; 0
    43a2:	79 01       	movw	r14, r18
    43a4:	8a 01       	movw	r16, r20
    43a6:	e8 1a       	sub	r14, r24
    43a8:	f9 0a       	sbc	r15, r25
    43aa:	0a 0b       	sbc	r16, r26
    43ac:	1b 0b       	sbc	r17, r27
    43ae:	89 81       	ldd	r24, Y+1	; 0x01
    43b0:	9a 81       	ldd	r25, Y+2	; 0x02
    43b2:	88 0f       	add	r24, r24
    43b4:	99 1f       	adc	r25, r25
    43b6:	fc 01       	movw	r30, r24
    43b8:	e6 5a       	subi	r30, 0xA6	; 166
    43ba:	fa 4f       	sbci	r31, 0xFA	; 250
    43bc:	80 81       	ld	r24, Z
    43be:	91 81       	ldd	r25, Z+1	; 0x01
    43c0:	9c 01       	movw	r18, r24
    43c2:	40 e0       	ldi	r20, 0x00	; 0
    43c4:	50 e0       	ldi	r21, 0x00	; 0
    43c6:	c8 01       	movw	r24, r16
    43c8:	b7 01       	movw	r22, r14
    43ca:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    43ce:	dc 01       	movw	r26, r24
    43d0:	cb 01       	movw	r24, r22
    43d2:	20 e1       	ldi	r18, 0x10	; 16
    43d4:	37 e2       	ldi	r19, 0x27	; 39
    43d6:	40 e0       	ldi	r20, 0x00	; 0
    43d8:	50 e0       	ldi	r21, 0x00	; 0
    43da:	bc 01       	movw	r22, r24
    43dc:	cd 01       	movw	r24, r26
    43de:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    43e2:	da 01       	movw	r26, r20
    43e4:	c9 01       	movw	r24, r18
    43e6:	a5 01       	movw	r20, r10
    43e8:	48 0f       	add	r20, r24
    43ea:	59 1f       	adc	r21, r25
    43ec:	96 01       	movw	r18, r12
    43ee:	22 0f       	add	r18, r18
    43f0:	33 1f       	adc	r19, r19
    43f2:	ce 01       	movw	r24, r28
    43f4:	01 96       	adiw	r24, 0x01	; 1
    43f6:	82 0f       	add	r24, r18
    43f8:	93 1f       	adc	r25, r19
    43fa:	fc 01       	movw	r30, r24
    43fc:	32 96       	adiw	r30, 0x02	; 2
    43fe:	51 83       	std	Z+1, r21	; 0x01
    4400:	40 83       	st	Z, r20
				
		//Vcell_IRcompensated, is in the range 3.0-3.22V
		if(Vcell_IRcompensated[i] < 3220)
    4402:	89 81       	ldd	r24, Y+1	; 0x01
    4404:	9a 81       	ldd	r25, Y+2	; 0x02
    4406:	9c 01       	movw	r18, r24
    4408:	22 0f       	add	r18, r18
    440a:	33 1f       	adc	r19, r19
    440c:	ce 01       	movw	r24, r28
    440e:	01 96       	adiw	r24, 0x01	; 1
    4410:	82 0f       	add	r24, r18
    4412:	93 1f       	adc	r25, r19
    4414:	fc 01       	movw	r30, r24
    4416:	32 96       	adiw	r30, 0x02	; 2
    4418:	80 81       	ld	r24, Z
    441a:	91 81       	ldd	r25, Z+1	; 0x01
    441c:	2c e0       	ldi	r18, 0x0C	; 12
    441e:	84 39       	cpi	r24, 0x94	; 148
    4420:	92 07       	cpc	r25, r18
    4422:	38 f4       	brcc	.+14     	; 0x4432 <CalculateSOC+0xf0>
		SOC[i] = 0;
    4424:	89 81       	ldd	r24, Y+1	; 0x01
    4426:	9a 81       	ldd	r25, Y+2	; 0x02
    4428:	fc 01       	movw	r30, r24
    442a:	e3 55       	subi	r30, 0x53	; 83
    442c:	f9 4f       	sbci	r31, 0xF9	; 249
    442e:	10 82       	st	Z, r1
    4430:	43 c2       	rjmp	.+1158   	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 3.22-3.54V
		else if(Vcell_IRcompensated[i] < 3540)
    4432:	89 81       	ldd	r24, Y+1	; 0x01
    4434:	9a 81       	ldd	r25, Y+2	; 0x02
    4436:	9c 01       	movw	r18, r24
    4438:	22 0f       	add	r18, r18
    443a:	33 1f       	adc	r19, r19
    443c:	ce 01       	movw	r24, r28
    443e:	01 96       	adiw	r24, 0x01	; 1
    4440:	82 0f       	add	r24, r18
    4442:	93 1f       	adc	r25, r19
    4444:	fc 01       	movw	r30, r24
    4446:	32 96       	adiw	r30, 0x02	; 2
    4448:	80 81       	ld	r24, Z
    444a:	91 81       	ldd	r25, Z+1	; 0x01
    444c:	2d e0       	ldi	r18, 0x0D	; 13
    444e:	84 3d       	cpi	r24, 0xD4	; 212
    4450:	92 07       	cpc	r25, r18
    4452:	e0 f5       	brcc	.+120    	; 0x44cc <CalculateSOC+0x18a>
		SOC[i] = (1 + ((((signed long)Vcell_IRcompensated[i]-3220)*11)/500))/2;
    4454:	09 81       	ldd	r16, Y+1	; 0x01
    4456:	1a 81       	ldd	r17, Y+2	; 0x02
    4458:	89 81       	ldd	r24, Y+1	; 0x01
    445a:	9a 81       	ldd	r25, Y+2	; 0x02
    445c:	9c 01       	movw	r18, r24
    445e:	22 0f       	add	r18, r18
    4460:	33 1f       	adc	r19, r19
    4462:	ce 01       	movw	r24, r28
    4464:	01 96       	adiw	r24, 0x01	; 1
    4466:	82 0f       	add	r24, r18
    4468:	93 1f       	adc	r25, r19
    446a:	fc 01       	movw	r30, r24
    446c:	32 96       	adiw	r30, 0x02	; 2
    446e:	80 81       	ld	r24, Z
    4470:	91 81       	ldd	r25, Z+1	; 0x01
    4472:	cc 01       	movw	r24, r24
    4474:	a0 e0       	ldi	r26, 0x00	; 0
    4476:	b0 e0       	ldi	r27, 0x00	; 0
    4478:	2b e0       	ldi	r18, 0x0B	; 11
    447a:	30 e0       	ldi	r19, 0x00	; 0
    447c:	40 e0       	ldi	r20, 0x00	; 0
    447e:	50 e0       	ldi	r21, 0x00	; 0
    4480:	bc 01       	movw	r22, r24
    4482:	cd 01       	movw	r24, r26
    4484:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    4488:	dc 01       	movw	r26, r24
    448a:	cb 01       	movw	r24, r22
    448c:	8c 55       	subi	r24, 0x5C	; 92
    448e:	9a 48       	sbci	r25, 0x8A	; 138
    4490:	a0 40       	sbci	r26, 0x00	; 0
    4492:	b0 40       	sbci	r27, 0x00	; 0
    4494:	24 ef       	ldi	r18, 0xF4	; 244
    4496:	31 e0       	ldi	r19, 0x01	; 1
    4498:	40 e0       	ldi	r20, 0x00	; 0
    449a:	50 e0       	ldi	r21, 0x00	; 0
    449c:	bc 01       	movw	r22, r24
    449e:	cd 01       	movw	r24, r26
    44a0:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    44a4:	da 01       	movw	r26, r20
    44a6:	c9 01       	movw	r24, r18
    44a8:	01 96       	adiw	r24, 0x01	; 1
    44aa:	a1 1d       	adc	r26, r1
    44ac:	b1 1d       	adc	r27, r1
    44ae:	22 e0       	ldi	r18, 0x02	; 2
    44b0:	30 e0       	ldi	r19, 0x00	; 0
    44b2:	40 e0       	ldi	r20, 0x00	; 0
    44b4:	50 e0       	ldi	r21, 0x00	; 0
    44b6:	bc 01       	movw	r22, r24
    44b8:	cd 01       	movw	r24, r26
    44ba:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    44be:	da 01       	movw	r26, r20
    44c0:	c9 01       	movw	r24, r18
    44c2:	f8 01       	movw	r30, r16
    44c4:	e3 55       	subi	r30, 0x53	; 83
    44c6:	f9 4f       	sbci	r31, 0xF9	; 249
    44c8:	80 83       	st	Z, r24
    44ca:	f6 c1       	rjmp	.+1004   	; 0x48b8 <CalculateSOC+0x576>

		//Vcell_IRcompensated, is in the range 3.54-3.68V
		else if(Vcell_IRcompensated[i] < 3680)
    44cc:	89 81       	ldd	r24, Y+1	; 0x01
    44ce:	9a 81       	ldd	r25, Y+2	; 0x02
    44d0:	9c 01       	movw	r18, r24
    44d2:	22 0f       	add	r18, r18
    44d4:	33 1f       	adc	r19, r19
    44d6:	ce 01       	movw	r24, r28
    44d8:	01 96       	adiw	r24, 0x01	; 1
    44da:	82 0f       	add	r24, r18
    44dc:	93 1f       	adc	r25, r19
    44de:	fc 01       	movw	r30, r24
    44e0:	32 96       	adiw	r30, 0x02	; 2
    44e2:	80 81       	ld	r24, Z
    44e4:	91 81       	ldd	r25, Z+1	; 0x01
    44e6:	2e e0       	ldi	r18, 0x0E	; 14
    44e8:	80 36       	cpi	r24, 0x60	; 96
    44ea:	92 07       	cpc	r25, r18
    44ec:	80 f5       	brcc	.+96     	; 0x454e <CalculateSOC+0x20c>
		SOC[i] = (4 + ((((signed long)Vcell_IRcompensated[i]-3540)*29)/1000));
    44ee:	09 81       	ldd	r16, Y+1	; 0x01
    44f0:	1a 81       	ldd	r17, Y+2	; 0x02
    44f2:	89 81       	ldd	r24, Y+1	; 0x01
    44f4:	9a 81       	ldd	r25, Y+2	; 0x02
    44f6:	9c 01       	movw	r18, r24
    44f8:	22 0f       	add	r18, r18
    44fa:	33 1f       	adc	r19, r19
    44fc:	ce 01       	movw	r24, r28
    44fe:	01 96       	adiw	r24, 0x01	; 1
    4500:	82 0f       	add	r24, r18
    4502:	93 1f       	adc	r25, r19
    4504:	fc 01       	movw	r30, r24
    4506:	32 96       	adiw	r30, 0x02	; 2
    4508:	80 81       	ld	r24, Z
    450a:	91 81       	ldd	r25, Z+1	; 0x01
    450c:	cc 01       	movw	r24, r24
    450e:	a0 e0       	ldi	r26, 0x00	; 0
    4510:	b0 e0       	ldi	r27, 0x00	; 0
    4512:	2d e1       	ldi	r18, 0x1D	; 29
    4514:	30 e0       	ldi	r19, 0x00	; 0
    4516:	40 e0       	ldi	r20, 0x00	; 0
    4518:	50 e0       	ldi	r21, 0x00	; 0
    451a:	bc 01       	movw	r22, r24
    451c:	cd 01       	movw	r24, r26
    451e:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    4522:	dc 01       	movw	r26, r24
    4524:	cb 01       	movw	r24, r22
    4526:	84 50       	subi	r24, 0x04	; 4
    4528:	91 49       	sbci	r25, 0x91	; 145
    452a:	a1 40       	sbci	r26, 0x01	; 1
    452c:	b0 40       	sbci	r27, 0x00	; 0
    452e:	28 ee       	ldi	r18, 0xE8	; 232
    4530:	33 e0       	ldi	r19, 0x03	; 3
    4532:	40 e0       	ldi	r20, 0x00	; 0
    4534:	50 e0       	ldi	r21, 0x00	; 0
    4536:	bc 01       	movw	r22, r24
    4538:	cd 01       	movw	r24, r26
    453a:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    453e:	da 01       	movw	r26, r20
    4540:	c9 01       	movw	r24, r18
    4542:	8c 5f       	subi	r24, 0xFC	; 252
    4544:	f8 01       	movw	r30, r16
    4546:	e3 55       	subi	r30, 0x53	; 83
    4548:	f9 4f       	sbci	r31, 0xF9	; 249
    454a:	80 83       	st	Z, r24
    454c:	b5 c1       	rjmp	.+874    	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 3.68-3.80V
		else if(Vcell_IRcompensated[i] < 3800)
    454e:	89 81       	ldd	r24, Y+1	; 0x01
    4550:	9a 81       	ldd	r25, Y+2	; 0x02
    4552:	9c 01       	movw	r18, r24
    4554:	22 0f       	add	r18, r18
    4556:	33 1f       	adc	r19, r19
    4558:	ce 01       	movw	r24, r28
    455a:	01 96       	adiw	r24, 0x01	; 1
    455c:	82 0f       	add	r24, r18
    455e:	93 1f       	adc	r25, r19
    4560:	fc 01       	movw	r30, r24
    4562:	32 96       	adiw	r30, 0x02	; 2
    4564:	80 81       	ld	r24, Z
    4566:	91 81       	ldd	r25, Z+1	; 0x01
    4568:	2e e0       	ldi	r18, 0x0E	; 14
    456a:	88 3d       	cpi	r24, 0xD8	; 216
    456c:	92 07       	cpc	r25, r18
    456e:	80 f5       	brcc	.+96     	; 0x45d0 <CalculateSOC+0x28e>
		SOC[i] = (8 + ((((signed long)Vcell_IRcompensated[i]-3680)*258)/1000));
    4570:	09 81       	ldd	r16, Y+1	; 0x01
    4572:	1a 81       	ldd	r17, Y+2	; 0x02
    4574:	89 81       	ldd	r24, Y+1	; 0x01
    4576:	9a 81       	ldd	r25, Y+2	; 0x02
    4578:	9c 01       	movw	r18, r24
    457a:	22 0f       	add	r18, r18
    457c:	33 1f       	adc	r19, r19
    457e:	ce 01       	movw	r24, r28
    4580:	01 96       	adiw	r24, 0x01	; 1
    4582:	82 0f       	add	r24, r18
    4584:	93 1f       	adc	r25, r19
    4586:	fc 01       	movw	r30, r24
    4588:	32 96       	adiw	r30, 0x02	; 2
    458a:	80 81       	ld	r24, Z
    458c:	91 81       	ldd	r25, Z+1	; 0x01
    458e:	cc 01       	movw	r24, r24
    4590:	a0 e0       	ldi	r26, 0x00	; 0
    4592:	b0 e0       	ldi	r27, 0x00	; 0
    4594:	22 e0       	ldi	r18, 0x02	; 2
    4596:	31 e0       	ldi	r19, 0x01	; 1
    4598:	40 e0       	ldi	r20, 0x00	; 0
    459a:	50 e0       	ldi	r21, 0x00	; 0
    459c:	bc 01       	movw	r22, r24
    459e:	cd 01       	movw	r24, r26
    45a0:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    45a4:	dc 01       	movw	r26, r24
    45a6:	cb 01       	movw	r24, r22
    45a8:	80 5c       	subi	r24, 0xC0	; 192
    45aa:	9c 47       	sbci	r25, 0x7C	; 124
    45ac:	ae 40       	sbci	r26, 0x0E	; 14
    45ae:	b0 40       	sbci	r27, 0x00	; 0
    45b0:	28 ee       	ldi	r18, 0xE8	; 232
    45b2:	33 e0       	ldi	r19, 0x03	; 3
    45b4:	40 e0       	ldi	r20, 0x00	; 0
    45b6:	50 e0       	ldi	r21, 0x00	; 0
    45b8:	bc 01       	movw	r22, r24
    45ba:	cd 01       	movw	r24, r26
    45bc:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    45c0:	da 01       	movw	r26, r20
    45c2:	c9 01       	movw	r24, r18
    45c4:	88 5f       	subi	r24, 0xF8	; 248
    45c6:	f8 01       	movw	r30, r16
    45c8:	e3 55       	subi	r30, 0x53	; 83
    45ca:	f9 4f       	sbci	r31, 0xF9	; 249
    45cc:	80 83       	st	Z, r24
    45ce:	74 c1       	rjmp	.+744    	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 3.80-3.88V
		else if(Vcell_IRcompensated[i] < 3880)
    45d0:	89 81       	ldd	r24, Y+1	; 0x01
    45d2:	9a 81       	ldd	r25, Y+2	; 0x02
    45d4:	9c 01       	movw	r18, r24
    45d6:	22 0f       	add	r18, r18
    45d8:	33 1f       	adc	r19, r19
    45da:	ce 01       	movw	r24, r28
    45dc:	01 96       	adiw	r24, 0x01	; 1
    45de:	82 0f       	add	r24, r18
    45e0:	93 1f       	adc	r25, r19
    45e2:	fc 01       	movw	r30, r24
    45e4:	32 96       	adiw	r30, 0x02	; 2
    45e6:	80 81       	ld	r24, Z
    45e8:	91 81       	ldd	r25, Z+1	; 0x01
    45ea:	2f e0       	ldi	r18, 0x0F	; 15
    45ec:	88 32       	cpi	r24, 0x28	; 40
    45ee:	92 07       	cpc	r25, r18
    45f0:	80 f5       	brcc	.+96     	; 0x4652 <CalculateSOC+0x310>
		SOC[i] = (39 + ((((signed long)Vcell_IRcompensated[i]-3800)*275)/1000));
    45f2:	09 81       	ldd	r16, Y+1	; 0x01
    45f4:	1a 81       	ldd	r17, Y+2	; 0x02
    45f6:	89 81       	ldd	r24, Y+1	; 0x01
    45f8:	9a 81       	ldd	r25, Y+2	; 0x02
    45fa:	9c 01       	movw	r18, r24
    45fc:	22 0f       	add	r18, r18
    45fe:	33 1f       	adc	r19, r19
    4600:	ce 01       	movw	r24, r28
    4602:	01 96       	adiw	r24, 0x01	; 1
    4604:	82 0f       	add	r24, r18
    4606:	93 1f       	adc	r25, r19
    4608:	fc 01       	movw	r30, r24
    460a:	32 96       	adiw	r30, 0x02	; 2
    460c:	80 81       	ld	r24, Z
    460e:	91 81       	ldd	r25, Z+1	; 0x01
    4610:	cc 01       	movw	r24, r24
    4612:	a0 e0       	ldi	r26, 0x00	; 0
    4614:	b0 e0       	ldi	r27, 0x00	; 0
    4616:	23 e1       	ldi	r18, 0x13	; 19
    4618:	31 e0       	ldi	r19, 0x01	; 1
    461a:	40 e0       	ldi	r20, 0x00	; 0
    461c:	50 e0       	ldi	r21, 0x00	; 0
    461e:	bc 01       	movw	r22, r24
    4620:	cd 01       	movw	r24, r26
    4622:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    4626:	dc 01       	movw	r26, r24
    4628:	cb 01       	movw	r24, r22
    462a:	88 50       	subi	r24, 0x08	; 8
    462c:	92 4f       	sbci	r25, 0xF2	; 242
    462e:	af 40       	sbci	r26, 0x0F	; 15
    4630:	b0 40       	sbci	r27, 0x00	; 0
    4632:	28 ee       	ldi	r18, 0xE8	; 232
    4634:	33 e0       	ldi	r19, 0x03	; 3
    4636:	40 e0       	ldi	r20, 0x00	; 0
    4638:	50 e0       	ldi	r21, 0x00	; 0
    463a:	bc 01       	movw	r22, r24
    463c:	cd 01       	movw	r24, r26
    463e:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    4642:	da 01       	movw	r26, r20
    4644:	c9 01       	movw	r24, r18
    4646:	89 5d       	subi	r24, 0xD9	; 217
    4648:	f8 01       	movw	r30, r16
    464a:	e3 55       	subi	r30, 0x53	; 83
    464c:	f9 4f       	sbci	r31, 0xF9	; 249
    464e:	80 83       	st	Z, r24
    4650:	33 c1       	rjmp	.+614    	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 3.88-3.98V
		else if(Vcell_IRcompensated[i] < 3980)
    4652:	89 81       	ldd	r24, Y+1	; 0x01
    4654:	9a 81       	ldd	r25, Y+2	; 0x02
    4656:	9c 01       	movw	r18, r24
    4658:	22 0f       	add	r18, r18
    465a:	33 1f       	adc	r19, r19
    465c:	ce 01       	movw	r24, r28
    465e:	01 96       	adiw	r24, 0x01	; 1
    4660:	82 0f       	add	r24, r18
    4662:	93 1f       	adc	r25, r19
    4664:	fc 01       	movw	r30, r24
    4666:	32 96       	adiw	r30, 0x02	; 2
    4668:	80 81       	ld	r24, Z
    466a:	91 81       	ldd	r25, Z+1	; 0x01
    466c:	2f e0       	ldi	r18, 0x0F	; 15
    466e:	8c 38       	cpi	r24, 0x8C	; 140
    4670:	92 07       	cpc	r25, r18
    4672:	80 f5       	brcc	.+96     	; 0x46d4 <CalculateSOC+0x392>
		SOC[i] = (61 + ((((signed long)Vcell_IRcompensated[i]-3880)*110)/1000));
    4674:	09 81       	ldd	r16, Y+1	; 0x01
    4676:	1a 81       	ldd	r17, Y+2	; 0x02
    4678:	89 81       	ldd	r24, Y+1	; 0x01
    467a:	9a 81       	ldd	r25, Y+2	; 0x02
    467c:	9c 01       	movw	r18, r24
    467e:	22 0f       	add	r18, r18
    4680:	33 1f       	adc	r19, r19
    4682:	ce 01       	movw	r24, r28
    4684:	01 96       	adiw	r24, 0x01	; 1
    4686:	82 0f       	add	r24, r18
    4688:	93 1f       	adc	r25, r19
    468a:	fc 01       	movw	r30, r24
    468c:	32 96       	adiw	r30, 0x02	; 2
    468e:	80 81       	ld	r24, Z
    4690:	91 81       	ldd	r25, Z+1	; 0x01
    4692:	cc 01       	movw	r24, r24
    4694:	a0 e0       	ldi	r26, 0x00	; 0
    4696:	b0 e0       	ldi	r27, 0x00	; 0
    4698:	2e e6       	ldi	r18, 0x6E	; 110
    469a:	30 e0       	ldi	r19, 0x00	; 0
    469c:	40 e0       	ldi	r20, 0x00	; 0
    469e:	50 e0       	ldi	r21, 0x00	; 0
    46a0:	bc 01       	movw	r22, r24
    46a2:	cd 01       	movw	r24, r26
    46a4:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    46a8:	dc 01       	movw	r26, r24
    46aa:	cb 01       	movw	r24, r22
    46ac:	80 53       	subi	r24, 0x30	; 48
    46ae:	93 48       	sbci	r25, 0x83	; 131
    46b0:	a6 40       	sbci	r26, 0x06	; 6
    46b2:	b0 40       	sbci	r27, 0x00	; 0
    46b4:	28 ee       	ldi	r18, 0xE8	; 232
    46b6:	33 e0       	ldi	r19, 0x03	; 3
    46b8:	40 e0       	ldi	r20, 0x00	; 0
    46ba:	50 e0       	ldi	r21, 0x00	; 0
    46bc:	bc 01       	movw	r22, r24
    46be:	cd 01       	movw	r24, r26
    46c0:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    46c4:	da 01       	movw	r26, r20
    46c6:	c9 01       	movw	r24, r18
    46c8:	83 5c       	subi	r24, 0xC3	; 195
    46ca:	f8 01       	movw	r30, r16
    46cc:	e3 55       	subi	r30, 0x53	; 83
    46ce:	f9 4f       	sbci	r31, 0xF9	; 249
    46d0:	80 83       	st	Z, r24
    46d2:	f2 c0       	rjmp	.+484    	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 3.98-4.02V
		else if(Vcell_IRcompensated[i] < 4020)
    46d4:	89 81       	ldd	r24, Y+1	; 0x01
    46d6:	9a 81       	ldd	r25, Y+2	; 0x02
    46d8:	9c 01       	movw	r18, r24
    46da:	22 0f       	add	r18, r18
    46dc:	33 1f       	adc	r19, r19
    46de:	ce 01       	movw	r24, r28
    46e0:	01 96       	adiw	r24, 0x01	; 1
    46e2:	82 0f       	add	r24, r18
    46e4:	93 1f       	adc	r25, r19
    46e6:	fc 01       	movw	r30, r24
    46e8:	32 96       	adiw	r30, 0x02	; 2
    46ea:	80 81       	ld	r24, Z
    46ec:	91 81       	ldd	r25, Z+1	; 0x01
    46ee:	2f e0       	ldi	r18, 0x0F	; 15
    46f0:	84 3b       	cpi	r24, 0xB4	; 180
    46f2:	92 07       	cpc	r25, r18
    46f4:	80 f5       	brcc	.+96     	; 0x4756 <CalculateSOC+0x414>
		SOC[i] = (72 + ((((signed long)Vcell_IRcompensated[i]-3980)*225)/1000));
    46f6:	09 81       	ldd	r16, Y+1	; 0x01
    46f8:	1a 81       	ldd	r17, Y+2	; 0x02
    46fa:	89 81       	ldd	r24, Y+1	; 0x01
    46fc:	9a 81       	ldd	r25, Y+2	; 0x02
    46fe:	9c 01       	movw	r18, r24
    4700:	22 0f       	add	r18, r18
    4702:	33 1f       	adc	r19, r19
    4704:	ce 01       	movw	r24, r28
    4706:	01 96       	adiw	r24, 0x01	; 1
    4708:	82 0f       	add	r24, r18
    470a:	93 1f       	adc	r25, r19
    470c:	fc 01       	movw	r30, r24
    470e:	32 96       	adiw	r30, 0x02	; 2
    4710:	80 81       	ld	r24, Z
    4712:	91 81       	ldd	r25, Z+1	; 0x01
    4714:	cc 01       	movw	r24, r24
    4716:	a0 e0       	ldi	r26, 0x00	; 0
    4718:	b0 e0       	ldi	r27, 0x00	; 0
    471a:	21 ee       	ldi	r18, 0xE1	; 225
    471c:	30 e0       	ldi	r19, 0x00	; 0
    471e:	40 e0       	ldi	r20, 0x00	; 0
    4720:	50 e0       	ldi	r21, 0x00	; 0
    4722:	bc 01       	movw	r22, r24
    4724:	cd 01       	movw	r24, r26
    4726:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    472a:	dc 01       	movw	r26, r24
    472c:	cb 01       	movw	r24, r22
    472e:	8c 50       	subi	r24, 0x0C	; 12
    4730:	9a 4a       	sbci	r25, 0xAA	; 170
    4732:	ad 40       	sbci	r26, 0x0D	; 13
    4734:	b0 40       	sbci	r27, 0x00	; 0
    4736:	28 ee       	ldi	r18, 0xE8	; 232
    4738:	33 e0       	ldi	r19, 0x03	; 3
    473a:	40 e0       	ldi	r20, 0x00	; 0
    473c:	50 e0       	ldi	r21, 0x00	; 0
    473e:	bc 01       	movw	r22, r24
    4740:	cd 01       	movw	r24, r26
    4742:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    4746:	da 01       	movw	r26, r20
    4748:	c9 01       	movw	r24, r18
    474a:	88 5b       	subi	r24, 0xB8	; 184
    474c:	f8 01       	movw	r30, r16
    474e:	e3 55       	subi	r30, 0x53	; 83
    4750:	f9 4f       	sbci	r31, 0xF9	; 249
    4752:	80 83       	st	Z, r24
    4754:	b1 c0       	rjmp	.+354    	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 4.02-4.06V
		else if(Vcell_IRcompensated[i] < 4060)
    4756:	89 81       	ldd	r24, Y+1	; 0x01
    4758:	9a 81       	ldd	r25, Y+2	; 0x02
    475a:	9c 01       	movw	r18, r24
    475c:	22 0f       	add	r18, r18
    475e:	33 1f       	adc	r19, r19
    4760:	ce 01       	movw	r24, r28
    4762:	01 96       	adiw	r24, 0x01	; 1
    4764:	82 0f       	add	r24, r18
    4766:	93 1f       	adc	r25, r19
    4768:	fc 01       	movw	r30, r24
    476a:	32 96       	adiw	r30, 0x02	; 2
    476c:	80 81       	ld	r24, Z
    476e:	91 81       	ldd	r25, Z+1	; 0x01
    4770:	2f e0       	ldi	r18, 0x0F	; 15
    4772:	8c 3d       	cpi	r24, 0xDC	; 220
    4774:	92 07       	cpc	r25, r18
    4776:	80 f5       	brcc	.+96     	; 0x47d8 <CalculateSOC+0x496>
		SOC[i] = (81 + ((((signed long)Vcell_IRcompensated[i]-4020)*75)/1000));
    4778:	09 81       	ldd	r16, Y+1	; 0x01
    477a:	1a 81       	ldd	r17, Y+2	; 0x02
    477c:	89 81       	ldd	r24, Y+1	; 0x01
    477e:	9a 81       	ldd	r25, Y+2	; 0x02
    4780:	9c 01       	movw	r18, r24
    4782:	22 0f       	add	r18, r18
    4784:	33 1f       	adc	r19, r19
    4786:	ce 01       	movw	r24, r28
    4788:	01 96       	adiw	r24, 0x01	; 1
    478a:	82 0f       	add	r24, r18
    478c:	93 1f       	adc	r25, r19
    478e:	fc 01       	movw	r30, r24
    4790:	32 96       	adiw	r30, 0x02	; 2
    4792:	80 81       	ld	r24, Z
    4794:	91 81       	ldd	r25, Z+1	; 0x01
    4796:	cc 01       	movw	r24, r24
    4798:	a0 e0       	ldi	r26, 0x00	; 0
    479a:	b0 e0       	ldi	r27, 0x00	; 0
    479c:	2b e4       	ldi	r18, 0x4B	; 75
    479e:	30 e0       	ldi	r19, 0x00	; 0
    47a0:	40 e0       	ldi	r20, 0x00	; 0
    47a2:	50 e0       	ldi	r21, 0x00	; 0
    47a4:	bc 01       	movw	r22, r24
    47a6:	cd 01       	movw	r24, r26
    47a8:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    47ac:	dc 01       	movw	r26, r24
    47ae:	cb 01       	movw	r24, r22
    47b0:	8c 5b       	subi	r24, 0xBC	; 188
    47b2:	99 49       	sbci	r25, 0x99	; 153
    47b4:	a4 40       	sbci	r26, 0x04	; 4
    47b6:	b0 40       	sbci	r27, 0x00	; 0
    47b8:	28 ee       	ldi	r18, 0xE8	; 232
    47ba:	33 e0       	ldi	r19, 0x03	; 3
    47bc:	40 e0       	ldi	r20, 0x00	; 0
    47be:	50 e0       	ldi	r21, 0x00	; 0
    47c0:	bc 01       	movw	r22, r24
    47c2:	cd 01       	movw	r24, r26
    47c4:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    47c8:	da 01       	movw	r26, r20
    47ca:	c9 01       	movw	r24, r18
    47cc:	8f 5a       	subi	r24, 0xAF	; 175
    47ce:	f8 01       	movw	r30, r16
    47d0:	e3 55       	subi	r30, 0x53	; 83
    47d2:	f9 4f       	sbci	r31, 0xF9	; 249
    47d4:	80 83       	st	Z, r24
    47d6:	70 c0       	rjmp	.+224    	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 4.06-4.08V
		else if(Vcell_IRcompensated[i] < 4080)
    47d8:	89 81       	ldd	r24, Y+1	; 0x01
    47da:	9a 81       	ldd	r25, Y+2	; 0x02
    47dc:	9c 01       	movw	r18, r24
    47de:	22 0f       	add	r18, r18
    47e0:	33 1f       	adc	r19, r19
    47e2:	ce 01       	movw	r24, r28
    47e4:	01 96       	adiw	r24, 0x01	; 1
    47e6:	82 0f       	add	r24, r18
    47e8:	93 1f       	adc	r25, r19
    47ea:	fc 01       	movw	r30, r24
    47ec:	32 96       	adiw	r30, 0x02	; 2
    47ee:	80 81       	ld	r24, Z
    47f0:	91 81       	ldd	r25, Z+1	; 0x01
    47f2:	2f e0       	ldi	r18, 0x0F	; 15
    47f4:	80 3f       	cpi	r24, 0xF0	; 240
    47f6:	92 07       	cpc	r25, r18
    47f8:	80 f5       	brcc	.+96     	; 0x485a <CalculateSOC+0x518>
		SOC[i] = (84 + ((((signed long)Vcell_IRcompensated[i]-4060)*300)/1000));
    47fa:	09 81       	ldd	r16, Y+1	; 0x01
    47fc:	1a 81       	ldd	r17, Y+2	; 0x02
    47fe:	89 81       	ldd	r24, Y+1	; 0x01
    4800:	9a 81       	ldd	r25, Y+2	; 0x02
    4802:	9c 01       	movw	r18, r24
    4804:	22 0f       	add	r18, r18
    4806:	33 1f       	adc	r19, r19
    4808:	ce 01       	movw	r24, r28
    480a:	01 96       	adiw	r24, 0x01	; 1
    480c:	82 0f       	add	r24, r18
    480e:	93 1f       	adc	r25, r19
    4810:	fc 01       	movw	r30, r24
    4812:	32 96       	adiw	r30, 0x02	; 2
    4814:	80 81       	ld	r24, Z
    4816:	91 81       	ldd	r25, Z+1	; 0x01
    4818:	cc 01       	movw	r24, r24
    481a:	a0 e0       	ldi	r26, 0x00	; 0
    481c:	b0 e0       	ldi	r27, 0x00	; 0
    481e:	2c e2       	ldi	r18, 0x2C	; 44
    4820:	31 e0       	ldi	r19, 0x01	; 1
    4822:	40 e0       	ldi	r20, 0x00	; 0
    4824:	50 e0       	ldi	r21, 0x00	; 0
    4826:	bc 01       	movw	r22, r24
    4828:	cd 01       	movw	r24, r26
    482a:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    482e:	dc 01       	movw	r26, r24
    4830:	cb 01       	movw	r24, r22
    4832:	80 5d       	subi	r24, 0xD0	; 208
    4834:	95 49       	sbci	r25, 0x95	; 149
    4836:	a2 41       	sbci	r26, 0x12	; 18
    4838:	b0 40       	sbci	r27, 0x00	; 0
    483a:	28 ee       	ldi	r18, 0xE8	; 232
    483c:	33 e0       	ldi	r19, 0x03	; 3
    483e:	40 e0       	ldi	r20, 0x00	; 0
    4840:	50 e0       	ldi	r21, 0x00	; 0
    4842:	bc 01       	movw	r22, r24
    4844:	cd 01       	movw	r24, r26
    4846:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    484a:	da 01       	movw	r26, r20
    484c:	c9 01       	movw	r24, r18
    484e:	8c 5a       	subi	r24, 0xAC	; 172
    4850:	f8 01       	movw	r30, r16
    4852:	e3 55       	subi	r30, 0x53	; 83
    4854:	f9 4f       	sbci	r31, 0xF9	; 249
    4856:	80 83       	st	Z, r24
    4858:	2f c0       	rjmp	.+94     	; 0x48b8 <CalculateSOC+0x576>
				
		//Vcell_IRcompensated, is in the range 4.08-4.2V
		else
		SOC[i] = (90 + ((((signed long)Vcell_IRcompensated[i]-4080)*83)/1000));
    485a:	09 81       	ldd	r16, Y+1	; 0x01
    485c:	1a 81       	ldd	r17, Y+2	; 0x02
    485e:	89 81       	ldd	r24, Y+1	; 0x01
    4860:	9a 81       	ldd	r25, Y+2	; 0x02
    4862:	9c 01       	movw	r18, r24
    4864:	22 0f       	add	r18, r18
    4866:	33 1f       	adc	r19, r19
    4868:	ce 01       	movw	r24, r28
    486a:	01 96       	adiw	r24, 0x01	; 1
    486c:	82 0f       	add	r24, r18
    486e:	93 1f       	adc	r25, r19
    4870:	fc 01       	movw	r30, r24
    4872:	32 96       	adiw	r30, 0x02	; 2
    4874:	80 81       	ld	r24, Z
    4876:	91 81       	ldd	r25, Z+1	; 0x01
    4878:	cc 01       	movw	r24, r24
    487a:	a0 e0       	ldi	r26, 0x00	; 0
    487c:	b0 e0       	ldi	r27, 0x00	; 0
    487e:	23 e5       	ldi	r18, 0x53	; 83
    4880:	30 e0       	ldi	r19, 0x00	; 0
    4882:	40 e0       	ldi	r20, 0x00	; 0
    4884:	50 e0       	ldi	r21, 0x00	; 0
    4886:	bc 01       	movw	r22, r24
    4888:	cd 01       	movw	r24, r26
    488a:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    488e:	dc 01       	movw	r26, r24
    4890:	cb 01       	movw	r24, r22
    4892:	80 5d       	subi	r24, 0xD0	; 208
    4894:	9a 42       	sbci	r25, 0x2A	; 42
    4896:	a5 40       	sbci	r26, 0x05	; 5
    4898:	b0 40       	sbci	r27, 0x00	; 0
    489a:	28 ee       	ldi	r18, 0xE8	; 232
    489c:	33 e0       	ldi	r19, 0x03	; 3
    489e:	40 e0       	ldi	r20, 0x00	; 0
    48a0:	50 e0       	ldi	r21, 0x00	; 0
    48a2:	bc 01       	movw	r22, r24
    48a4:	cd 01       	movw	r24, r26
    48a6:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    48aa:	da 01       	movw	r26, r20
    48ac:	c9 01       	movw	r24, r18
    48ae:	86 5a       	subi	r24, 0xA6	; 166
    48b0:	f8 01       	movw	r30, r16
    48b2:	e3 55       	subi	r30, 0x53	; 83
    48b4:	f9 4f       	sbci	r31, 0xF9	; 249
    48b6:	80 83       	st	Z, r24
void CalculateSOC (void)
{
	unsigned int Vcell_IRcompensated[(Cell_count+1)];
	
	//Calculate SOC. Done for all cells to allow SOC history based balancing in the future
	for(int i=1;i<=Cell_count;i++)
    48b8:	89 81       	ldd	r24, Y+1	; 0x01
    48ba:	9a 81       	ldd	r25, Y+2	; 0x02
    48bc:	01 96       	adiw	r24, 0x01	; 1
    48be:	9a 83       	std	Y+2, r25	; 0x02
    48c0:	89 83       	std	Y+1, r24	; 0x01
    48c2:	89 81       	ldd	r24, Y+1	; 0x01
    48c4:	9a 81       	ldd	r25, Y+2	; 0x02
    48c6:	87 30       	cpi	r24, 0x07	; 7
    48c8:	91 05       	cpc	r25, r1
    48ca:	0c f4       	brge	.+2      	; 0x48ce <CalculateSOC+0x58c>
    48cc:	51 cd       	rjmp	.-1374   	; 0x4370 <CalculateSOC+0x2e>
		SOC[i] = (90 + ((((signed long)Vcell_IRcompensated[i]-4080)*83)/1000));
				
		if(Testmode)
		uart_mini_printf ("\r\nSOC%u= %u \r\n",i,SOC[i]);
	}
	Soc_calc_counter = 0;
    48ce:	10 92 59 05 	sts	0x0559, r1
    48d2:	60 96       	adiw	r28, 0x10	; 16
    48d4:	0f b6       	in	r0, 0x3f	; 63
    48d6:	f8 94       	cli
    48d8:	de bf       	out	0x3e, r29	; 62
    48da:	0f be       	out	0x3f, r0	; 63
    48dc:	cd bf       	out	0x3d, r28	; 61
    48de:	cf 91       	pop	r28
    48e0:	df 91       	pop	r29
    48e2:	1f 91       	pop	r17
    48e4:	0f 91       	pop	r16
    48e6:	ff 90       	pop	r15
    48e8:	ef 90       	pop	r14
    48ea:	df 90       	pop	r13
    48ec:	cf 90       	pop	r12
    48ee:	bf 90       	pop	r11
    48f0:	af 90       	pop	r10
    48f2:	08 95       	ret

000048f4 <FRAM_init>:
#include "BMS_Config.h"

unsigned char size;

void FRAM_init(void)
{
    48f4:	0f 93       	push	r16
    48f6:	1f 93       	push	r17
    48f8:	df 93       	push	r29
    48fa:	cf 93       	push	r28
    48fc:	cd b7       	in	r28, 0x3d	; 61
    48fe:	de b7       	in	r29, 0x3e	; 62
    4900:	c8 54       	subi	r28, 0x48	; 72
    4902:	d0 40       	sbci	r29, 0x00	; 0
    4904:	0f b6       	in	r0, 0x3f	; 63
    4906:	f8 94       	cli
    4908:	de bf       	out	0x3e, r29	; 62
    490a:	0f be       	out	0x3f, r0	; 63
    490c:	cd bf       	out	0x3d, r28	; 61
	//Setup port direction
	DDRB |= 0b00000111;
    490e:	a4 e2       	ldi	r26, 0x24	; 36
    4910:	b0 e0       	ldi	r27, 0x00	; 0
    4912:	e4 e2       	ldi	r30, 0x24	; 36
    4914:	f0 e0       	ldi	r31, 0x00	; 0
    4916:	80 81       	ld	r24, Z
    4918:	87 60       	ori	r24, 0x07	; 7
    491a:	8c 93       	st	X, r24
	
	//Change to high SPI speed
	FRAM_SPI_speed
    491c:	ec e4       	ldi	r30, 0x4C	; 76
    491e:	f0 e0       	ldi	r31, 0x00	; 0
    4920:	81 e5       	ldi	r24, 0x51	; 81
    4922:	80 83       	st	Z, r24
	//enable F-RAM (SS low)
	FRAM_enable
    4924:	a5 e2       	ldi	r26, 0x25	; 37
    4926:	b0 e0       	ldi	r27, 0x00	; 0
    4928:	e5 e2       	ldi	r30, 0x25	; 37
    492a:	f0 e0       	ldi	r31, 0x00	; 0
    492c:	80 81       	ld	r24, Z
    492e:	8e 7f       	andi	r24, 0xFE	; 254
    4930:	8c 93       	st	X, r24
    4932:	fe 01       	movw	r30, r28
    4934:	eb 5b       	subi	r30, 0xBB	; 187
    4936:	ff 4f       	sbci	r31, 0xFF	; 255
    4938:	80 e0       	ldi	r24, 0x00	; 0
    493a:	90 e0       	ldi	r25, 0x00	; 0
    493c:	a0 e8       	ldi	r26, 0x80	; 128
    493e:	bf e3       	ldi	r27, 0x3F	; 63
    4940:	80 83       	st	Z, r24
    4942:	91 83       	std	Z+1, r25	; 0x01
    4944:	a2 83       	std	Z+2, r26	; 0x02
    4946:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4948:	8e 01       	movw	r16, r28
    494a:	0f 5b       	subi	r16, 0xBF	; 191
    494c:	1f 4f       	sbci	r17, 0xFF	; 255
    494e:	fe 01       	movw	r30, r28
    4950:	eb 5b       	subi	r30, 0xBB	; 187
    4952:	ff 4f       	sbci	r31, 0xFF	; 255
    4954:	60 81       	ld	r22, Z
    4956:	71 81       	ldd	r23, Z+1	; 0x01
    4958:	82 81       	ldd	r24, Z+2	; 0x02
    495a:	93 81       	ldd	r25, Z+3	; 0x03
    495c:	2b ea       	ldi	r18, 0xAB	; 171
    495e:	3a ea       	ldi	r19, 0xAA	; 170
    4960:	4a ea       	ldi	r20, 0xAA	; 170
    4962:	5e e3       	ldi	r21, 0x3E	; 62
    4964:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4968:	dc 01       	movw	r26, r24
    496a:	cb 01       	movw	r24, r22
    496c:	f8 01       	movw	r30, r16
    496e:	80 83       	st	Z, r24
    4970:	91 83       	std	Z+1, r25	; 0x01
    4972:	a2 83       	std	Z+2, r26	; 0x02
    4974:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4976:	fe 01       	movw	r30, r28
    4978:	ef 5b       	subi	r30, 0xBF	; 191
    497a:	ff 4f       	sbci	r31, 0xFF	; 255
    497c:	60 81       	ld	r22, Z
    497e:	71 81       	ldd	r23, Z+1	; 0x01
    4980:	82 81       	ldd	r24, Z+2	; 0x02
    4982:	93 81       	ldd	r25, Z+3	; 0x03
    4984:	20 e0       	ldi	r18, 0x00	; 0
    4986:	30 e0       	ldi	r19, 0x00	; 0
    4988:	40 e8       	ldi	r20, 0x80	; 128
    498a:	5f e3       	ldi	r21, 0x3F	; 63
    498c:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    4990:	88 23       	and	r24, r24
    4992:	34 f4       	brge	.+12     	; 0x49a0 <FRAM_init+0xac>
		__ticks = 1;
    4994:	81 e0       	ldi	r24, 0x01	; 1
    4996:	fe 01       	movw	r30, r28
    4998:	e0 5c       	subi	r30, 0xC0	; 192
    499a:	ff 4f       	sbci	r31, 0xFF	; 255
    499c:	80 83       	st	Z, r24
    499e:	9d c0       	rjmp	.+314    	; 0x4ada <FRAM_init+0x1e6>
	else if (__tmp > 255)
    49a0:	fe 01       	movw	r30, r28
    49a2:	ef 5b       	subi	r30, 0xBF	; 191
    49a4:	ff 4f       	sbci	r31, 0xFF	; 255
    49a6:	60 81       	ld	r22, Z
    49a8:	71 81       	ldd	r23, Z+1	; 0x01
    49aa:	82 81       	ldd	r24, Z+2	; 0x02
    49ac:	93 81       	ldd	r25, Z+3	; 0x03
    49ae:	20 e0       	ldi	r18, 0x00	; 0
    49b0:	30 e0       	ldi	r19, 0x00	; 0
    49b2:	4f e7       	ldi	r20, 0x7F	; 127
    49b4:	53 e4       	ldi	r21, 0x43	; 67
    49b6:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    49ba:	18 16       	cp	r1, r24
    49bc:	0c f0       	brlt	.+2      	; 0x49c0 <FRAM_init+0xcc>
    49be:	7e c0       	rjmp	.+252    	; 0x4abc <FRAM_init+0x1c8>
	{
		_delay_ms(__us / 1000.0);
    49c0:	fe 01       	movw	r30, r28
    49c2:	eb 5b       	subi	r30, 0xBB	; 187
    49c4:	ff 4f       	sbci	r31, 0xFF	; 255
    49c6:	60 81       	ld	r22, Z
    49c8:	71 81       	ldd	r23, Z+1	; 0x01
    49ca:	82 81       	ldd	r24, Z+2	; 0x02
    49cc:	93 81       	ldd	r25, Z+3	; 0x03
    49ce:	20 e0       	ldi	r18, 0x00	; 0
    49d0:	30 e0       	ldi	r19, 0x00	; 0
    49d2:	4a e7       	ldi	r20, 0x7A	; 122
    49d4:	54 e4       	ldi	r21, 0x44	; 68
    49d6:	0e 94 db 40 	call	0x81b6	; 0x81b6 <__divsf3>
    49da:	dc 01       	movw	r26, r24
    49dc:	cb 01       	movw	r24, r22
    49de:	8c af       	std	Y+60, r24	; 0x3c
    49e0:	9d af       	std	Y+61, r25	; 0x3d
    49e2:	ae af       	std	Y+62, r26	; 0x3e
    49e4:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    49e6:	6c ad       	ldd	r22, Y+60	; 0x3c
    49e8:	7d ad       	ldd	r23, Y+61	; 0x3d
    49ea:	8e ad       	ldd	r24, Y+62	; 0x3e
    49ec:	9f ad       	ldd	r25, Y+63	; 0x3f
    49ee:	20 e0       	ldi	r18, 0x00	; 0
    49f0:	30 e0       	ldi	r19, 0x00	; 0
    49f2:	4a e7       	ldi	r20, 0x7A	; 122
    49f4:	53 e4       	ldi	r21, 0x43	; 67
    49f6:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    49fa:	dc 01       	movw	r26, r24
    49fc:	cb 01       	movw	r24, r22
    49fe:	88 af       	std	Y+56, r24	; 0x38
    4a00:	99 af       	std	Y+57, r25	; 0x39
    4a02:	aa af       	std	Y+58, r26	; 0x3a
    4a04:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    4a06:	68 ad       	ldd	r22, Y+56	; 0x38
    4a08:	79 ad       	ldd	r23, Y+57	; 0x39
    4a0a:	8a ad       	ldd	r24, Y+58	; 0x3a
    4a0c:	9b ad       	ldd	r25, Y+59	; 0x3b
    4a0e:	20 e0       	ldi	r18, 0x00	; 0
    4a10:	30 e0       	ldi	r19, 0x00	; 0
    4a12:	40 e8       	ldi	r20, 0x80	; 128
    4a14:	5f e3       	ldi	r21, 0x3F	; 63
    4a16:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    4a1a:	88 23       	and	r24, r24
    4a1c:	2c f4       	brge	.+10     	; 0x4a28 <FRAM_init+0x134>
		__ticks = 1;
    4a1e:	81 e0       	ldi	r24, 0x01	; 1
    4a20:	90 e0       	ldi	r25, 0x00	; 0
    4a22:	9f ab       	std	Y+55, r25	; 0x37
    4a24:	8e ab       	std	Y+54, r24	; 0x36
    4a26:	3f c0       	rjmp	.+126    	; 0x4aa6 <FRAM_init+0x1b2>
	else if (__tmp > 65535)
    4a28:	68 ad       	ldd	r22, Y+56	; 0x38
    4a2a:	79 ad       	ldd	r23, Y+57	; 0x39
    4a2c:	8a ad       	ldd	r24, Y+58	; 0x3a
    4a2e:	9b ad       	ldd	r25, Y+59	; 0x3b
    4a30:	20 e0       	ldi	r18, 0x00	; 0
    4a32:	3f ef       	ldi	r19, 0xFF	; 255
    4a34:	4f e7       	ldi	r20, 0x7F	; 127
    4a36:	57 e4       	ldi	r21, 0x47	; 71
    4a38:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    4a3c:	18 16       	cp	r1, r24
    4a3e:	4c f5       	brge	.+82     	; 0x4a92 <FRAM_init+0x19e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a40:	6c ad       	ldd	r22, Y+60	; 0x3c
    4a42:	7d ad       	ldd	r23, Y+61	; 0x3d
    4a44:	8e ad       	ldd	r24, Y+62	; 0x3e
    4a46:	9f ad       	ldd	r25, Y+63	; 0x3f
    4a48:	20 e0       	ldi	r18, 0x00	; 0
    4a4a:	30 e0       	ldi	r19, 0x00	; 0
    4a4c:	40 e2       	ldi	r20, 0x20	; 32
    4a4e:	51 e4       	ldi	r21, 0x41	; 65
    4a50:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4a54:	dc 01       	movw	r26, r24
    4a56:	cb 01       	movw	r24, r22
    4a58:	bc 01       	movw	r22, r24
    4a5a:	cd 01       	movw	r24, r26
    4a5c:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4a60:	dc 01       	movw	r26, r24
    4a62:	cb 01       	movw	r24, r22
    4a64:	9f ab       	std	Y+55, r25	; 0x37
    4a66:	8e ab       	std	Y+54, r24	; 0x36
    4a68:	0f c0       	rjmp	.+30     	; 0x4a88 <FRAM_init+0x194>
    4a6a:	89 e1       	ldi	r24, 0x19	; 25
    4a6c:	90 e0       	ldi	r25, 0x00	; 0
    4a6e:	9d ab       	std	Y+53, r25	; 0x35
    4a70:	8c ab       	std	Y+52, r24	; 0x34
    4a72:	8c a9       	ldd	r24, Y+52	; 0x34
    4a74:	9d a9       	ldd	r25, Y+53	; 0x35
    4a76:	01 97       	sbiw	r24, 0x01	; 1
    4a78:	f1 f7       	brne	.-4      	; 0x4a76 <FRAM_init+0x182>
    4a7a:	9d ab       	std	Y+53, r25	; 0x35
    4a7c:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4a7e:	8e a9       	ldd	r24, Y+54	; 0x36
    4a80:	9f a9       	ldd	r25, Y+55	; 0x37
    4a82:	01 97       	sbiw	r24, 0x01	; 1
    4a84:	9f ab       	std	Y+55, r25	; 0x37
    4a86:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4a88:	8e a9       	ldd	r24, Y+54	; 0x36
    4a8a:	9f a9       	ldd	r25, Y+55	; 0x37
    4a8c:	00 97       	sbiw	r24, 0x00	; 0
    4a8e:	69 f7       	brne	.-38     	; 0x4a6a <FRAM_init+0x176>
    4a90:	2d c0       	rjmp	.+90     	; 0x4aec <FRAM_init+0x1f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4a92:	68 ad       	ldd	r22, Y+56	; 0x38
    4a94:	79 ad       	ldd	r23, Y+57	; 0x39
    4a96:	8a ad       	ldd	r24, Y+58	; 0x3a
    4a98:	9b ad       	ldd	r25, Y+59	; 0x3b
    4a9a:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4a9e:	dc 01       	movw	r26, r24
    4aa0:	cb 01       	movw	r24, r22
    4aa2:	9f ab       	std	Y+55, r25	; 0x37
    4aa4:	8e ab       	std	Y+54, r24	; 0x36
    4aa6:	8e a9       	ldd	r24, Y+54	; 0x36
    4aa8:	9f a9       	ldd	r25, Y+55	; 0x37
    4aaa:	9b ab       	std	Y+51, r25	; 0x33
    4aac:	8a ab       	std	Y+50, r24	; 0x32
    4aae:	8a a9       	ldd	r24, Y+50	; 0x32
    4ab0:	9b a9       	ldd	r25, Y+51	; 0x33
    4ab2:	01 97       	sbiw	r24, 0x01	; 1
    4ab4:	f1 f7       	brne	.-4      	; 0x4ab2 <FRAM_init+0x1be>
    4ab6:	9b ab       	std	Y+51, r25	; 0x33
    4ab8:	8a ab       	std	Y+50, r24	; 0x32
    4aba:	18 c0       	rjmp	.+48     	; 0x4aec <FRAM_init+0x1f8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4abc:	fe 01       	movw	r30, r28
    4abe:	ef 5b       	subi	r30, 0xBF	; 191
    4ac0:	ff 4f       	sbci	r31, 0xFF	; 255
    4ac2:	60 81       	ld	r22, Z
    4ac4:	71 81       	ldd	r23, Z+1	; 0x01
    4ac6:	82 81       	ldd	r24, Z+2	; 0x02
    4ac8:	93 81       	ldd	r25, Z+3	; 0x03
    4aca:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4ace:	dc 01       	movw	r26, r24
    4ad0:	cb 01       	movw	r24, r22
    4ad2:	fe 01       	movw	r30, r28
    4ad4:	e0 5c       	subi	r30, 0xC0	; 192
    4ad6:	ff 4f       	sbci	r31, 0xFF	; 255
    4ad8:	80 83       	st	Z, r24
    4ada:	fe 01       	movw	r30, r28
    4adc:	e0 5c       	subi	r30, 0xC0	; 192
    4ade:	ff 4f       	sbci	r31, 0xFF	; 255
    4ae0:	80 81       	ld	r24, Z
    4ae2:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4ae4:	89 a9       	ldd	r24, Y+49	; 0x31
    4ae6:	8a 95       	dec	r24
    4ae8:	f1 f7       	brne	.-4      	; 0x4ae6 <FRAM_init+0x1f2>
    4aea:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(1);
	//send write enable command(must be send to perform write)
	WriteByte(0b00000110);
    4aec:	86 e0       	ldi	r24, 0x06	; 6
    4aee:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	FRAM_disable
    4af2:	a5 e2       	ldi	r26, 0x25	; 37
    4af4:	b0 e0       	ldi	r27, 0x00	; 0
    4af6:	e5 e2       	ldi	r30, 0x25	; 37
    4af8:	f0 e0       	ldi	r31, 0x00	; 0
    4afa:	80 81       	ld	r24, Z
    4afc:	81 60       	ori	r24, 0x01	; 1
    4afe:	8c 93       	st	X, r24
    4b00:	80 e0       	ldi	r24, 0x00	; 0
    4b02:	90 e0       	ldi	r25, 0x00	; 0
    4b04:	a0 e8       	ldi	r26, 0x80	; 128
    4b06:	bf e3       	ldi	r27, 0x3F	; 63
    4b08:	8d a7       	std	Y+45, r24	; 0x2d
    4b0a:	9e a7       	std	Y+46, r25	; 0x2e
    4b0c:	af a7       	std	Y+47, r26	; 0x2f
    4b0e:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4b10:	6d a5       	ldd	r22, Y+45	; 0x2d
    4b12:	7e a5       	ldd	r23, Y+46	; 0x2e
    4b14:	8f a5       	ldd	r24, Y+47	; 0x2f
    4b16:	98 a9       	ldd	r25, Y+48	; 0x30
    4b18:	2b ea       	ldi	r18, 0xAB	; 171
    4b1a:	3a ea       	ldi	r19, 0xAA	; 170
    4b1c:	4a ea       	ldi	r20, 0xAA	; 170
    4b1e:	5e e3       	ldi	r21, 0x3E	; 62
    4b20:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4b24:	dc 01       	movw	r26, r24
    4b26:	cb 01       	movw	r24, r22
    4b28:	89 a7       	std	Y+41, r24	; 0x29
    4b2a:	9a a7       	std	Y+42, r25	; 0x2a
    4b2c:	ab a7       	std	Y+43, r26	; 0x2b
    4b2e:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    4b30:	69 a5       	ldd	r22, Y+41	; 0x29
    4b32:	7a a5       	ldd	r23, Y+42	; 0x2a
    4b34:	8b a5       	ldd	r24, Y+43	; 0x2b
    4b36:	9c a5       	ldd	r25, Y+44	; 0x2c
    4b38:	20 e0       	ldi	r18, 0x00	; 0
    4b3a:	30 e0       	ldi	r19, 0x00	; 0
    4b3c:	40 e8       	ldi	r20, 0x80	; 128
    4b3e:	5f e3       	ldi	r21, 0x3F	; 63
    4b40:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    4b44:	88 23       	and	r24, r24
    4b46:	1c f4       	brge	.+6      	; 0x4b4e <FRAM_init+0x25a>
		__ticks = 1;
    4b48:	81 e0       	ldi	r24, 0x01	; 1
    4b4a:	88 a7       	std	Y+40, r24	; 0x28
    4b4c:	91 c0       	rjmp	.+290    	; 0x4c70 <FRAM_init+0x37c>
	else if (__tmp > 255)
    4b4e:	69 a5       	ldd	r22, Y+41	; 0x29
    4b50:	7a a5       	ldd	r23, Y+42	; 0x2a
    4b52:	8b a5       	ldd	r24, Y+43	; 0x2b
    4b54:	9c a5       	ldd	r25, Y+44	; 0x2c
    4b56:	20 e0       	ldi	r18, 0x00	; 0
    4b58:	30 e0       	ldi	r19, 0x00	; 0
    4b5a:	4f e7       	ldi	r20, 0x7F	; 127
    4b5c:	53 e4       	ldi	r21, 0x43	; 67
    4b5e:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    4b62:	18 16       	cp	r1, r24
    4b64:	0c f0       	brlt	.+2      	; 0x4b68 <FRAM_init+0x274>
    4b66:	7b c0       	rjmp	.+246    	; 0x4c5e <FRAM_init+0x36a>
	{
		_delay_ms(__us / 1000.0);
    4b68:	6d a5       	ldd	r22, Y+45	; 0x2d
    4b6a:	7e a5       	ldd	r23, Y+46	; 0x2e
    4b6c:	8f a5       	ldd	r24, Y+47	; 0x2f
    4b6e:	98 a9       	ldd	r25, Y+48	; 0x30
    4b70:	20 e0       	ldi	r18, 0x00	; 0
    4b72:	30 e0       	ldi	r19, 0x00	; 0
    4b74:	4a e7       	ldi	r20, 0x7A	; 122
    4b76:	54 e4       	ldi	r21, 0x44	; 68
    4b78:	0e 94 db 40 	call	0x81b6	; 0x81b6 <__divsf3>
    4b7c:	dc 01       	movw	r26, r24
    4b7e:	cb 01       	movw	r24, r22
    4b80:	8c a3       	std	Y+36, r24	; 0x24
    4b82:	9d a3       	std	Y+37, r25	; 0x25
    4b84:	ae a3       	std	Y+38, r26	; 0x26
    4b86:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4b88:	6c a1       	ldd	r22, Y+36	; 0x24
    4b8a:	7d a1       	ldd	r23, Y+37	; 0x25
    4b8c:	8e a1       	ldd	r24, Y+38	; 0x26
    4b8e:	9f a1       	ldd	r25, Y+39	; 0x27
    4b90:	20 e0       	ldi	r18, 0x00	; 0
    4b92:	30 e0       	ldi	r19, 0x00	; 0
    4b94:	4a e7       	ldi	r20, 0x7A	; 122
    4b96:	53 e4       	ldi	r21, 0x43	; 67
    4b98:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4b9c:	dc 01       	movw	r26, r24
    4b9e:	cb 01       	movw	r24, r22
    4ba0:	88 a3       	std	Y+32, r24	; 0x20
    4ba2:	99 a3       	std	Y+33, r25	; 0x21
    4ba4:	aa a3       	std	Y+34, r26	; 0x22
    4ba6:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    4ba8:	68 a1       	ldd	r22, Y+32	; 0x20
    4baa:	79 a1       	ldd	r23, Y+33	; 0x21
    4bac:	8a a1       	ldd	r24, Y+34	; 0x22
    4bae:	9b a1       	ldd	r25, Y+35	; 0x23
    4bb0:	20 e0       	ldi	r18, 0x00	; 0
    4bb2:	30 e0       	ldi	r19, 0x00	; 0
    4bb4:	40 e8       	ldi	r20, 0x80	; 128
    4bb6:	5f e3       	ldi	r21, 0x3F	; 63
    4bb8:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    4bbc:	88 23       	and	r24, r24
    4bbe:	2c f4       	brge	.+10     	; 0x4bca <FRAM_init+0x2d6>
		__ticks = 1;
    4bc0:	81 e0       	ldi	r24, 0x01	; 1
    4bc2:	90 e0       	ldi	r25, 0x00	; 0
    4bc4:	9f 8f       	std	Y+31, r25	; 0x1f
    4bc6:	8e 8f       	std	Y+30, r24	; 0x1e
    4bc8:	3f c0       	rjmp	.+126    	; 0x4c48 <FRAM_init+0x354>
	else if (__tmp > 65535)
    4bca:	68 a1       	ldd	r22, Y+32	; 0x20
    4bcc:	79 a1       	ldd	r23, Y+33	; 0x21
    4bce:	8a a1       	ldd	r24, Y+34	; 0x22
    4bd0:	9b a1       	ldd	r25, Y+35	; 0x23
    4bd2:	20 e0       	ldi	r18, 0x00	; 0
    4bd4:	3f ef       	ldi	r19, 0xFF	; 255
    4bd6:	4f e7       	ldi	r20, 0x7F	; 127
    4bd8:	57 e4       	ldi	r21, 0x47	; 71
    4bda:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    4bde:	18 16       	cp	r1, r24
    4be0:	4c f5       	brge	.+82     	; 0x4c34 <FRAM_init+0x340>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4be2:	6c a1       	ldd	r22, Y+36	; 0x24
    4be4:	7d a1       	ldd	r23, Y+37	; 0x25
    4be6:	8e a1       	ldd	r24, Y+38	; 0x26
    4be8:	9f a1       	ldd	r25, Y+39	; 0x27
    4bea:	20 e0       	ldi	r18, 0x00	; 0
    4bec:	30 e0       	ldi	r19, 0x00	; 0
    4bee:	40 e2       	ldi	r20, 0x20	; 32
    4bf0:	51 e4       	ldi	r21, 0x41	; 65
    4bf2:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4bf6:	dc 01       	movw	r26, r24
    4bf8:	cb 01       	movw	r24, r22
    4bfa:	bc 01       	movw	r22, r24
    4bfc:	cd 01       	movw	r24, r26
    4bfe:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4c02:	dc 01       	movw	r26, r24
    4c04:	cb 01       	movw	r24, r22
    4c06:	9f 8f       	std	Y+31, r25	; 0x1f
    4c08:	8e 8f       	std	Y+30, r24	; 0x1e
    4c0a:	0f c0       	rjmp	.+30     	; 0x4c2a <FRAM_init+0x336>
    4c0c:	89 e1       	ldi	r24, 0x19	; 25
    4c0e:	90 e0       	ldi	r25, 0x00	; 0
    4c10:	9d 8f       	std	Y+29, r25	; 0x1d
    4c12:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4c14:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4c16:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4c18:	01 97       	sbiw	r24, 0x01	; 1
    4c1a:	f1 f7       	brne	.-4      	; 0x4c18 <FRAM_init+0x324>
    4c1c:	9d 8f       	std	Y+29, r25	; 0x1d
    4c1e:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4c20:	8e 8d       	ldd	r24, Y+30	; 0x1e
    4c22:	9f 8d       	ldd	r25, Y+31	; 0x1f
    4c24:	01 97       	sbiw	r24, 0x01	; 1
    4c26:	9f 8f       	std	Y+31, r25	; 0x1f
    4c28:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4c2a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    4c2c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    4c2e:	00 97       	sbiw	r24, 0x00	; 0
    4c30:	69 f7       	brne	.-38     	; 0x4c0c <FRAM_init+0x318>
    4c32:	24 c0       	rjmp	.+72     	; 0x4c7c <FRAM_init+0x388>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4c34:	68 a1       	ldd	r22, Y+32	; 0x20
    4c36:	79 a1       	ldd	r23, Y+33	; 0x21
    4c38:	8a a1       	ldd	r24, Y+34	; 0x22
    4c3a:	9b a1       	ldd	r25, Y+35	; 0x23
    4c3c:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4c40:	dc 01       	movw	r26, r24
    4c42:	cb 01       	movw	r24, r22
    4c44:	9f 8f       	std	Y+31, r25	; 0x1f
    4c46:	8e 8f       	std	Y+30, r24	; 0x1e
    4c48:	8e 8d       	ldd	r24, Y+30	; 0x1e
    4c4a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    4c4c:	9b 8f       	std	Y+27, r25	; 0x1b
    4c4e:	8a 8f       	std	Y+26, r24	; 0x1a
    4c50:	8a 8d       	ldd	r24, Y+26	; 0x1a
    4c52:	9b 8d       	ldd	r25, Y+27	; 0x1b
    4c54:	01 97       	sbiw	r24, 0x01	; 1
    4c56:	f1 f7       	brne	.-4      	; 0x4c54 <FRAM_init+0x360>
    4c58:	9b 8f       	std	Y+27, r25	; 0x1b
    4c5a:	8a 8f       	std	Y+26, r24	; 0x1a
    4c5c:	0f c0       	rjmp	.+30     	; 0x4c7c <FRAM_init+0x388>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4c5e:	69 a5       	ldd	r22, Y+41	; 0x29
    4c60:	7a a5       	ldd	r23, Y+42	; 0x2a
    4c62:	8b a5       	ldd	r24, Y+43	; 0x2b
    4c64:	9c a5       	ldd	r25, Y+44	; 0x2c
    4c66:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4c6a:	dc 01       	movw	r26, r24
    4c6c:	cb 01       	movw	r24, r22
    4c6e:	88 a7       	std	Y+40, r24	; 0x28
    4c70:	88 a5       	ldd	r24, Y+40	; 0x28
    4c72:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4c74:	89 8d       	ldd	r24, Y+25	; 0x19
    4c76:	8a 95       	dec	r24
    4c78:	f1 f7       	brne	.-4      	; 0x4c76 <FRAM_init+0x382>
    4c7a:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(1);
	FRAM_enable
    4c7c:	a5 e2       	ldi	r26, 0x25	; 37
    4c7e:	b0 e0       	ldi	r27, 0x00	; 0
    4c80:	e5 e2       	ldi	r30, 0x25	; 37
    4c82:	f0 e0       	ldi	r31, 0x00	; 0
    4c84:	80 81       	ld	r24, Z
    4c86:	8e 7f       	andi	r24, 0xFE	; 254
    4c88:	8c 93       	st	X, r24
	//send write status register command
	WriteByte(0b00000110);
    4c8a:	86 e0       	ldi	r24, 0x06	; 6
    4c8c:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	//send control register value 
	//(disable HW write protect, no protected memory addresses)
	WriteByte(0b00000000);
    4c90:	80 e0       	ldi	r24, 0x00	; 0
    4c92:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	//Disable F-RAM (SS high)
	FRAM_disable
    4c96:	a5 e2       	ldi	r26, 0x25	; 37
    4c98:	b0 e0       	ldi	r27, 0x00	; 0
    4c9a:	e5 e2       	ldi	r30, 0x25	; 37
    4c9c:	f0 e0       	ldi	r31, 0x00	; 0
    4c9e:	80 81       	ld	r24, Z
    4ca0:	81 60       	ori	r24, 0x01	; 1
    4ca2:	8c 93       	st	X, r24
    4ca4:	80 e0       	ldi	r24, 0x00	; 0
    4ca6:	90 e0       	ldi	r25, 0x00	; 0
    4ca8:	a0 e8       	ldi	r26, 0x80	; 128
    4caa:	bf e3       	ldi	r27, 0x3F	; 63
    4cac:	8d 8b       	std	Y+21, r24	; 0x15
    4cae:	9e 8b       	std	Y+22, r25	; 0x16
    4cb0:	af 8b       	std	Y+23, r26	; 0x17
    4cb2:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4cb4:	6d 89       	ldd	r22, Y+21	; 0x15
    4cb6:	7e 89       	ldd	r23, Y+22	; 0x16
    4cb8:	8f 89       	ldd	r24, Y+23	; 0x17
    4cba:	98 8d       	ldd	r25, Y+24	; 0x18
    4cbc:	2b ea       	ldi	r18, 0xAB	; 171
    4cbe:	3a ea       	ldi	r19, 0xAA	; 170
    4cc0:	4a ea       	ldi	r20, 0xAA	; 170
    4cc2:	5e e3       	ldi	r21, 0x3E	; 62
    4cc4:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4cc8:	dc 01       	movw	r26, r24
    4cca:	cb 01       	movw	r24, r22
    4ccc:	89 8b       	std	Y+17, r24	; 0x11
    4cce:	9a 8b       	std	Y+18, r25	; 0x12
    4cd0:	ab 8b       	std	Y+19, r26	; 0x13
    4cd2:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    4cd4:	69 89       	ldd	r22, Y+17	; 0x11
    4cd6:	7a 89       	ldd	r23, Y+18	; 0x12
    4cd8:	8b 89       	ldd	r24, Y+19	; 0x13
    4cda:	9c 89       	ldd	r25, Y+20	; 0x14
    4cdc:	20 e0       	ldi	r18, 0x00	; 0
    4cde:	30 e0       	ldi	r19, 0x00	; 0
    4ce0:	40 e8       	ldi	r20, 0x80	; 128
    4ce2:	5f e3       	ldi	r21, 0x3F	; 63
    4ce4:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    4ce8:	88 23       	and	r24, r24
    4cea:	1c f4       	brge	.+6      	; 0x4cf2 <FRAM_init+0x3fe>
		__ticks = 1;
    4cec:	81 e0       	ldi	r24, 0x01	; 1
    4cee:	88 8b       	std	Y+16, r24	; 0x10
    4cf0:	91 c0       	rjmp	.+290    	; 0x4e14 <FRAM_init+0x520>
	else if (__tmp > 255)
    4cf2:	69 89       	ldd	r22, Y+17	; 0x11
    4cf4:	7a 89       	ldd	r23, Y+18	; 0x12
    4cf6:	8b 89       	ldd	r24, Y+19	; 0x13
    4cf8:	9c 89       	ldd	r25, Y+20	; 0x14
    4cfa:	20 e0       	ldi	r18, 0x00	; 0
    4cfc:	30 e0       	ldi	r19, 0x00	; 0
    4cfe:	4f e7       	ldi	r20, 0x7F	; 127
    4d00:	53 e4       	ldi	r21, 0x43	; 67
    4d02:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    4d06:	18 16       	cp	r1, r24
    4d08:	0c f0       	brlt	.+2      	; 0x4d0c <FRAM_init+0x418>
    4d0a:	7b c0       	rjmp	.+246    	; 0x4e02 <FRAM_init+0x50e>
	{
		_delay_ms(__us / 1000.0);
    4d0c:	6d 89       	ldd	r22, Y+21	; 0x15
    4d0e:	7e 89       	ldd	r23, Y+22	; 0x16
    4d10:	8f 89       	ldd	r24, Y+23	; 0x17
    4d12:	98 8d       	ldd	r25, Y+24	; 0x18
    4d14:	20 e0       	ldi	r18, 0x00	; 0
    4d16:	30 e0       	ldi	r19, 0x00	; 0
    4d18:	4a e7       	ldi	r20, 0x7A	; 122
    4d1a:	54 e4       	ldi	r21, 0x44	; 68
    4d1c:	0e 94 db 40 	call	0x81b6	; 0x81b6 <__divsf3>
    4d20:	dc 01       	movw	r26, r24
    4d22:	cb 01       	movw	r24, r22
    4d24:	8c 87       	std	Y+12, r24	; 0x0c
    4d26:	9d 87       	std	Y+13, r25	; 0x0d
    4d28:	ae 87       	std	Y+14, r26	; 0x0e
    4d2a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d2c:	6c 85       	ldd	r22, Y+12	; 0x0c
    4d2e:	7d 85       	ldd	r23, Y+13	; 0x0d
    4d30:	8e 85       	ldd	r24, Y+14	; 0x0e
    4d32:	9f 85       	ldd	r25, Y+15	; 0x0f
    4d34:	20 e0       	ldi	r18, 0x00	; 0
    4d36:	30 e0       	ldi	r19, 0x00	; 0
    4d38:	4a e7       	ldi	r20, 0x7A	; 122
    4d3a:	53 e4       	ldi	r21, 0x43	; 67
    4d3c:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4d40:	dc 01       	movw	r26, r24
    4d42:	cb 01       	movw	r24, r22
    4d44:	88 87       	std	Y+8, r24	; 0x08
    4d46:	99 87       	std	Y+9, r25	; 0x09
    4d48:	aa 87       	std	Y+10, r26	; 0x0a
    4d4a:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    4d4c:	68 85       	ldd	r22, Y+8	; 0x08
    4d4e:	79 85       	ldd	r23, Y+9	; 0x09
    4d50:	8a 85       	ldd	r24, Y+10	; 0x0a
    4d52:	9b 85       	ldd	r25, Y+11	; 0x0b
    4d54:	20 e0       	ldi	r18, 0x00	; 0
    4d56:	30 e0       	ldi	r19, 0x00	; 0
    4d58:	40 e8       	ldi	r20, 0x80	; 128
    4d5a:	5f e3       	ldi	r21, 0x3F	; 63
    4d5c:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    4d60:	88 23       	and	r24, r24
    4d62:	2c f4       	brge	.+10     	; 0x4d6e <FRAM_init+0x47a>
		__ticks = 1;
    4d64:	81 e0       	ldi	r24, 0x01	; 1
    4d66:	90 e0       	ldi	r25, 0x00	; 0
    4d68:	9f 83       	std	Y+7, r25	; 0x07
    4d6a:	8e 83       	std	Y+6, r24	; 0x06
    4d6c:	3f c0       	rjmp	.+126    	; 0x4dec <FRAM_init+0x4f8>
	else if (__tmp > 65535)
    4d6e:	68 85       	ldd	r22, Y+8	; 0x08
    4d70:	79 85       	ldd	r23, Y+9	; 0x09
    4d72:	8a 85       	ldd	r24, Y+10	; 0x0a
    4d74:	9b 85       	ldd	r25, Y+11	; 0x0b
    4d76:	20 e0       	ldi	r18, 0x00	; 0
    4d78:	3f ef       	ldi	r19, 0xFF	; 255
    4d7a:	4f e7       	ldi	r20, 0x7F	; 127
    4d7c:	57 e4       	ldi	r21, 0x47	; 71
    4d7e:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    4d82:	18 16       	cp	r1, r24
    4d84:	4c f5       	brge	.+82     	; 0x4dd8 <FRAM_init+0x4e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4d86:	6c 85       	ldd	r22, Y+12	; 0x0c
    4d88:	7d 85       	ldd	r23, Y+13	; 0x0d
    4d8a:	8e 85       	ldd	r24, Y+14	; 0x0e
    4d8c:	9f 85       	ldd	r25, Y+15	; 0x0f
    4d8e:	20 e0       	ldi	r18, 0x00	; 0
    4d90:	30 e0       	ldi	r19, 0x00	; 0
    4d92:	40 e2       	ldi	r20, 0x20	; 32
    4d94:	51 e4       	ldi	r21, 0x41	; 65
    4d96:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    4d9a:	dc 01       	movw	r26, r24
    4d9c:	cb 01       	movw	r24, r22
    4d9e:	bc 01       	movw	r22, r24
    4da0:	cd 01       	movw	r24, r26
    4da2:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4da6:	dc 01       	movw	r26, r24
    4da8:	cb 01       	movw	r24, r22
    4daa:	9f 83       	std	Y+7, r25	; 0x07
    4dac:	8e 83       	std	Y+6, r24	; 0x06
    4dae:	0f c0       	rjmp	.+30     	; 0x4dce <FRAM_init+0x4da>
    4db0:	89 e1       	ldi	r24, 0x19	; 25
    4db2:	90 e0       	ldi	r25, 0x00	; 0
    4db4:	9d 83       	std	Y+5, r25	; 0x05
    4db6:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4db8:	8c 81       	ldd	r24, Y+4	; 0x04
    4dba:	9d 81       	ldd	r25, Y+5	; 0x05
    4dbc:	01 97       	sbiw	r24, 0x01	; 1
    4dbe:	f1 f7       	brne	.-4      	; 0x4dbc <FRAM_init+0x4c8>
    4dc0:	9d 83       	std	Y+5, r25	; 0x05
    4dc2:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4dc4:	8e 81       	ldd	r24, Y+6	; 0x06
    4dc6:	9f 81       	ldd	r25, Y+7	; 0x07
    4dc8:	01 97       	sbiw	r24, 0x01	; 1
    4dca:	9f 83       	std	Y+7, r25	; 0x07
    4dcc:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4dce:	8e 81       	ldd	r24, Y+6	; 0x06
    4dd0:	9f 81       	ldd	r25, Y+7	; 0x07
    4dd2:	00 97       	sbiw	r24, 0x00	; 0
    4dd4:	69 f7       	brne	.-38     	; 0x4db0 <FRAM_init+0x4bc>
    4dd6:	24 c0       	rjmp	.+72     	; 0x4e20 <FRAM_init+0x52c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4dd8:	68 85       	ldd	r22, Y+8	; 0x08
    4dda:	79 85       	ldd	r23, Y+9	; 0x09
    4ddc:	8a 85       	ldd	r24, Y+10	; 0x0a
    4dde:	9b 85       	ldd	r25, Y+11	; 0x0b
    4de0:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4de4:	dc 01       	movw	r26, r24
    4de6:	cb 01       	movw	r24, r22
    4de8:	9f 83       	std	Y+7, r25	; 0x07
    4dea:	8e 83       	std	Y+6, r24	; 0x06
    4dec:	8e 81       	ldd	r24, Y+6	; 0x06
    4dee:	9f 81       	ldd	r25, Y+7	; 0x07
    4df0:	9b 83       	std	Y+3, r25	; 0x03
    4df2:	8a 83       	std	Y+2, r24	; 0x02
    4df4:	8a 81       	ldd	r24, Y+2	; 0x02
    4df6:	9b 81       	ldd	r25, Y+3	; 0x03
    4df8:	01 97       	sbiw	r24, 0x01	; 1
    4dfa:	f1 f7       	brne	.-4      	; 0x4df8 <FRAM_init+0x504>
    4dfc:	9b 83       	std	Y+3, r25	; 0x03
    4dfe:	8a 83       	std	Y+2, r24	; 0x02
    4e00:	0f c0       	rjmp	.+30     	; 0x4e20 <FRAM_init+0x52c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    4e02:	69 89       	ldd	r22, Y+17	; 0x11
    4e04:	7a 89       	ldd	r23, Y+18	; 0x12
    4e06:	8b 89       	ldd	r24, Y+19	; 0x13
    4e08:	9c 89       	ldd	r25, Y+20	; 0x14
    4e0a:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    4e0e:	dc 01       	movw	r26, r24
    4e10:	cb 01       	movw	r24, r22
    4e12:	88 8b       	std	Y+16, r24	; 0x10
    4e14:	88 89       	ldd	r24, Y+16	; 0x10
    4e16:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4e18:	89 81       	ldd	r24, Y+1	; 0x01
    4e1a:	8a 95       	dec	r24
    4e1c:	f1 f7       	brne	.-4      	; 0x4e1a <FRAM_init+0x526>
    4e1e:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(1);
	
	//Collect and set counter for keeping track of clusters
	ReadFRAM(0,2);
    4e20:	60 e0       	ldi	r22, 0x00	; 0
    4e22:	70 e0       	ldi	r23, 0x00	; 0
    4e24:	80 e0       	ldi	r24, 0x00	; 0
    4e26:	90 e0       	ldi	r25, 0x00	; 0
    4e28:	42 e0       	ldi	r20, 0x02	; 2
    4e2a:	0e 94 19 28 	call	0x5032	; 0x5032 <ReadFRAM>
	Fram_count = (Rec_ram[0]<<8)+Rec_ram[1];
    4e2e:	80 91 2c 05 	lds	r24, 0x052C
    4e32:	88 2f       	mov	r24, r24
    4e34:	90 e0       	ldi	r25, 0x00	; 0
    4e36:	38 2f       	mov	r19, r24
    4e38:	22 27       	eor	r18, r18
    4e3a:	80 91 2d 05 	lds	r24, 0x052D
    4e3e:	88 2f       	mov	r24, r24
    4e40:	90 e0       	ldi	r25, 0x00	; 0
    4e42:	82 0f       	add	r24, r18
    4e44:	93 1f       	adc	r25, r19
    4e46:	aa 27       	eor	r26, r26
    4e48:	97 fd       	sbrc	r25, 7
    4e4a:	a0 95       	com	r26
    4e4c:	ba 2f       	mov	r27, r26
    4e4e:	80 93 d6 05 	sts	0x05D6, r24
    4e52:	90 93 d7 05 	sts	0x05D7, r25
    4e56:	a0 93 d8 05 	sts	0x05D8, r26
    4e5a:	b0 93 d9 05 	sts	0x05D9, r27
	uart_mini_printf ("\r\nFram count%u",Fram_count);
    4e5e:	20 91 d6 05 	lds	r18, 0x05D6
    4e62:	30 91 d7 05 	lds	r19, 0x05D7
    4e66:	40 91 d8 05 	lds	r20, 0x05D8
    4e6a:	50 91 d9 05 	lds	r21, 0x05D9
    4e6e:	00 d0       	rcall	.+0      	; 0x4e70 <FRAM_init+0x57c>
    4e70:	00 d0       	rcall	.+0      	; 0x4e72 <FRAM_init+0x57e>
    4e72:	00 d0       	rcall	.+0      	; 0x4e74 <FRAM_init+0x580>
    4e74:	ed b7       	in	r30, 0x3d	; 61
    4e76:	fe b7       	in	r31, 0x3e	; 62
    4e78:	31 96       	adiw	r30, 0x01	; 1
    4e7a:	85 ec       	ldi	r24, 0xC5	; 197
    4e7c:	91 e0       	ldi	r25, 0x01	; 1
    4e7e:	91 83       	std	Z+1, r25	; 0x01
    4e80:	80 83       	st	Z, r24
    4e82:	22 83       	std	Z+2, r18	; 0x02
    4e84:	33 83       	std	Z+3, r19	; 0x03
    4e86:	44 83       	std	Z+4, r20	; 0x04
    4e88:	55 83       	std	Z+5, r21	; 0x05
    4e8a:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    4e8e:	8d b7       	in	r24, 0x3d	; 61
    4e90:	9e b7       	in	r25, 0x3e	; 62
    4e92:	06 96       	adiw	r24, 0x06	; 6
    4e94:	0f b6       	in	r0, 0x3f	; 63
    4e96:	f8 94       	cli
    4e98:	9e bf       	out	0x3e, r25	; 62
    4e9a:	0f be       	out	0x3f, r0	; 63
    4e9c:	8d bf       	out	0x3d, r24	; 61
	//Collect and update seconds
	//Get size of log data clusters(placed in size)
	pack_Ram_data();
    4e9e:	0e 94 5a 2a 	call	0x54b4	; 0x54b4 <pack_Ram_data>
	//Read the last cluster of data
	ReadFRAM(((Fram_count-1)*size+3),size);
    4ea2:	80 91 d6 05 	lds	r24, 0x05D6
    4ea6:	90 91 d7 05 	lds	r25, 0x05D7
    4eaa:	a0 91 d8 05 	lds	r26, 0x05D8
    4eae:	b0 91 d9 05 	lds	r27, 0x05D9
    4eb2:	01 97       	sbiw	r24, 0x01	; 1
    4eb4:	a1 09       	sbc	r26, r1
    4eb6:	b1 09       	sbc	r27, r1
    4eb8:	20 91 bf 06 	lds	r18, 0x06BF
    4ebc:	22 2f       	mov	r18, r18
    4ebe:	30 e0       	ldi	r19, 0x00	; 0
    4ec0:	40 e0       	ldi	r20, 0x00	; 0
    4ec2:	50 e0       	ldi	r21, 0x00	; 0
    4ec4:	bc 01       	movw	r22, r24
    4ec6:	cd 01       	movw	r24, r26
    4ec8:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    4ecc:	dc 01       	movw	r26, r24
    4ece:	cb 01       	movw	r24, r22
    4ed0:	03 96       	adiw	r24, 0x03	; 3
    4ed2:	a1 1d       	adc	r26, r1
    4ed4:	b1 1d       	adc	r27, r1
    4ed6:	20 91 bf 06 	lds	r18, 0x06BF
    4eda:	bc 01       	movw	r22, r24
    4edc:	cd 01       	movw	r24, r26
    4ede:	42 2f       	mov	r20, r18
    4ee0:	0e 94 19 28 	call	0x5032	; 0x5032 <ReadFRAM>
	//Extract seconds
	Fram_Sec = (Rec_ram[0]<<8)+Rec_ram[1];
    4ee4:	80 91 2c 05 	lds	r24, 0x052C
    4ee8:	88 2f       	mov	r24, r24
    4eea:	90 e0       	ldi	r25, 0x00	; 0
    4eec:	38 2f       	mov	r19, r24
    4eee:	22 27       	eor	r18, r18
    4ef0:	80 91 2d 05 	lds	r24, 0x052D
    4ef4:	88 2f       	mov	r24, r24
    4ef6:	90 e0       	ldi	r25, 0x00	; 0
    4ef8:	82 0f       	add	r24, r18
    4efa:	93 1f       	adc	r25, r19
    4efc:	90 93 e1 05 	sts	0x05E1, r25
    4f00:	80 93 e0 05 	sts	0x05E0, r24
	uart_mini_printf ("\r\nFram Sec%u",Fram_Sec);
    4f04:	20 91 e0 05 	lds	r18, 0x05E0
    4f08:	30 91 e1 05 	lds	r19, 0x05E1
    4f0c:	00 d0       	rcall	.+0      	; 0x4f0e <FRAM_init+0x61a>
    4f0e:	00 d0       	rcall	.+0      	; 0x4f10 <FRAM_init+0x61c>
    4f10:	ed b7       	in	r30, 0x3d	; 61
    4f12:	fe b7       	in	r31, 0x3e	; 62
    4f14:	31 96       	adiw	r30, 0x01	; 1
    4f16:	84 ed       	ldi	r24, 0xD4	; 212
    4f18:	91 e0       	ldi	r25, 0x01	; 1
    4f1a:	91 83       	std	Z+1, r25	; 0x01
    4f1c:	80 83       	st	Z, r24
    4f1e:	33 83       	std	Z+3, r19	; 0x03
    4f20:	22 83       	std	Z+2, r18	; 0x02
    4f22:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    4f26:	0f 90       	pop	r0
    4f28:	0f 90       	pop	r0
    4f2a:	0f 90       	pop	r0
    4f2c:	0f 90       	pop	r0
	//Put to sleep
	//FRAM_sleep();
}
    4f2e:	c8 5b       	subi	r28, 0xB8	; 184
    4f30:	df 4f       	sbci	r29, 0xFF	; 255
    4f32:	0f b6       	in	r0, 0x3f	; 63
    4f34:	f8 94       	cli
    4f36:	de bf       	out	0x3e, r29	; 62
    4f38:	0f be       	out	0x3f, r0	; 63
    4f3a:	cd bf       	out	0x3d, r28	; 61
    4f3c:	cf 91       	pop	r28
    4f3e:	df 91       	pop	r29
    4f40:	1f 91       	pop	r17
    4f42:	0f 91       	pop	r16
    4f44:	08 95       	ret

00004f46 <WriteFRAM>:



void WriteFRAM(unsigned long address, unsigned char *ram_buffer, unsigned char buffer_size)
{
    4f46:	df 93       	push	r29
    4f48:	cf 93       	push	r28
    4f4a:	cd b7       	in	r28, 0x3d	; 61
    4f4c:	de b7       	in	r29, 0x3e	; 62
    4f4e:	2c 97       	sbiw	r28, 0x0c	; 12
    4f50:	0f b6       	in	r0, 0x3f	; 63
    4f52:	f8 94       	cli
    4f54:	de bf       	out	0x3e, r29	; 62
    4f56:	0f be       	out	0x3f, r0	; 63
    4f58:	cd bf       	out	0x3d, r28	; 61
    4f5a:	6e 83       	std	Y+6, r22	; 0x06
    4f5c:	7f 83       	std	Y+7, r23	; 0x07
    4f5e:	88 87       	std	Y+8, r24	; 0x08
    4f60:	99 87       	std	Y+9, r25	; 0x09
    4f62:	5b 87       	std	Y+11, r21	; 0x0b
    4f64:	4a 87       	std	Y+10, r20	; 0x0a
    4f66:	2c 87       	std	Y+12, r18	; 0x0c
	unsigned char addressMSB;
	unsigned char addressMLSB;
	unsigned char addressLSB;
	
	// Change to high SPI speed
	FRAM_SPI_speed
    4f68:	ec e4       	ldi	r30, 0x4C	; 76
    4f6a:	f0 e0       	ldi	r31, 0x00	; 0
    4f6c:	81 e5       	ldi	r24, 0x51	; 81
    4f6e:	80 83       	st	Z, r24
	
		
	FRAM_enable
    4f70:	a5 e2       	ldi	r26, 0x25	; 37
    4f72:	b0 e0       	ldi	r27, 0x00	; 0
    4f74:	e5 e2       	ldi	r30, 0x25	; 37
    4f76:	f0 e0       	ldi	r31, 0x00	; 0
    4f78:	80 81       	ld	r24, Z
    4f7a:	8e 7f       	andi	r24, 0xFE	; 254
    4f7c:	8c 93       	st	X, r24
	//send write enable command(must be send to perform write)
	WriteByte(0b00000110);
    4f7e:	86 e0       	ldi	r24, 0x06	; 6
    4f80:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	FRAM_disable
    4f84:	a5 e2       	ldi	r26, 0x25	; 37
    4f86:	b0 e0       	ldi	r27, 0x00	; 0
    4f88:	e5 e2       	ldi	r30, 0x25	; 37
    4f8a:	f0 e0       	ldi	r31, 0x00	; 0
    4f8c:	80 81       	ld	r24, Z
    4f8e:	81 60       	ori	r24, 0x01	; 1
    4f90:	8c 93       	st	X, r24
	
	// Enable F-RAM (SS low)
	FRAM_enable
    4f92:	a5 e2       	ldi	r26, 0x25	; 37
    4f94:	b0 e0       	ldi	r27, 0x00	; 0
    4f96:	e5 e2       	ldi	r30, 0x25	; 37
    4f98:	f0 e0       	ldi	r31, 0x00	; 0
    4f9a:	80 81       	ld	r24, Z
    4f9c:	8e 7f       	andi	r24, 0xFE	; 254
    4f9e:	8c 93       	st	X, r24
	
	// Convert address to 3 bytes
	addressLSB = address;
    4fa0:	8e 81       	ldd	r24, Y+6	; 0x06
    4fa2:	8b 83       	std	Y+3, r24	; 0x03
	addressMLSB = address >> 8;
    4fa4:	8e 81       	ldd	r24, Y+6	; 0x06
    4fa6:	9f 81       	ldd	r25, Y+7	; 0x07
    4fa8:	a8 85       	ldd	r26, Y+8	; 0x08
    4faa:	b9 85       	ldd	r27, Y+9	; 0x09
    4fac:	89 2f       	mov	r24, r25
    4fae:	9a 2f       	mov	r25, r26
    4fb0:	ab 2f       	mov	r26, r27
    4fb2:	bb 27       	eor	r27, r27
    4fb4:	8c 83       	std	Y+4, r24	; 0x04
	addressMSB = address >> 16;
    4fb6:	8e 81       	ldd	r24, Y+6	; 0x06
    4fb8:	9f 81       	ldd	r25, Y+7	; 0x07
    4fba:	a8 85       	ldd	r26, Y+8	; 0x08
    4fbc:	b9 85       	ldd	r27, Y+9	; 0x09
    4fbe:	cd 01       	movw	r24, r26
    4fc0:	aa 27       	eor	r26, r26
    4fc2:	bb 27       	eor	r27, r27
    4fc4:	8d 83       	std	Y+5, r24	; 0x05
	//uart_mini_printf ("\r\n addMlsb: %u\r\n",addressMLSB);
	//uart_mini_printf ("\r\n addMsb: %u\r\n",addressMSB);
	
	// Send write command(must be send to perform write)
	WriteByte(0b00000010);
    4fc6:	82 e0       	ldi	r24, 0x02	; 2
    4fc8:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	// Send addressMSB
	WriteByte(addressMSB);
    4fcc:	8d 81       	ldd	r24, Y+5	; 0x05
    4fce:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
		
	// Send addressMLSB
	WriteByte(addressMLSB);
    4fd2:	8c 81       	ldd	r24, Y+4	; 0x04
    4fd4:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	// Send addressLSB
	WriteByte(addressLSB);
    4fd8:	8b 81       	ldd	r24, Y+3	; 0x03
    4fda:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	for (int i=0;i<buffer_size;i++)
    4fde:	1a 82       	std	Y+2, r1	; 0x02
    4fe0:	19 82       	std	Y+1, r1	; 0x01
    4fe2:	0f c0       	rjmp	.+30     	; 0x5002 <WriteFRAM+0xbc>
	{
		// Send data
		WriteByte(ram_buffer[i]);
    4fe4:	29 81       	ldd	r18, Y+1	; 0x01
    4fe6:	3a 81       	ldd	r19, Y+2	; 0x02
    4fe8:	8a 85       	ldd	r24, Y+10	; 0x0a
    4fea:	9b 85       	ldd	r25, Y+11	; 0x0b
    4fec:	fc 01       	movw	r30, r24
    4fee:	e2 0f       	add	r30, r18
    4ff0:	f3 1f       	adc	r31, r19
    4ff2:	80 81       	ld	r24, Z
    4ff4:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	WriteByte(addressMLSB);
	
	// Send addressLSB
	WriteByte(addressLSB);
	
	for (int i=0;i<buffer_size;i++)
    4ff8:	89 81       	ldd	r24, Y+1	; 0x01
    4ffa:	9a 81       	ldd	r25, Y+2	; 0x02
    4ffc:	01 96       	adiw	r24, 0x01	; 1
    4ffe:	9a 83       	std	Y+2, r25	; 0x02
    5000:	89 83       	std	Y+1, r24	; 0x01
    5002:	8c 85       	ldd	r24, Y+12	; 0x0c
    5004:	28 2f       	mov	r18, r24
    5006:	30 e0       	ldi	r19, 0x00	; 0
    5008:	89 81       	ldd	r24, Y+1	; 0x01
    500a:	9a 81       	ldd	r25, Y+2	; 0x02
    500c:	82 17       	cp	r24, r18
    500e:	93 07       	cpc	r25, r19
    5010:	4c f3       	brlt	.-46     	; 0x4fe4 <WriteFRAM+0x9e>
		// Send data
		WriteByte(ram_buffer[i]);
	}
	
	// Disable F-RAM (SS high)
	FRAM_disable
    5012:	a5 e2       	ldi	r26, 0x25	; 37
    5014:	b0 e0       	ldi	r27, 0x00	; 0
    5016:	e5 e2       	ldi	r30, 0x25	; 37
    5018:	f0 e0       	ldi	r31, 0x00	; 0
    501a:	80 81       	ld	r24, Z
    501c:	81 60       	ori	r24, 0x01	; 1
    501e:	8c 93       	st	X, r24
}
    5020:	2c 96       	adiw	r28, 0x0c	; 12
    5022:	0f b6       	in	r0, 0x3f	; 63
    5024:	f8 94       	cli
    5026:	de bf       	out	0x3e, r29	; 62
    5028:	0f be       	out	0x3f, r0	; 63
    502a:	cd bf       	out	0x3d, r28	; 61
    502c:	cf 91       	pop	r28
    502e:	df 91       	pop	r29
    5030:	08 95       	ret

00005032 <ReadFRAM>:

void ReadFRAM(unsigned long address,unsigned char size)
{
    5032:	df 93       	push	r29
    5034:	cf 93       	push	r28
    5036:	cd b7       	in	r28, 0x3d	; 61
    5038:	de b7       	in	r29, 0x3e	; 62
    503a:	2a 97       	sbiw	r28, 0x0a	; 10
    503c:	0f b6       	in	r0, 0x3f	; 63
    503e:	f8 94       	cli
    5040:	de bf       	out	0x3e, r29	; 62
    5042:	0f be       	out	0x3f, r0	; 63
    5044:	cd bf       	out	0x3d, r28	; 61
    5046:	6e 83       	std	Y+6, r22	; 0x06
    5048:	7f 83       	std	Y+7, r23	; 0x07
    504a:	88 87       	std	Y+8, r24	; 0x08
    504c:	99 87       	std	Y+9, r25	; 0x09
    504e:	4a 87       	std	Y+10, r20	; 0x0a
	unsigned char addressMSB;
	unsigned char addressMLSB;
	unsigned char addressLSB;
		
	// Change to high SPI speed
	FRAM_SPI_speed
    5050:	ec e4       	ldi	r30, 0x4C	; 76
    5052:	f0 e0       	ldi	r31, 0x00	; 0
    5054:	81 e5       	ldi	r24, 0x51	; 81
    5056:	80 83       	st	Z, r24
	
	// Enable F-RAM (SS low)
	FRAM_enable
    5058:	a5 e2       	ldi	r26, 0x25	; 37
    505a:	b0 e0       	ldi	r27, 0x00	; 0
    505c:	e5 e2       	ldi	r30, 0x25	; 37
    505e:	f0 e0       	ldi	r31, 0x00	; 0
    5060:	80 81       	ld	r24, Z
    5062:	8e 7f       	andi	r24, 0xFE	; 254
    5064:	8c 93       	st	X, r24
	// Convert address to 3 bytes
	addressLSB = address;
    5066:	8e 81       	ldd	r24, Y+6	; 0x06
    5068:	8b 83       	std	Y+3, r24	; 0x03
	addressMLSB = address >> 8;
    506a:	8e 81       	ldd	r24, Y+6	; 0x06
    506c:	9f 81       	ldd	r25, Y+7	; 0x07
    506e:	a8 85       	ldd	r26, Y+8	; 0x08
    5070:	b9 85       	ldd	r27, Y+9	; 0x09
    5072:	89 2f       	mov	r24, r25
    5074:	9a 2f       	mov	r25, r26
    5076:	ab 2f       	mov	r26, r27
    5078:	bb 27       	eor	r27, r27
    507a:	8c 83       	std	Y+4, r24	; 0x04
	addressMSB = address >> 16;
    507c:	8e 81       	ldd	r24, Y+6	; 0x06
    507e:	9f 81       	ldd	r25, Y+7	; 0x07
    5080:	a8 85       	ldd	r26, Y+8	; 0x08
    5082:	b9 85       	ldd	r27, Y+9	; 0x09
    5084:	cd 01       	movw	r24, r26
    5086:	aa 27       	eor	r26, r26
    5088:	bb 27       	eor	r27, r27
    508a:	8d 83       	std	Y+5, r24	; 0x05
	
	// Send read command
	WriteByte(0b00000011);
    508c:	83 e0       	ldi	r24, 0x03	; 3
    508e:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	// Send address to be read	
	WriteByte(addressMSB);
    5092:	8d 81       	ldd	r24, Y+5	; 0x05
    5094:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	WriteByte(addressMLSB);
    5098:	8c 81       	ldd	r24, Y+4	; 0x04
    509a:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	WriteByte(addressLSB);
    509e:	8b 81       	ldd	r24, Y+3	; 0x03
    50a0:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	for(int i=0;i<size;i++)	
    50a4:	1a 82       	std	Y+2, r1	; 0x02
    50a6:	19 82       	std	Y+1, r1	; 0x01
    50a8:	11 c0       	rjmp	.+34     	; 0x50cc <ReadFRAM+0x9a>
	{
		// Send "dummy byte" (to generate 8 clock periods)
		WriteByte(0x00);
    50aa:	80 e0       	ldi	r24, 0x00	; 0
    50ac:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
		// Read the received data byte
		Rec_ram[i]=SPDR;
    50b0:	89 81       	ldd	r24, Y+1	; 0x01
    50b2:	9a 81       	ldd	r25, Y+2	; 0x02
    50b4:	ee e4       	ldi	r30, 0x4E	; 78
    50b6:	f0 e0       	ldi	r31, 0x00	; 0
    50b8:	20 81       	ld	r18, Z
    50ba:	fc 01       	movw	r30, r24
    50bc:	e4 5d       	subi	r30, 0xD4	; 212
    50be:	fa 4f       	sbci	r31, 0xFA	; 250
    50c0:	20 83       	st	Z, r18
	// Send address to be read	
	WriteByte(addressMSB);
	WriteByte(addressMLSB);
	WriteByte(addressLSB);
	
	for(int i=0;i<size;i++)	
    50c2:	89 81       	ldd	r24, Y+1	; 0x01
    50c4:	9a 81       	ldd	r25, Y+2	; 0x02
    50c6:	01 96       	adiw	r24, 0x01	; 1
    50c8:	9a 83       	std	Y+2, r25	; 0x02
    50ca:	89 83       	std	Y+1, r24	; 0x01
    50cc:	8a 85       	ldd	r24, Y+10	; 0x0a
    50ce:	28 2f       	mov	r18, r24
    50d0:	30 e0       	ldi	r19, 0x00	; 0
    50d2:	89 81       	ldd	r24, Y+1	; 0x01
    50d4:	9a 81       	ldd	r25, Y+2	; 0x02
    50d6:	82 17       	cp	r24, r18
    50d8:	93 07       	cpc	r25, r19
    50da:	3c f3       	brlt	.-50     	; 0x50aa <ReadFRAM+0x78>
		// Read the received data byte
		Rec_ram[i]=SPDR;
	}
	
	// Disable F-RAM (SS high)
	FRAM_disable
    50dc:	a5 e2       	ldi	r26, 0x25	; 37
    50de:	b0 e0       	ldi	r27, 0x00	; 0
    50e0:	e5 e2       	ldi	r30, 0x25	; 37
    50e2:	f0 e0       	ldi	r31, 0x00	; 0
    50e4:	80 81       	ld	r24, Z
    50e6:	81 60       	ori	r24, 0x01	; 1
    50e8:	8c 93       	st	X, r24
}
    50ea:	2a 96       	adiw	r28, 0x0a	; 10
    50ec:	0f b6       	in	r0, 0x3f	; 63
    50ee:	f8 94       	cli
    50f0:	de bf       	out	0x3e, r29	; 62
    50f2:	0f be       	out	0x3f, r0	; 63
    50f4:	cd bf       	out	0x3d, r28	; 61
    50f6:	cf 91       	pop	r28
    50f8:	df 91       	pop	r29
    50fa:	08 95       	ret

000050fc <FRAM_sleep>:

void FRAM_sleep (void)
{
    50fc:	df 93       	push	r29
    50fe:	cf 93       	push	r28
    5100:	cd b7       	in	r28, 0x3d	; 61
    5102:	de b7       	in	r29, 0x3e	; 62
	// Change to high SPI speed
	FRAM_SPI_speed
    5104:	ec e4       	ldi	r30, 0x4C	; 76
    5106:	f0 e0       	ldi	r31, 0x00	; 0
    5108:	81 e5       	ldi	r24, 0x51	; 81
    510a:	80 83       	st	Z, r24
	// Enable F-RAM (SS low)
	FRAM_enable
    510c:	a5 e2       	ldi	r26, 0x25	; 37
    510e:	b0 e0       	ldi	r27, 0x00	; 0
    5110:	e5 e2       	ldi	r30, 0x25	; 37
    5112:	f0 e0       	ldi	r31, 0x00	; 0
    5114:	80 81       	ld	r24, Z
    5116:	8e 7f       	andi	r24, 0xFE	; 254
    5118:	8c 93       	st	X, r24
	// Send sleep command, be aware wake-up takes 400uS
	WriteByte(0b10111001);
    511a:	89 eb       	ldi	r24, 0xB9	; 185
    511c:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	// Disable F-RAM (SS high)
	FRAM_disable
    5120:	a5 e2       	ldi	r26, 0x25	; 37
    5122:	b0 e0       	ldi	r27, 0x00	; 0
    5124:	e5 e2       	ldi	r30, 0x25	; 37
    5126:	f0 e0       	ldi	r31, 0x00	; 0
    5128:	80 81       	ld	r24, Z
    512a:	81 60       	ori	r24, 0x01	; 1
    512c:	8c 93       	st	X, r24
}
    512e:	cf 91       	pop	r28
    5130:	df 91       	pop	r29
    5132:	08 95       	ret

00005134 <update_DataLog>:

unsigned char update_DataLog (void)
{
    5134:	df 93       	push	r29
    5136:	cf 93       	push	r28
    5138:	00 d0       	rcall	.+0      	; 0x513a <update_DataLog+0x6>
    513a:	cd b7       	in	r28, 0x3d	; 61
    513c:	de b7       	in	r29, 0x3e	; 62
	unsigned char Fram_array[2];
	
	//Place Fram count in F-RAM, to keep track of clusters in memory
	Fram_array[0] = Fram_count>>8;
    513e:	80 91 d6 05 	lds	r24, 0x05D6
    5142:	90 91 d7 05 	lds	r25, 0x05D7
    5146:	a0 91 d8 05 	lds	r26, 0x05D8
    514a:	b0 91 d9 05 	lds	r27, 0x05D9
    514e:	89 2f       	mov	r24, r25
    5150:	9a 2f       	mov	r25, r26
    5152:	ab 2f       	mov	r26, r27
    5154:	bb 27       	eor	r27, r27
    5156:	89 83       	std	Y+1, r24	; 0x01
	Fram_array[1] = Fram_count;
    5158:	80 91 d6 05 	lds	r24, 0x05D6
    515c:	90 91 d7 05 	lds	r25, 0x05D7
    5160:	a0 91 d8 05 	lds	r26, 0x05D8
    5164:	b0 91 d9 05 	lds	r27, 0x05D9
    5168:	8a 83       	std	Y+2, r24	; 0x02
	WriteFRAM(0,Fram_array,2);
    516a:	60 e0       	ldi	r22, 0x00	; 0
    516c:	70 e0       	ldi	r23, 0x00	; 0
    516e:	80 e0       	ldi	r24, 0x00	; 0
    5170:	90 e0       	ldi	r25, 0x00	; 0
    5172:	9e 01       	movw	r18, r28
    5174:	2f 5f       	subi	r18, 0xFF	; 255
    5176:	3f 4f       	sbci	r19, 0xFF	; 255
    5178:	a9 01       	movw	r20, r18
    517a:	22 e0       	ldi	r18, 0x02	; 2
    517c:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <WriteFRAM>
	
	//prepare data to be logged and place in F-RAM and get pointer to packed array
	pack_Ram_data();
    5180:	0e 94 5a 2a 	call	0x54b4	; 0x54b4 <pack_Ram_data>
	WriteFRAM((Fram_count*size+3),data_buffer,size);
    5184:	80 91 bf 06 	lds	r24, 0x06BF
    5188:	88 2f       	mov	r24, r24
    518a:	90 e0       	ldi	r25, 0x00	; 0
    518c:	a0 e0       	ldi	r26, 0x00	; 0
    518e:	b0 e0       	ldi	r27, 0x00	; 0
    5190:	20 91 d6 05 	lds	r18, 0x05D6
    5194:	30 91 d7 05 	lds	r19, 0x05D7
    5198:	40 91 d8 05 	lds	r20, 0x05D8
    519c:	50 91 d9 05 	lds	r21, 0x05D9
    51a0:	bc 01       	movw	r22, r24
    51a2:	cd 01       	movw	r24, r26
    51a4:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    51a8:	dc 01       	movw	r26, r24
    51aa:	cb 01       	movw	r24, r22
    51ac:	03 96       	adiw	r24, 0x03	; 3
    51ae:	a1 1d       	adc	r26, r1
    51b0:	b1 1d       	adc	r27, r1
    51b2:	e0 91 bf 06 	lds	r30, 0x06BF
    51b6:	28 e7       	ldi	r18, 0x78	; 120
    51b8:	36 e0       	ldi	r19, 0x06	; 6
    51ba:	bc 01       	movw	r22, r24
    51bc:	cd 01       	movw	r24, r26
    51be:	a9 01       	movw	r20, r18
    51c0:	2e 2f       	mov	r18, r30
    51c2:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <WriteFRAM>
	
	//increment Fram count to indicate that data cluster was added.
	Fram_count++;
    51c6:	80 91 d6 05 	lds	r24, 0x05D6
    51ca:	90 91 d7 05 	lds	r25, 0x05D7
    51ce:	a0 91 d8 05 	lds	r26, 0x05D8
    51d2:	b0 91 d9 05 	lds	r27, 0x05D9
    51d6:	01 96       	adiw	r24, 0x01	; 1
    51d8:	a1 1d       	adc	r26, r1
    51da:	b1 1d       	adc	r27, r1
    51dc:	80 93 d6 05 	sts	0x05D6, r24
    51e0:	90 93 d7 05 	sts	0x05D7, r25
    51e4:	a0 93 d8 05 	sts	0x05D8, r26
    51e8:	b0 93 d9 05 	sts	0x05D9, r27
	
	return(size);
    51ec:	80 91 bf 06 	lds	r24, 0x06BF
}
    51f0:	0f 90       	pop	r0
    51f2:	0f 90       	pop	r0
    51f4:	cf 91       	pop	r28
    51f6:	df 91       	pop	r29
    51f8:	08 95       	ret

000051fa <LogData_Transmit_to_USB>:

void LogData_Transmit_to_USB (void)
{
    51fa:	df 93       	push	r29
    51fc:	cf 93       	push	r28
    51fe:	cd b7       	in	r28, 0x3d	; 61
    5200:	de b7       	in	r29, 0x3e	; 62
    5202:	2c 97       	sbiw	r28, 0x0c	; 12
    5204:	0f b6       	in	r0, 0x3f	; 63
    5206:	f8 94       	cli
    5208:	de bf       	out	0x3e, r29	; 62
    520a:	0f be       	out	0x3f, r0	; 63
    520c:	cd bf       	out	0x3d, r28	; 61
	unsigned char buffer_count;
	signed char Tbatt_temp;
	signed int Ibatt_temp;

	//Performed for each log data cluster
	for (unsigned int i=0;i<Fram_count;i++)
    520e:	1c 82       	std	Y+4, r1	; 0x04
    5210:	1b 82       	std	Y+3, r1	; 0x03
    5212:	34 c1       	rjmp	.+616    	; 0x547c <LogData_Transmit_to_USB+0x282>
	{
		//Read the cluster of data
		ReadFRAM((i*size+3),size);
    5214:	80 91 bf 06 	lds	r24, 0x06BF
    5218:	28 2f       	mov	r18, r24
    521a:	30 e0       	ldi	r19, 0x00	; 0
    521c:	8b 81       	ldd	r24, Y+3	; 0x03
    521e:	9c 81       	ldd	r25, Y+4	; 0x04
    5220:	ac 01       	movw	r20, r24
    5222:	24 9f       	mul	r18, r20
    5224:	c0 01       	movw	r24, r0
    5226:	25 9f       	mul	r18, r21
    5228:	90 0d       	add	r25, r0
    522a:	34 9f       	mul	r19, r20
    522c:	90 0d       	add	r25, r0
    522e:	11 24       	eor	r1, r1
    5230:	03 96       	adiw	r24, 0x03	; 3
    5232:	cc 01       	movw	r24, r24
    5234:	a0 e0       	ldi	r26, 0x00	; 0
    5236:	b0 e0       	ldi	r27, 0x00	; 0
    5238:	20 91 bf 06 	lds	r18, 0x06BF
    523c:	bc 01       	movw	r22, r24
    523e:	cd 01       	movw	r24, r26
    5240:	42 2f       	mov	r20, r18
    5242:	0e 94 19 28 	call	0x5032	; 0x5032 <ReadFRAM>
		
		//Time
		tick_count = (Rec_ram[0]<<8)+Rec_ram[1];
    5246:	80 91 2c 05 	lds	r24, 0x052C
    524a:	88 2f       	mov	r24, r24
    524c:	90 e0       	ldi	r25, 0x00	; 0
    524e:	38 2f       	mov	r19, r24
    5250:	22 27       	eor	r18, r18
    5252:	80 91 2d 05 	lds	r24, 0x052D
    5256:	88 2f       	mov	r24, r24
    5258:	90 e0       	ldi	r25, 0x00	; 0
    525a:	82 0f       	add	r24, r18
    525c:	93 1f       	adc	r25, r19
    525e:	9c 87       	std	Y+12, r25	; 0x0c
    5260:	8b 87       	std	Y+11, r24	; 0x0b
		uart_mini_printf ("%u",tick_count);
    5262:	00 d0       	rcall	.+0      	; 0x5264 <LogData_Transmit_to_USB+0x6a>
    5264:	00 d0       	rcall	.+0      	; 0x5266 <LogData_Transmit_to_USB+0x6c>
    5266:	ed b7       	in	r30, 0x3d	; 61
    5268:	fe b7       	in	r31, 0x3e	; 62
    526a:	31 96       	adiw	r30, 0x01	; 1
    526c:	81 ee       	ldi	r24, 0xE1	; 225
    526e:	91 e0       	ldi	r25, 0x01	; 1
    5270:	91 83       	std	Z+1, r25	; 0x01
    5272:	80 83       	st	Z, r24
    5274:	8b 85       	ldd	r24, Y+11	; 0x0b
    5276:	9c 85       	ldd	r25, Y+12	; 0x0c
    5278:	93 83       	std	Z+3, r25	; 0x03
    527a:	82 83       	std	Z+2, r24	; 0x02
    527c:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    5280:	0f 90       	pop	r0
    5282:	0f 90       	pop	r0
    5284:	0f 90       	pop	r0
    5286:	0f 90       	pop	r0
		
		//Cell count
		uart_mini_printf (",%u",Rec_ram[2]);
    5288:	80 91 2e 05 	lds	r24, 0x052E
    528c:	28 2f       	mov	r18, r24
    528e:	30 e0       	ldi	r19, 0x00	; 0
    5290:	00 d0       	rcall	.+0      	; 0x5292 <LogData_Transmit_to_USB+0x98>
    5292:	00 d0       	rcall	.+0      	; 0x5294 <LogData_Transmit_to_USB+0x9a>
    5294:	ed b7       	in	r30, 0x3d	; 61
    5296:	fe b7       	in	r31, 0x3e	; 62
    5298:	31 96       	adiw	r30, 0x01	; 1
    529a:	84 ee       	ldi	r24, 0xE4	; 228
    529c:	91 e0       	ldi	r25, 0x01	; 1
    529e:	91 83       	std	Z+1, r25	; 0x01
    52a0:	80 83       	st	Z, r24
    52a2:	33 83       	std	Z+3, r19	; 0x03
    52a4:	22 83       	std	Z+2, r18	; 0x02
    52a6:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    52aa:	0f 90       	pop	r0
    52ac:	0f 90       	pop	r0
    52ae:	0f 90       	pop	r0
    52b0:	0f 90       	pop	r0
		
		//Cell voltages
		buffer_count = 3;
    52b2:	83 e0       	ldi	r24, 0x03	; 3
    52b4:	88 87       	std	Y+8, r24	; 0x08
		for (int i=1;i<=Cell_count;i++)
    52b6:	81 e0       	ldi	r24, 0x01	; 1
    52b8:	90 e0       	ldi	r25, 0x00	; 0
    52ba:	9a 83       	std	Y+2, r25	; 0x02
    52bc:	89 83       	std	Y+1, r24	; 0x01
    52be:	34 c0       	rjmp	.+104    	; 0x5328 <LogData_Transmit_to_USB+0x12e>
		{
			Vcell_temp = (Rec_ram[buffer_count]<<8)+Rec_ram[buffer_count+1];
    52c0:	88 85       	ldd	r24, Y+8	; 0x08
    52c2:	88 2f       	mov	r24, r24
    52c4:	90 e0       	ldi	r25, 0x00	; 0
    52c6:	fc 01       	movw	r30, r24
    52c8:	e4 5d       	subi	r30, 0xD4	; 212
    52ca:	fa 4f       	sbci	r31, 0xFA	; 250
    52cc:	80 81       	ld	r24, Z
    52ce:	88 2f       	mov	r24, r24
    52d0:	90 e0       	ldi	r25, 0x00	; 0
    52d2:	38 2f       	mov	r19, r24
    52d4:	22 27       	eor	r18, r18
    52d6:	88 85       	ldd	r24, Y+8	; 0x08
    52d8:	88 2f       	mov	r24, r24
    52da:	90 e0       	ldi	r25, 0x00	; 0
    52dc:	01 96       	adiw	r24, 0x01	; 1
    52de:	fc 01       	movw	r30, r24
    52e0:	e4 5d       	subi	r30, 0xD4	; 212
    52e2:	fa 4f       	sbci	r31, 0xFA	; 250
    52e4:	80 81       	ld	r24, Z
    52e6:	88 2f       	mov	r24, r24
    52e8:	90 e0       	ldi	r25, 0x00	; 0
    52ea:	82 0f       	add	r24, r18
    52ec:	93 1f       	adc	r25, r19
    52ee:	9a 87       	std	Y+10, r25	; 0x0a
    52f0:	89 87       	std	Y+9, r24	; 0x09
			uart_mini_printf (",%u",Vcell_temp);
    52f2:	00 d0       	rcall	.+0      	; 0x52f4 <LogData_Transmit_to_USB+0xfa>
    52f4:	00 d0       	rcall	.+0      	; 0x52f6 <LogData_Transmit_to_USB+0xfc>
    52f6:	ed b7       	in	r30, 0x3d	; 61
    52f8:	fe b7       	in	r31, 0x3e	; 62
    52fa:	31 96       	adiw	r30, 0x01	; 1
    52fc:	84 ee       	ldi	r24, 0xE4	; 228
    52fe:	91 e0       	ldi	r25, 0x01	; 1
    5300:	91 83       	std	Z+1, r25	; 0x01
    5302:	80 83       	st	Z, r24
    5304:	89 85       	ldd	r24, Y+9	; 0x09
    5306:	9a 85       	ldd	r25, Y+10	; 0x0a
    5308:	93 83       	std	Z+3, r25	; 0x03
    530a:	82 83       	std	Z+2, r24	; 0x02
    530c:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    5310:	0f 90       	pop	r0
    5312:	0f 90       	pop	r0
    5314:	0f 90       	pop	r0
    5316:	0f 90       	pop	r0
			buffer_count += 2;
    5318:	88 85       	ldd	r24, Y+8	; 0x08
    531a:	8e 5f       	subi	r24, 0xFE	; 254
    531c:	88 87       	std	Y+8, r24	; 0x08
		//Cell count
		uart_mini_printf (",%u",Rec_ram[2]);
		
		//Cell voltages
		buffer_count = 3;
		for (int i=1;i<=Cell_count;i++)
    531e:	89 81       	ldd	r24, Y+1	; 0x01
    5320:	9a 81       	ldd	r25, Y+2	; 0x02
    5322:	01 96       	adiw	r24, 0x01	; 1
    5324:	9a 83       	std	Y+2, r25	; 0x02
    5326:	89 83       	std	Y+1, r24	; 0x01
    5328:	89 81       	ldd	r24, Y+1	; 0x01
    532a:	9a 81       	ldd	r25, Y+2	; 0x02
    532c:	87 30       	cpi	r24, 0x07	; 7
    532e:	91 05       	cpc	r25, r1
    5330:	3c f2       	brlt	.-114    	; 0x52c0 <LogData_Transmit_to_USB+0xc6>
			uart_mini_printf (",%u",Vcell_temp);
			buffer_count += 2;
		}
		
		//battery current [mA/10]
		Ibatt_temp = (Rec_ram[buffer_count]<<8)+Rec_ram[buffer_count+1];
    5332:	88 85       	ldd	r24, Y+8	; 0x08
    5334:	88 2f       	mov	r24, r24
    5336:	90 e0       	ldi	r25, 0x00	; 0
    5338:	fc 01       	movw	r30, r24
    533a:	e4 5d       	subi	r30, 0xD4	; 212
    533c:	fa 4f       	sbci	r31, 0xFA	; 250
    533e:	80 81       	ld	r24, Z
    5340:	88 2f       	mov	r24, r24
    5342:	90 e0       	ldi	r25, 0x00	; 0
    5344:	38 2f       	mov	r19, r24
    5346:	22 27       	eor	r18, r18
    5348:	88 85       	ldd	r24, Y+8	; 0x08
    534a:	88 2f       	mov	r24, r24
    534c:	90 e0       	ldi	r25, 0x00	; 0
    534e:	01 96       	adiw	r24, 0x01	; 1
    5350:	fc 01       	movw	r30, r24
    5352:	e4 5d       	subi	r30, 0xD4	; 212
    5354:	fa 4f       	sbci	r31, 0xFA	; 250
    5356:	80 81       	ld	r24, Z
    5358:	88 2f       	mov	r24, r24
    535a:	90 e0       	ldi	r25, 0x00	; 0
    535c:	82 0f       	add	r24, r18
    535e:	93 1f       	adc	r25, r19
    5360:	9e 83       	std	Y+6, r25	; 0x06
    5362:	8d 83       	std	Y+5, r24	; 0x05
		uart_mini_printf (",%d",Ibatt_temp);
    5364:	00 d0       	rcall	.+0      	; 0x5366 <LogData_Transmit_to_USB+0x16c>
    5366:	00 d0       	rcall	.+0      	; 0x5368 <LogData_Transmit_to_USB+0x16e>
    5368:	ed b7       	in	r30, 0x3d	; 61
    536a:	fe b7       	in	r31, 0x3e	; 62
    536c:	31 96       	adiw	r30, 0x01	; 1
    536e:	88 ee       	ldi	r24, 0xE8	; 232
    5370:	91 e0       	ldi	r25, 0x01	; 1
    5372:	91 83       	std	Z+1, r25	; 0x01
    5374:	80 83       	st	Z, r24
    5376:	8d 81       	ldd	r24, Y+5	; 0x05
    5378:	9e 81       	ldd	r25, Y+6	; 0x06
    537a:	93 83       	std	Z+3, r25	; 0x03
    537c:	82 83       	std	Z+2, r24	; 0x02
    537e:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    5382:	0f 90       	pop	r0
    5384:	0f 90       	pop	r0
    5386:	0f 90       	pop	r0
    5388:	0f 90       	pop	r0
		buffer_count += 2;
    538a:	88 85       	ldd	r24, Y+8	; 0x08
    538c:	8e 5f       	subi	r24, 0xFE	; 254
    538e:	88 87       	std	Y+8, r24	; 0x08
		
		//Temperature
		uart_mini_printf (",%d",Rec_ram[buffer_count]);
    5390:	88 85       	ldd	r24, Y+8	; 0x08
    5392:	88 2f       	mov	r24, r24
    5394:	90 e0       	ldi	r25, 0x00	; 0
    5396:	fc 01       	movw	r30, r24
    5398:	e4 5d       	subi	r30, 0xD4	; 212
    539a:	fa 4f       	sbci	r31, 0xFA	; 250
    539c:	80 81       	ld	r24, Z
    539e:	28 2f       	mov	r18, r24
    53a0:	30 e0       	ldi	r19, 0x00	; 0
    53a2:	00 d0       	rcall	.+0      	; 0x53a4 <LogData_Transmit_to_USB+0x1aa>
    53a4:	00 d0       	rcall	.+0      	; 0x53a6 <LogData_Transmit_to_USB+0x1ac>
    53a6:	ed b7       	in	r30, 0x3d	; 61
    53a8:	fe b7       	in	r31, 0x3e	; 62
    53aa:	31 96       	adiw	r30, 0x01	; 1
    53ac:	88 ee       	ldi	r24, 0xE8	; 232
    53ae:	91 e0       	ldi	r25, 0x01	; 1
    53b0:	91 83       	std	Z+1, r25	; 0x01
    53b2:	80 83       	st	Z, r24
    53b4:	33 83       	std	Z+3, r19	; 0x03
    53b6:	22 83       	std	Z+2, r18	; 0x02
    53b8:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    53bc:	0f 90       	pop	r0
    53be:	0f 90       	pop	r0
    53c0:	0f 90       	pop	r0
    53c2:	0f 90       	pop	r0
		buffer_count ++;
    53c4:	88 85       	ldd	r24, Y+8	; 0x08
    53c6:	8f 5f       	subi	r24, 0xFF	; 255
    53c8:	88 87       	std	Y+8, r24	; 0x08
		 		
		//SOC
		uart_mini_printf (",%u",Rec_ram[buffer_count]);
    53ca:	88 85       	ldd	r24, Y+8	; 0x08
    53cc:	88 2f       	mov	r24, r24
    53ce:	90 e0       	ldi	r25, 0x00	; 0
    53d0:	fc 01       	movw	r30, r24
    53d2:	e4 5d       	subi	r30, 0xD4	; 212
    53d4:	fa 4f       	sbci	r31, 0xFA	; 250
    53d6:	80 81       	ld	r24, Z
    53d8:	28 2f       	mov	r18, r24
    53da:	30 e0       	ldi	r19, 0x00	; 0
    53dc:	00 d0       	rcall	.+0      	; 0x53de <LogData_Transmit_to_USB+0x1e4>
    53de:	00 d0       	rcall	.+0      	; 0x53e0 <LogData_Transmit_to_USB+0x1e6>
    53e0:	ed b7       	in	r30, 0x3d	; 61
    53e2:	fe b7       	in	r31, 0x3e	; 62
    53e4:	31 96       	adiw	r30, 0x01	; 1
    53e6:	84 ee       	ldi	r24, 0xE4	; 228
    53e8:	91 e0       	ldi	r25, 0x01	; 1
    53ea:	91 83       	std	Z+1, r25	; 0x01
    53ec:	80 83       	st	Z, r24
    53ee:	33 83       	std	Z+3, r19	; 0x03
    53f0:	22 83       	std	Z+2, r18	; 0x02
    53f2:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    53f6:	0f 90       	pop	r0
    53f8:	0f 90       	pop	r0
    53fa:	0f 90       	pop	r0
    53fc:	0f 90       	pop	r0
		buffer_count ++;
    53fe:	88 85       	ldd	r24, Y+8	; 0x08
    5400:	8f 5f       	subi	r24, 0xFF	; 255
    5402:	88 87       	std	Y+8, r24	; 0x08
			
		//SOH(for future use)
		uart_mini_printf (",%u",Rec_ram[buffer_count]);
    5404:	88 85       	ldd	r24, Y+8	; 0x08
    5406:	88 2f       	mov	r24, r24
    5408:	90 e0       	ldi	r25, 0x00	; 0
    540a:	fc 01       	movw	r30, r24
    540c:	e4 5d       	subi	r30, 0xD4	; 212
    540e:	fa 4f       	sbci	r31, 0xFA	; 250
    5410:	80 81       	ld	r24, Z
    5412:	28 2f       	mov	r18, r24
    5414:	30 e0       	ldi	r19, 0x00	; 0
    5416:	00 d0       	rcall	.+0      	; 0x5418 <LogData_Transmit_to_USB+0x21e>
    5418:	00 d0       	rcall	.+0      	; 0x541a <LogData_Transmit_to_USB+0x220>
    541a:	ed b7       	in	r30, 0x3d	; 61
    541c:	fe b7       	in	r31, 0x3e	; 62
    541e:	31 96       	adiw	r30, 0x01	; 1
    5420:	84 ee       	ldi	r24, 0xE4	; 228
    5422:	91 e0       	ldi	r25, 0x01	; 1
    5424:	91 83       	std	Z+1, r25	; 0x01
    5426:	80 83       	st	Z, r24
    5428:	33 83       	std	Z+3, r19	; 0x03
    542a:	22 83       	std	Z+2, r18	; 0x02
    542c:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    5430:	0f 90       	pop	r0
    5432:	0f 90       	pop	r0
    5434:	0f 90       	pop	r0
    5436:	0f 90       	pop	r0
		buffer_count ++;
    5438:	88 85       	ldd	r24, Y+8	; 0x08
    543a:	8f 5f       	subi	r24, 0xFF	; 255
    543c:	88 87       	std	Y+8, r24	; 0x08
		
		//Error code
		uart_mini_printf (",%u\r\n",Rec_ram[buffer_count]);
    543e:	88 85       	ldd	r24, Y+8	; 0x08
    5440:	88 2f       	mov	r24, r24
    5442:	90 e0       	ldi	r25, 0x00	; 0
    5444:	fc 01       	movw	r30, r24
    5446:	e4 5d       	subi	r30, 0xD4	; 212
    5448:	fa 4f       	sbci	r31, 0xFA	; 250
    544a:	80 81       	ld	r24, Z
    544c:	28 2f       	mov	r18, r24
    544e:	30 e0       	ldi	r19, 0x00	; 0
    5450:	00 d0       	rcall	.+0      	; 0x5452 <LogData_Transmit_to_USB+0x258>
    5452:	00 d0       	rcall	.+0      	; 0x5454 <LogData_Transmit_to_USB+0x25a>
    5454:	ed b7       	in	r30, 0x3d	; 61
    5456:	fe b7       	in	r31, 0x3e	; 62
    5458:	31 96       	adiw	r30, 0x01	; 1
    545a:	8c ee       	ldi	r24, 0xEC	; 236
    545c:	91 e0       	ldi	r25, 0x01	; 1
    545e:	91 83       	std	Z+1, r25	; 0x01
    5460:	80 83       	st	Z, r24
    5462:	33 83       	std	Z+3, r19	; 0x03
    5464:	22 83       	std	Z+2, r18	; 0x02
    5466:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    546a:	0f 90       	pop	r0
    546c:	0f 90       	pop	r0
    546e:	0f 90       	pop	r0
    5470:	0f 90       	pop	r0
	unsigned char buffer_count;
	signed char Tbatt_temp;
	signed int Ibatt_temp;

	//Performed for each log data cluster
	for (unsigned int i=0;i<Fram_count;i++)
    5472:	8b 81       	ldd	r24, Y+3	; 0x03
    5474:	9c 81       	ldd	r25, Y+4	; 0x04
    5476:	01 96       	adiw	r24, 0x01	; 1
    5478:	9c 83       	std	Y+4, r25	; 0x04
    547a:	8b 83       	std	Y+3, r24	; 0x03
    547c:	8b 81       	ldd	r24, Y+3	; 0x03
    547e:	9c 81       	ldd	r25, Y+4	; 0x04
    5480:	9c 01       	movw	r18, r24
    5482:	40 e0       	ldi	r20, 0x00	; 0
    5484:	50 e0       	ldi	r21, 0x00	; 0
    5486:	80 91 d6 05 	lds	r24, 0x05D6
    548a:	90 91 d7 05 	lds	r25, 0x05D7
    548e:	a0 91 d8 05 	lds	r26, 0x05D8
    5492:	b0 91 d9 05 	lds	r27, 0x05D9
    5496:	28 17       	cp	r18, r24
    5498:	39 07       	cpc	r19, r25
    549a:	4a 07       	cpc	r20, r26
    549c:	5b 07       	cpc	r21, r27
    549e:	08 f4       	brcc	.+2      	; 0x54a2 <LogData_Transmit_to_USB+0x2a8>
    54a0:	b9 ce       	rjmp	.-654    	; 0x5214 <LogData_Transmit_to_USB+0x1a>
		buffer_count ++;
		
		//Error code
		uart_mini_printf (",%u\r\n",Rec_ram[buffer_count]);
	}
}
    54a2:	2c 96       	adiw	r28, 0x0c	; 12
    54a4:	0f b6       	in	r0, 0x3f	; 63
    54a6:	f8 94       	cli
    54a8:	de bf       	out	0x3e, r29	; 62
    54aa:	0f be       	out	0x3f, r0	; 63
    54ac:	cd bf       	out	0x3d, r28	; 61
    54ae:	cf 91       	pop	r28
    54b0:	df 91       	pop	r29
    54b2:	08 95       	ret

000054b4 <pack_Ram_data>:

void pack_Ram_data (void)
{
    54b4:	ef 92       	push	r14
    54b6:	ff 92       	push	r15
    54b8:	0f 93       	push	r16
    54ba:	1f 93       	push	r17
    54bc:	df 93       	push	r29
    54be:	cf 93       	push	r28
    54c0:	00 d0       	rcall	.+0      	; 0x54c2 <pack_Ram_data+0xe>
    54c2:	00 d0       	rcall	.+0      	; 0x54c4 <pack_Ram_data+0x10>
    54c4:	0f 92       	push	r0
    54c6:	cd b7       	in	r28, 0x3d	; 61
    54c8:	de b7       	in	r29, 0x3e	; 62
	unsigned char buffer_count;
	signed int	temperary;
	
	//Set size count to 0, incremented at every byte write
	size=0;
    54ca:	10 92 bf 06 	sts	0x06BF, r1
	
	//Place time passed since turn-on
	data_buffer[0] = Fram_Sec>>8;	size ++;
    54ce:	80 91 e0 05 	lds	r24, 0x05E0
    54d2:	90 91 e1 05 	lds	r25, 0x05E1
    54d6:	89 2f       	mov	r24, r25
    54d8:	99 27       	eor	r25, r25
    54da:	80 93 78 06 	sts	0x0678, r24
    54de:	80 91 bf 06 	lds	r24, 0x06BF
    54e2:	8f 5f       	subi	r24, 0xFF	; 255
    54e4:	80 93 bf 06 	sts	0x06BF, r24
	data_buffer[1] = Fram_Sec;		size ++;
    54e8:	80 91 e0 05 	lds	r24, 0x05E0
    54ec:	90 91 e1 05 	lds	r25, 0x05E1
    54f0:	80 93 79 06 	sts	0x0679, r24
    54f4:	80 91 bf 06 	lds	r24, 0x06BF
    54f8:	8f 5f       	subi	r24, 0xFF	; 255
    54fa:	80 93 bf 06 	sts	0x06BF, r24
	
	//holds number of cells
	data_buffer[2] = Cell_count;		size ++;
    54fe:	86 e0       	ldi	r24, 0x06	; 6
    5500:	80 93 7a 06 	sts	0x067A, r24
    5504:	80 91 bf 06 	lds	r24, 0x06BF
    5508:	8f 5f       	subi	r24, 0xFF	; 255
    550a:	80 93 bf 06 	sts	0x06BF, r24
	//Place cell voltages
	buffer_count = 3;
    550e:	83 e0       	ldi	r24, 0x03	; 3
    5510:	8d 83       	std	Y+5, r24	; 0x05
	for (int i=1;i<=Cell_count;i++)
    5512:	81 e0       	ldi	r24, 0x01	; 1
    5514:	90 e0       	ldi	r25, 0x00	; 0
    5516:	9a 83       	std	Y+2, r25	; 0x02
    5518:	89 83       	std	Y+1, r24	; 0x01
    551a:	37 c0       	rjmp	.+110    	; 0x558a <pack_Ram_data+0xd6>
	{
		//Place MSB Vcell
		data_buffer[buffer_count] = Vcell[i]>>8;	size ++;
    551c:	8d 81       	ldd	r24, Y+5	; 0x05
    551e:	28 2f       	mov	r18, r24
    5520:	30 e0       	ldi	r19, 0x00	; 0
    5522:	89 81       	ldd	r24, Y+1	; 0x01
    5524:	9a 81       	ldd	r25, Y+2	; 0x02
    5526:	88 0f       	add	r24, r24
    5528:	99 1f       	adc	r25, r25
    552a:	fc 01       	movw	r30, r24
    552c:	e1 5e       	subi	r30, 0xE1	; 225
    552e:	f9 4f       	sbci	r31, 0xF9	; 249
    5530:	80 81       	ld	r24, Z
    5532:	91 81       	ldd	r25, Z+1	; 0x01
    5534:	89 2f       	mov	r24, r25
    5536:	99 27       	eor	r25, r25
    5538:	f9 01       	movw	r30, r18
    553a:	e8 58       	subi	r30, 0x88	; 136
    553c:	f9 4f       	sbci	r31, 0xF9	; 249
    553e:	80 83       	st	Z, r24
    5540:	80 91 bf 06 	lds	r24, 0x06BF
    5544:	8f 5f       	subi	r24, 0xFF	; 255
    5546:	80 93 bf 06 	sts	0x06BF, r24
		buffer_count++;
    554a:	8d 81       	ldd	r24, Y+5	; 0x05
    554c:	8f 5f       	subi	r24, 0xFF	; 255
    554e:	8d 83       	std	Y+5, r24	; 0x05
		//Place LSB Vcell
		data_buffer[buffer_count] = Vcell[i];		size ++;
    5550:	8d 81       	ldd	r24, Y+5	; 0x05
    5552:	28 2f       	mov	r18, r24
    5554:	30 e0       	ldi	r19, 0x00	; 0
    5556:	89 81       	ldd	r24, Y+1	; 0x01
    5558:	9a 81       	ldd	r25, Y+2	; 0x02
    555a:	88 0f       	add	r24, r24
    555c:	99 1f       	adc	r25, r25
    555e:	fc 01       	movw	r30, r24
    5560:	e1 5e       	subi	r30, 0xE1	; 225
    5562:	f9 4f       	sbci	r31, 0xF9	; 249
    5564:	80 81       	ld	r24, Z
    5566:	91 81       	ldd	r25, Z+1	; 0x01
    5568:	f9 01       	movw	r30, r18
    556a:	e8 58       	subi	r30, 0x88	; 136
    556c:	f9 4f       	sbci	r31, 0xF9	; 249
    556e:	80 83       	st	Z, r24
    5570:	80 91 bf 06 	lds	r24, 0x06BF
    5574:	8f 5f       	subi	r24, 0xFF	; 255
    5576:	80 93 bf 06 	sts	0x06BF, r24
		buffer_count++;
    557a:	8d 81       	ldd	r24, Y+5	; 0x05
    557c:	8f 5f       	subi	r24, 0xFF	; 255
    557e:	8d 83       	std	Y+5, r24	; 0x05
	
	//holds number of cells
	data_buffer[2] = Cell_count;		size ++;
	//Place cell voltages
	buffer_count = 3;
	for (int i=1;i<=Cell_count;i++)
    5580:	89 81       	ldd	r24, Y+1	; 0x01
    5582:	9a 81       	ldd	r25, Y+2	; 0x02
    5584:	01 96       	adiw	r24, 0x01	; 1
    5586:	9a 83       	std	Y+2, r25	; 0x02
    5588:	89 83       	std	Y+1, r24	; 0x01
    558a:	89 81       	ldd	r24, Y+1	; 0x01
    558c:	9a 81       	ldd	r25, Y+2	; 0x02
    558e:	87 30       	cpi	r24, 0x07	; 7
    5590:	91 05       	cpc	r25, r1
    5592:	24 f2       	brlt	.-120    	; 0x551c <pack_Ram_data+0x68>
		data_buffer[buffer_count] = Vcell[i];		size ++;
		buffer_count++;
	}
	
	//Place battery current [mA/10](to allow signed value contained in 2 bytes)
	temperary = ((signed long)Idischarge-Icharge)/10;
    5594:	80 91 de 05 	lds	r24, 0x05DE
    5598:	90 91 df 05 	lds	r25, 0x05DF
    559c:	9c 01       	movw	r18, r24
    559e:	40 e0       	ldi	r20, 0x00	; 0
    55a0:	50 e0       	ldi	r21, 0x00	; 0
    55a2:	80 91 6e 06 	lds	r24, 0x066E
    55a6:	90 91 6f 06 	lds	r25, 0x066F
    55aa:	cc 01       	movw	r24, r24
    55ac:	a0 e0       	ldi	r26, 0x00	; 0
    55ae:	b0 e0       	ldi	r27, 0x00	; 0
    55b0:	79 01       	movw	r14, r18
    55b2:	8a 01       	movw	r16, r20
    55b4:	e8 1a       	sub	r14, r24
    55b6:	f9 0a       	sbc	r15, r25
    55b8:	0a 0b       	sbc	r16, r26
    55ba:	1b 0b       	sbc	r17, r27
    55bc:	d8 01       	movw	r26, r16
    55be:	c7 01       	movw	r24, r14
    55c0:	2a e0       	ldi	r18, 0x0A	; 10
    55c2:	30 e0       	ldi	r19, 0x00	; 0
    55c4:	40 e0       	ldi	r20, 0x00	; 0
    55c6:	50 e0       	ldi	r21, 0x00	; 0
    55c8:	bc 01       	movw	r22, r24
    55ca:	cd 01       	movw	r24, r26
    55cc:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    55d0:	da 01       	movw	r26, r20
    55d2:	c9 01       	movw	r24, r18
    55d4:	9c 83       	std	Y+4, r25	; 0x04
    55d6:	8b 83       	std	Y+3, r24	; 0x03
	data_buffer[buffer_count] = temperary>>8;	size ++;
    55d8:	8d 81       	ldd	r24, Y+5	; 0x05
    55da:	28 2f       	mov	r18, r24
    55dc:	30 e0       	ldi	r19, 0x00	; 0
    55de:	8b 81       	ldd	r24, Y+3	; 0x03
    55e0:	9c 81       	ldd	r25, Y+4	; 0x04
    55e2:	89 2f       	mov	r24, r25
    55e4:	99 0f       	add	r25, r25
    55e6:	99 0b       	sbc	r25, r25
    55e8:	f9 01       	movw	r30, r18
    55ea:	e8 58       	subi	r30, 0x88	; 136
    55ec:	f9 4f       	sbci	r31, 0xF9	; 249
    55ee:	80 83       	st	Z, r24
    55f0:	80 91 bf 06 	lds	r24, 0x06BF
    55f4:	8f 5f       	subi	r24, 0xFF	; 255
    55f6:	80 93 bf 06 	sts	0x06BF, r24
	buffer_count++;
    55fa:	8d 81       	ldd	r24, Y+5	; 0x05
    55fc:	8f 5f       	subi	r24, 0xFF	; 255
    55fe:	8d 83       	std	Y+5, r24	; 0x05
	data_buffer[buffer_count] = temperary;		size ++;
    5600:	8d 81       	ldd	r24, Y+5	; 0x05
    5602:	88 2f       	mov	r24, r24
    5604:	90 e0       	ldi	r25, 0x00	; 0
    5606:	2b 81       	ldd	r18, Y+3	; 0x03
    5608:	fc 01       	movw	r30, r24
    560a:	e8 58       	subi	r30, 0x88	; 136
    560c:	f9 4f       	sbci	r31, 0xF9	; 249
    560e:	20 83       	st	Z, r18
    5610:	80 91 bf 06 	lds	r24, 0x06BF
    5614:	8f 5f       	subi	r24, 0xFF	; 255
    5616:	80 93 bf 06 	sts	0x06BF, r24
	buffer_count++;
    561a:	8d 81       	ldd	r24, Y+5	; 0x05
    561c:	8f 5f       	subi	r24, 0xFF	; 255
    561e:	8d 83       	std	Y+5, r24	; 0x05
	
	//Place Temperature
	data_buffer[buffer_count] = Tbatt[1];		size ++;
    5620:	8d 81       	ldd	r24, Y+5	; 0x05
    5622:	28 2f       	mov	r18, r24
    5624:	30 e0       	ldi	r19, 0x00	; 0
    5626:	80 91 0d 06 	lds	r24, 0x060D
    562a:	f9 01       	movw	r30, r18
    562c:	e8 58       	subi	r30, 0x88	; 136
    562e:	f9 4f       	sbci	r31, 0xF9	; 249
    5630:	80 83       	st	Z, r24
    5632:	80 91 bf 06 	lds	r24, 0x06BF
    5636:	8f 5f       	subi	r24, 0xFF	; 255
    5638:	80 93 bf 06 	sts	0x06BF, r24
	buffer_count++;
    563c:	8d 81       	ldd	r24, Y+5	; 0x05
    563e:	8f 5f       	subi	r24, 0xFF	; 255
    5640:	8d 83       	std	Y+5, r24	; 0x05
	
	//Place SOC (for cell 1 as all cells are expected to be within a 2% range)
	data_buffer[buffer_count] = SOC[1];		size ++;
    5642:	8d 81       	ldd	r24, Y+5	; 0x05
    5644:	88 2f       	mov	r24, r24
    5646:	90 e0       	ldi	r25, 0x00	; 0
    5648:	20 91 ae 06 	lds	r18, 0x06AE
    564c:	fc 01       	movw	r30, r24
    564e:	e8 58       	subi	r30, 0x88	; 136
    5650:	f9 4f       	sbci	r31, 0xF9	; 249
    5652:	20 83       	st	Z, r18
    5654:	80 91 bf 06 	lds	r24, 0x06BF
    5658:	8f 5f       	subi	r24, 0xFF	; 255
    565a:	80 93 bf 06 	sts	0x06BF, r24
	buffer_count++;
    565e:	8d 81       	ldd	r24, Y+5	; 0x05
    5660:	8f 5f       	subi	r24, 0xFF	; 255
    5662:	8d 83       	std	Y+5, r24	; 0x05
	
	//Place SOH(for future use)
	data_buffer[buffer_count] = 100;		size ++;
    5664:	8d 81       	ldd	r24, Y+5	; 0x05
    5666:	88 2f       	mov	r24, r24
    5668:	90 e0       	ldi	r25, 0x00	; 0
    566a:	fc 01       	movw	r30, r24
    566c:	e8 58       	subi	r30, 0x88	; 136
    566e:	f9 4f       	sbci	r31, 0xF9	; 249
    5670:	84 e6       	ldi	r24, 0x64	; 100
    5672:	80 83       	st	Z, r24
    5674:	80 91 bf 06 	lds	r24, 0x06BF
    5678:	8f 5f       	subi	r24, 0xFF	; 255
    567a:	80 93 bf 06 	sts	0x06BF, r24
	buffer_count++;
    567e:	8d 81       	ldd	r24, Y+5	; 0x05
    5680:	8f 5f       	subi	r24, 0xFF	; 255
    5682:	8d 83       	std	Y+5, r24	; 0x05
	
	//Place error code
	data_buffer[buffer_count] = error_code_SW_protection;	size ++;
    5684:	8d 81       	ldd	r24, Y+5	; 0x05
    5686:	88 2f       	mov	r24, r24
    5688:	90 e0       	ldi	r25, 0x00	; 0
    568a:	20 91 a9 05 	lds	r18, 0x05A9
    568e:	fc 01       	movw	r30, r24
    5690:	e8 58       	subi	r30, 0x88	; 136
    5692:	f9 4f       	sbci	r31, 0xF9	; 249
    5694:	20 83       	st	Z, r18
    5696:	80 91 bf 06 	lds	r24, 0x06BF
    569a:	8f 5f       	subi	r24, 0xFF	; 255
    569c:	80 93 bf 06 	sts	0x06BF, r24
    56a0:	0f 90       	pop	r0
    56a2:	0f 90       	pop	r0
    56a4:	0f 90       	pop	r0
    56a6:	0f 90       	pop	r0
    56a8:	0f 90       	pop	r0
    56aa:	cf 91       	pop	r28
    56ac:	df 91       	pop	r29
    56ae:	1f 91       	pop	r17
    56b0:	0f 91       	pop	r16
    56b2:	ff 90       	pop	r15
    56b4:	ef 90       	pop	r14
    56b6:	08 95       	ret

000056b8 <send_Data_and_CRC>:
0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3};

//Function write data to frontend. 
//Parameters: Device address, Register address, Register data 
void send_Data_and_CRC(unsigned char Dev_addr,unsigned char Reg_addr,unsigned char data)
{
    56b8:	df 93       	push	r29
    56ba:	cf 93       	push	r28
    56bc:	00 d0       	rcall	.+0      	; 0x56be <send_Data_and_CRC+0x6>
    56be:	00 d0       	rcall	.+0      	; 0x56c0 <send_Data_and_CRC+0x8>
    56c0:	00 d0       	rcall	.+0      	; 0x56c2 <send_Data_and_CRC+0xa>
    56c2:	cd b7       	in	r28, 0x3d	; 61
    56c4:	de b7       	in	r29, 0x3e	; 62
    56c6:	8c 83       	std	Y+4, r24	; 0x04
    56c8:	6d 83       	std	Y+5, r22	; 0x05
    56ca:	4e 83       	std	Y+6, r20	; 0x06
	unsigned char crc = 0;
    56cc:	1b 82       	std	Y+3, r1	; 0x03
	//Add "write bit(lsb = 1)" to device address byte
	//Add values to buffer array 
	buffer[0] = (Dev_addr << 1) + 1;
    56ce:	8c 81       	ldd	r24, Y+4	; 0x04
    56d0:	88 0f       	add	r24, r24
    56d2:	8f 5f       	subi	r24, 0xFF	; 255
    56d4:	80 93 e4 05 	sts	0x05E4, r24
	buffer[1] = Reg_addr;
    56d8:	8d 81       	ldd	r24, Y+5	; 0x05
    56da:	80 93 e5 05 	sts	0x05E5, r24
	buffer[2] = data;
    56de:	8e 81       	ldd	r24, Y+6	; 0x06
    56e0:	80 93 e6 05 	sts	0x05E6, r24
	
	//enable frontend SPI(SS high, as HW inverts)
	PORTB |= (1<<PB5);
    56e4:	a5 e2       	ldi	r26, 0x25	; 37
    56e6:	b0 e0       	ldi	r27, 0x00	; 0
    56e8:	e5 e2       	ldi	r30, 0x25	; 37
    56ea:	f0 e0       	ldi	r31, 0x00	; 0
    56ec:	80 81       	ld	r24, Z
    56ee:	80 62       	ori	r24, 0x20	; 32
    56f0:	8c 93       	st	X, r24
	
	//CRC is calculated and creates some delay from SS low to first data
	crc = CRC_Value(buffer,3);
    56f2:	84 ee       	ldi	r24, 0xE4	; 228
    56f4:	95 e0       	ldi	r25, 0x05	; 5
    56f6:	63 e0       	ldi	r22, 0x03	; 3
    56f8:	0e 94 61 2e 	call	0x5cc2	; 0x5cc2 <CRC_Value>
    56fc:	8b 83       	std	Y+3, r24	; 0x03
	
	CPU_speed_low();
    56fe:	0e 94 df 35 	call	0x6bbe	; 0x6bbe <CPU_speed_low>
	
	//write first byte at low speed, as optocouplars "narrows" first bit	
	Frontend_initial_SPI_speed;
    5702:	ec e4       	ldi	r30, 0x4C	; 76
    5704:	f0 e0       	ldi	r31, 0x00	; 0
    5706:	87 e5       	ldi	r24, 0x57	; 87
    5708:	80 83       	st	Z, r24
	WriteByte(buffer[0]);
    570a:	80 91 e4 05 	lds	r24, 0x05E4
    570e:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	//increase SPI speed
	Frontend_SPI_speed;
    5712:	ec e4       	ldi	r30, 0x4C	; 76
    5714:	f0 e0       	ldi	r31, 0x00	; 0
    5716:	87 e5       	ldi	r24, 0x57	; 87
    5718:	80 83       	st	Z, r24
			
	//write Dev./Reg. address and data from buffer to frontend
	for (int i=1;i<3;i++)
    571a:	81 e0       	ldi	r24, 0x01	; 1
    571c:	90 e0       	ldi	r25, 0x00	; 0
    571e:	9a 83       	std	Y+2, r25	; 0x02
    5720:	89 83       	std	Y+1, r24	; 0x01
    5722:	0d c0       	rjmp	.+26     	; 0x573e <send_Data_and_CRC+0x86>
	{
		WriteByte(buffer[i]);
    5724:	89 81       	ldd	r24, Y+1	; 0x01
    5726:	9a 81       	ldd	r25, Y+2	; 0x02
    5728:	fc 01       	movw	r30, r24
    572a:	ec 51       	subi	r30, 0x1C	; 28
    572c:	fa 4f       	sbci	r31, 0xFA	; 250
    572e:	80 81       	ld	r24, Z
    5730:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	WriteByte(buffer[0]);
	//increase SPI speed
	Frontend_SPI_speed;
			
	//write Dev./Reg. address and data from buffer to frontend
	for (int i=1;i<3;i++)
    5734:	89 81       	ldd	r24, Y+1	; 0x01
    5736:	9a 81       	ldd	r25, Y+2	; 0x02
    5738:	01 96       	adiw	r24, 0x01	; 1
    573a:	9a 83       	std	Y+2, r25	; 0x02
    573c:	89 83       	std	Y+1, r24	; 0x01
    573e:	89 81       	ldd	r24, Y+1	; 0x01
    5740:	9a 81       	ldd	r25, Y+2	; 0x02
    5742:	83 30       	cpi	r24, 0x03	; 3
    5744:	91 05       	cpc	r25, r1
    5746:	74 f3       	brlt	.-36     	; 0x5724 <send_Data_and_CRC+0x6c>
	{
		WriteByte(buffer[i]);
	}
	//write CRC byte for error check
	WriteByte(crc);
    5748:	8b 81       	ldd	r24, Y+3	; 0x03
    574a:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	Frontend_SPI_disable;
    574e:	ac e4       	ldi	r26, 0x4C	; 76
    5750:	b0 e0       	ldi	r27, 0x00	; 0
    5752:	ec e4       	ldi	r30, 0x4C	; 76
    5754:	f0 e0       	ldi	r31, 0x00	; 0
    5756:	80 81       	ld	r24, Z
    5758:	8f 7b       	andi	r24, 0xBF	; 191
    575a:	8c 93       	st	X, r24
	//Disable frontend SPI(SS low, as hw inverts)
	PORTB &= ~(1<<PB5);
    575c:	a5 e2       	ldi	r26, 0x25	; 37
    575e:	b0 e0       	ldi	r27, 0x00	; 0
    5760:	e5 e2       	ldi	r30, 0x25	; 37
    5762:	f0 e0       	ldi	r31, 0x00	; 0
    5764:	80 81       	ld	r24, Z
    5766:	8f 7d       	andi	r24, 0xDF	; 223
    5768:	8c 93       	st	X, r24

	
	CPU_speed_high();
    576a:	0e 94 6c 36 	call	0x6cd8	; 0x6cd8 <CPU_speed_high>
}
    576e:	26 96       	adiw	r28, 0x06	; 6
    5770:	0f b6       	in	r0, 0x3f	; 63
    5772:	f8 94       	cli
    5774:	de bf       	out	0x3e, r29	; 62
    5776:	0f be       	out	0x3f, r0	; 63
    5778:	cd bf       	out	0x3d, r28	; 61
    577a:	cf 91       	pop	r28
    577c:	df 91       	pop	r29
    577e:	08 95       	ret

00005780 <receive_Data_and_CRC>:

unsigned char receive_Data_and_CRC(unsigned char Dev_addr,unsigned char start_Addr,unsigned char byte_Count)
{
    5780:	df 93       	push	r29
    5782:	cf 93       	push	r28
    5784:	cd b7       	in	r28, 0x3d	; 61
    5786:	de b7       	in	r29, 0x3e	; 62
    5788:	27 97       	sbiw	r28, 0x07	; 7
    578a:	0f b6       	in	r0, 0x3f	; 63
    578c:	f8 94       	cli
    578e:	de bf       	out	0x3e, r29	; 62
    5790:	0f be       	out	0x3f, r0	; 63
    5792:	cd bf       	out	0x3d, r28	; 61
    5794:	8c 83       	std	Y+4, r24	; 0x04
    5796:	6d 83       	std	Y+5, r22	; 0x05
    5798:	4e 83       	std	Y+6, r20	; 0x06
	unsigned char crc = 0;
    579a:	1b 82       	std	Y+3, r1	; 0x03
	
		
	//enable frontend SPI(SS high, as HW inverts)
	PORTB |= (1<<PB5);
    579c:	a5 e2       	ldi	r26, 0x25	; 37
    579e:	b0 e0       	ldi	r27, 0x00	; 0
    57a0:	e5 e2       	ldi	r30, 0x25	; 37
    57a2:	f0 e0       	ldi	r31, 0x00	; 0
    57a4:	80 81       	ld	r24, Z
    57a6:	80 62       	ori	r24, 0x20	; 32
    57a8:	8c 93       	st	X, r24
	
	//decrease speed
	CPU_speed_low();
    57aa:	0e 94 df 35 	call	0x6bbe	; 0x6bbe <CPU_speed_low>
	
	//Add "read bit(lsb=0)" to device address byte
	//Add values to buffer array
	buffer[0] = (Dev_addr<<1);
    57ae:	8c 81       	ldd	r24, Y+4	; 0x04
    57b0:	88 0f       	add	r24, r24
    57b2:	80 93 e4 05 	sts	0x05E4, r24
	buffer[1] = start_Addr;
    57b6:	8d 81       	ldd	r24, Y+5	; 0x05
    57b8:	80 93 e5 05 	sts	0x05E5, r24
	buffer[2] = byte_Count;
    57bc:	8e 81       	ldd	r24, Y+6	; 0x06
    57be:	80 93 e6 05 	sts	0x05E6, r24
	

	
	Frontend_initial_SPI_speed
    57c2:	ec e4       	ldi	r30, 0x4C	; 76
    57c4:	f0 e0       	ldi	r31, 0x00	; 0
    57c6:	87 e5       	ldi	r24, 0x57	; 87
    57c8:	80 83       	st	Z, r24
	//write Dev. addr.
	WriteByte(buffer[0]);
    57ca:	80 91 e4 05 	lds	r24, 0x05E4
    57ce:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
	
	Frontend_SPI_speed
    57d2:	ec e4       	ldi	r30, 0x4C	; 76
    57d4:	f0 e0       	ldi	r31, 0x00	; 0
    57d6:	87 e5       	ldi	r24, 0x57	; 87
    57d8:	80 83       	st	Z, r24
	
	//send buffer, receive data 
	//Insert data in buffer for CRC check
	for(int i=1;i<(byte_Count+4);i++)
    57da:	81 e0       	ldi	r24, 0x01	; 1
    57dc:	90 e0       	ldi	r25, 0x00	; 0
    57de:	9a 83       	std	Y+2, r25	; 0x02
    57e0:	89 83       	std	Y+1, r24	; 0x01
    57e2:	58 c0       	rjmp	.+176    	; 0x5894 <receive_Data_and_CRC+0x114>
	{
		if (i<3)
    57e4:	89 81       	ldd	r24, Y+1	; 0x01
    57e6:	9a 81       	ldd	r25, Y+2	; 0x02
    57e8:	83 30       	cpi	r24, 0x03	; 3
    57ea:	91 05       	cpc	r25, r1
    57ec:	4c f4       	brge	.+18     	; 0x5800 <receive_Data_and_CRC+0x80>
		{
			//start addr.
			//and  number of bytes to be read 
			WriteByte(buffer[i]);
    57ee:	89 81       	ldd	r24, Y+1	; 0x01
    57f0:	9a 81       	ldd	r25, Y+2	; 0x02
    57f2:	fc 01       	movw	r30, r24
    57f4:	ec 51       	subi	r30, 0x1C	; 28
    57f6:	fa 4f       	sbci	r31, 0xFA	; 250
    57f8:	80 81       	ld	r24, Z
    57fa:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
    57fe:	45 c0       	rjmp	.+138    	; 0x588a <receive_Data_and_CRC+0x10a>
		}
		//is it first byte to be read with value different from 0?
		else if(i==3 || i==(byte_Count+3)) 
    5800:	89 81       	ldd	r24, Y+1	; 0x01
    5802:	9a 81       	ldd	r25, Y+2	; 0x02
    5804:	83 30       	cpi	r24, 0x03	; 3
    5806:	91 05       	cpc	r25, r1
    5808:	59 f0       	breq	.+22     	; 0x5820 <receive_Data_and_CRC+0xa0>
    580a:	8e 81       	ldd	r24, Y+6	; 0x06
    580c:	88 2f       	mov	r24, r24
    580e:	90 e0       	ldi	r25, 0x00	; 0
    5810:	9c 01       	movw	r18, r24
    5812:	2d 5f       	subi	r18, 0xFD	; 253
    5814:	3f 4f       	sbci	r19, 0xFF	; 255
    5816:	89 81       	ldd	r24, Y+1	; 0x01
    5818:	9a 81       	ldd	r25, Y+2	; 0x02
    581a:	28 17       	cp	r18, r24
    581c:	39 07       	cpc	r19, r25
    581e:	d9 f4       	brne	.+54     	; 0x5856 <receive_Data_and_CRC+0xd6>
		{
			//decrease speed for first byte to be read
			//to compensate for MISO optocoupler delay 
			Frontend_initial_SPI_speed
    5820:	ec e4       	ldi	r30, 0x4C	; 76
    5822:	f0 e0       	ldi	r31, 0x00	; 0
    5824:	87 e5       	ldi	r24, 0x57	; 87
    5826:	80 83       	st	Z, r24
			//generate clock pulses for receiving
			WriteByte(0x00);
    5828:	80 e0       	ldi	r24, 0x00	; 0
    582a:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
			//fill receive buffer from index 0
			Rec_buffer[i-3] = SPDR;
    582e:	89 81       	ldd	r24, Y+1	; 0x01
    5830:	9a 81       	ldd	r25, Y+2	; 0x02
    5832:	03 97       	sbiw	r24, 0x03	; 3
    5834:	ee e4       	ldi	r30, 0x4E	; 78
    5836:	f0 e0       	ldi	r31, 0x00	; 0
    5838:	20 81       	ld	r18, Z
    583a:	fc 01       	movw	r30, r24
    583c:	ea 5b       	subi	r30, 0xBA	; 186
    583e:	f9 4f       	sbci	r31, 0xF9	; 249
    5840:	20 83       	st	Z, r18
			//fill buffer from index 3
			buffer[i] = SPDR;
    5842:	89 81       	ldd	r24, Y+1	; 0x01
    5844:	9a 81       	ldd	r25, Y+2	; 0x02
    5846:	ee e4       	ldi	r30, 0x4E	; 78
    5848:	f0 e0       	ldi	r31, 0x00	; 0
    584a:	20 81       	ld	r18, Z
    584c:	fc 01       	movw	r30, r24
    584e:	ec 51       	subi	r30, 0x1C	; 28
    5850:	fa 4f       	sbci	r31, 0xFA	; 250
    5852:	20 83       	st	Z, r18
    5854:	1a c0       	rjmp	.+52     	; 0x588a <receive_Data_and_CRC+0x10a>
		}			
		else
		{
			Frontend_SPI_speed
    5856:	ec e4       	ldi	r30, 0x4C	; 76
    5858:	f0 e0       	ldi	r31, 0x00	; 0
    585a:	87 e5       	ldi	r24, 0x57	; 87
    585c:	80 83       	st	Z, r24
			//generate clock pulses for receiving
			WriteByte(0x00);
    585e:	80 e0       	ldi	r24, 0x00	; 0
    5860:	0e 94 5d 37 	call	0x6eba	; 0x6eba <WriteByte>
			//fill receive buffer from index 0
			Rec_buffer[i-3] = SPDR;
    5864:	89 81       	ldd	r24, Y+1	; 0x01
    5866:	9a 81       	ldd	r25, Y+2	; 0x02
    5868:	03 97       	sbiw	r24, 0x03	; 3
    586a:	ee e4       	ldi	r30, 0x4E	; 78
    586c:	f0 e0       	ldi	r31, 0x00	; 0
    586e:	20 81       	ld	r18, Z
    5870:	fc 01       	movw	r30, r24
    5872:	ea 5b       	subi	r30, 0xBA	; 186
    5874:	f9 4f       	sbci	r31, 0xF9	; 249
    5876:	20 83       	st	Z, r18
			//fill buffer from index 3
			buffer[i] = SPDR;
    5878:	89 81       	ldd	r24, Y+1	; 0x01
    587a:	9a 81       	ldd	r25, Y+2	; 0x02
    587c:	ee e4       	ldi	r30, 0x4E	; 78
    587e:	f0 e0       	ldi	r31, 0x00	; 0
    5880:	20 81       	ld	r18, Z
    5882:	fc 01       	movw	r30, r24
    5884:	ec 51       	subi	r30, 0x1C	; 28
    5886:	fa 4f       	sbci	r31, 0xFA	; 250
    5888:	20 83       	st	Z, r18
	
	Frontend_SPI_speed
	
	//send buffer, receive data 
	//Insert data in buffer for CRC check
	for(int i=1;i<(byte_Count+4);i++)
    588a:	89 81       	ldd	r24, Y+1	; 0x01
    588c:	9a 81       	ldd	r25, Y+2	; 0x02
    588e:	01 96       	adiw	r24, 0x01	; 1
    5890:	9a 83       	std	Y+2, r25	; 0x02
    5892:	89 83       	std	Y+1, r24	; 0x01
    5894:	8e 81       	ldd	r24, Y+6	; 0x06
    5896:	88 2f       	mov	r24, r24
    5898:	90 e0       	ldi	r25, 0x00	; 0
    589a:	9c 01       	movw	r18, r24
    589c:	2c 5f       	subi	r18, 0xFC	; 252
    589e:	3f 4f       	sbci	r19, 0xFF	; 255
    58a0:	89 81       	ldd	r24, Y+1	; 0x01
    58a2:	9a 81       	ldd	r25, Y+2	; 0x02
    58a4:	82 17       	cp	r24, r18
    58a6:	93 07       	cpc	r25, r19
    58a8:	0c f4       	brge	.+2      	; 0x58ac <receive_Data_and_CRC+0x12c>
    58aa:	9c cf       	rjmp	.-200    	; 0x57e4 <receive_Data_and_CRC+0x64>
			//fill buffer from index 3
			buffer[i] = SPDR;
		}
	}
	
	Frontend_SPI_disable
    58ac:	ac e4       	ldi	r26, 0x4C	; 76
    58ae:	b0 e0       	ldi	r27, 0x00	; 0
    58b0:	ec e4       	ldi	r30, 0x4C	; 76
    58b2:	f0 e0       	ldi	r31, 0x00	; 0
    58b4:	80 81       	ld	r24, Z
    58b6:	8f 7b       	andi	r24, 0xBF	; 191
    58b8:	8c 93       	st	X, r24
	//Disable frontend SPI(SS low, as hw inverts)
	PORTB &= ~(1<<PB5);
    58ba:	a5 e2       	ldi	r26, 0x25	; 37
    58bc:	b0 e0       	ldi	r27, 0x00	; 0
    58be:	e5 e2       	ldi	r30, 0x25	; 37
    58c0:	f0 e0       	ldi	r31, 0x00	; 0
    58c2:	80 81       	ld	r24, Z
    58c4:	8f 7d       	andi	r24, 0xDF	; 223
    58c6:	8c 93       	st	X, r24

	//increase speed
	CPU_speed_high();
    58c8:	0e 94 6c 36 	call	0x6cd8	; 0x6cd8 <CPU_speed_high>
	
	//Check for CRC errors
	crc = CRC_Value(buffer,(byte_Count+3));
    58cc:	8e 81       	ldd	r24, Y+6	; 0x06
    58ce:	28 2f       	mov	r18, r24
    58d0:	2d 5f       	subi	r18, 0xFD	; 253
    58d2:	84 ee       	ldi	r24, 0xE4	; 228
    58d4:	95 e0       	ldi	r25, 0x05	; 5
    58d6:	62 2f       	mov	r22, r18
    58d8:	0e 94 61 2e 	call	0x5cc2	; 0x5cc2 <CRC_Value>
    58dc:	8b 83       	std	Y+3, r24	; 0x03
	if (crc == buffer[(byte_Count+3)])
    58de:	8e 81       	ldd	r24, Y+6	; 0x06
    58e0:	88 2f       	mov	r24, r24
    58e2:	90 e0       	ldi	r25, 0x00	; 0
    58e4:	03 96       	adiw	r24, 0x03	; 3
    58e6:	fc 01       	movw	r30, r24
    58e8:	ec 51       	subi	r30, 0x1C	; 28
    58ea:	fa 4f       	sbci	r31, 0xFA	; 250
    58ec:	90 81       	ld	r25, Z
    58ee:	8b 81       	ldd	r24, Y+3	; 0x03
    58f0:	98 17       	cp	r25, r24
    58f2:	11 f4       	brne	.+4      	; 0x58f8 <receive_Data_and_CRC+0x178>
	{
		
		return(0);
    58f4:	1f 82       	std	Y+7, r1	; 0x07
    58f6:	02 c0       	rjmp	.+4      	; 0x58fc <receive_Data_and_CRC+0x17c>
	} 
	else
	{
		return(1);
    58f8:	81 e0       	ldi	r24, 0x01	; 1
    58fa:	8f 83       	std	Y+7, r24	; 0x07
    58fc:	8f 81       	ldd	r24, Y+7	; 0x07
	}
}
    58fe:	27 96       	adiw	r28, 0x07	; 7
    5900:	0f b6       	in	r0, 0x3f	; 63
    5902:	f8 94       	cli
    5904:	de bf       	out	0x3e, r29	; 62
    5906:	0f be       	out	0x3f, r0	; 63
    5908:	cd bf       	out	0x3d, r28	; 61
    590a:	cf 91       	pop	r28
    590c:	df 91       	pop	r29
    590e:	08 95       	ret

00005910 <address_ASIC_stack>:

//Resets and Assign addresses to ASICs  
//Return number of ASICs in frontend 
unsigned char address_ASIC_stack(void)
{
    5910:	df 93       	push	r29
    5912:	cf 93       	push	r28
    5914:	cd b7       	in	r28, 0x3d	; 61
    5916:	de b7       	in	r29, 0x3e	; 62
    5918:	60 97       	sbiw	r28, 0x10	; 16
    591a:	0f b6       	in	r0, 0x3f	; 63
    591c:	f8 94       	cli
    591e:	de bf       	out	0x3e, r29	; 62
    5920:	0f be       	out	0x3f, r0	; 63
    5922:	cd bf       	out	0x3d, r28	; 61
	unsigned char CRC_error = 1;
    5924:	81 e0       	ldi	r24, 0x01	; 1
    5926:	88 8b       	std	Y+16, r24	; 0x10
	unsigned char ASIC_count = 0;
    5928:	1f 86       	std	Y+15, r1	; 0x0f
		
		//Broadcast Reset (resets all addresses)
		//ensures that following response at address 0 is from first device in stack
		send_Data_and_CRC(0x3f,0x3c,0xa5);
    592a:	8f e3       	ldi	r24, 0x3F	; 63
    592c:	6c e3       	ldi	r22, 0x3C	; 60
    592e:	45 ea       	ldi	r20, 0xA5	; 165
    5930:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
    5934:	80 e0       	ldi	r24, 0x00	; 0
    5936:	90 e0       	ldi	r25, 0x00	; 0
    5938:	a0 e2       	ldi	r26, 0x20	; 32
    593a:	b1 e4       	ldi	r27, 0x41	; 65
    593c:	8b 87       	std	Y+11, r24	; 0x0b
    593e:	9c 87       	std	Y+12, r25	; 0x0c
    5940:	ad 87       	std	Y+13, r26	; 0x0d
    5942:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5944:	6b 85       	ldd	r22, Y+11	; 0x0b
    5946:	7c 85       	ldd	r23, Y+12	; 0x0c
    5948:	8d 85       	ldd	r24, Y+13	; 0x0d
    594a:	9e 85       	ldd	r25, Y+14	; 0x0e
    594c:	20 e0       	ldi	r18, 0x00	; 0
    594e:	30 e0       	ldi	r19, 0x00	; 0
    5950:	4a e7       	ldi	r20, 0x7A	; 122
    5952:	53 e4       	ldi	r21, 0x43	; 67
    5954:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5958:	dc 01       	movw	r26, r24
    595a:	cb 01       	movw	r24, r22
    595c:	8f 83       	std	Y+7, r24	; 0x07
    595e:	98 87       	std	Y+8, r25	; 0x08
    5960:	a9 87       	std	Y+9, r26	; 0x09
    5962:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5964:	6f 81       	ldd	r22, Y+7	; 0x07
    5966:	78 85       	ldd	r23, Y+8	; 0x08
    5968:	89 85       	ldd	r24, Y+9	; 0x09
    596a:	9a 85       	ldd	r25, Y+10	; 0x0a
    596c:	20 e0       	ldi	r18, 0x00	; 0
    596e:	30 e0       	ldi	r19, 0x00	; 0
    5970:	40 e8       	ldi	r20, 0x80	; 128
    5972:	5f e3       	ldi	r21, 0x3F	; 63
    5974:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    5978:	88 23       	and	r24, r24
    597a:	2c f4       	brge	.+10     	; 0x5986 <address_ASIC_stack+0x76>
		__ticks = 1;
    597c:	81 e0       	ldi	r24, 0x01	; 1
    597e:	90 e0       	ldi	r25, 0x00	; 0
    5980:	9e 83       	std	Y+6, r25	; 0x06
    5982:	8d 83       	std	Y+5, r24	; 0x05
    5984:	3f c0       	rjmp	.+126    	; 0x5a04 <address_ASIC_stack+0xf4>
	else if (__tmp > 65535)
    5986:	6f 81       	ldd	r22, Y+7	; 0x07
    5988:	78 85       	ldd	r23, Y+8	; 0x08
    598a:	89 85       	ldd	r24, Y+9	; 0x09
    598c:	9a 85       	ldd	r25, Y+10	; 0x0a
    598e:	20 e0       	ldi	r18, 0x00	; 0
    5990:	3f ef       	ldi	r19, 0xFF	; 255
    5992:	4f e7       	ldi	r20, 0x7F	; 127
    5994:	57 e4       	ldi	r21, 0x47	; 71
    5996:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    599a:	18 16       	cp	r1, r24
    599c:	4c f5       	brge	.+82     	; 0x59f0 <address_ASIC_stack+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    599e:	6b 85       	ldd	r22, Y+11	; 0x0b
    59a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    59a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    59a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    59a6:	20 e0       	ldi	r18, 0x00	; 0
    59a8:	30 e0       	ldi	r19, 0x00	; 0
    59aa:	40 e2       	ldi	r20, 0x20	; 32
    59ac:	51 e4       	ldi	r21, 0x41	; 65
    59ae:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    59b2:	dc 01       	movw	r26, r24
    59b4:	cb 01       	movw	r24, r22
    59b6:	bc 01       	movw	r22, r24
    59b8:	cd 01       	movw	r24, r26
    59ba:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    59be:	dc 01       	movw	r26, r24
    59c0:	cb 01       	movw	r24, r22
    59c2:	9e 83       	std	Y+6, r25	; 0x06
    59c4:	8d 83       	std	Y+5, r24	; 0x05
    59c6:	0f c0       	rjmp	.+30     	; 0x59e6 <address_ASIC_stack+0xd6>
    59c8:	89 e1       	ldi	r24, 0x19	; 25
    59ca:	90 e0       	ldi	r25, 0x00	; 0
    59cc:	9c 83       	std	Y+4, r25	; 0x04
    59ce:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    59d0:	8b 81       	ldd	r24, Y+3	; 0x03
    59d2:	9c 81       	ldd	r25, Y+4	; 0x04
    59d4:	01 97       	sbiw	r24, 0x01	; 1
    59d6:	f1 f7       	brne	.-4      	; 0x59d4 <address_ASIC_stack+0xc4>
    59d8:	9c 83       	std	Y+4, r25	; 0x04
    59da:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    59dc:	8d 81       	ldd	r24, Y+5	; 0x05
    59de:	9e 81       	ldd	r25, Y+6	; 0x06
    59e0:	01 97       	sbiw	r24, 0x01	; 1
    59e2:	9e 83       	std	Y+6, r25	; 0x06
    59e4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    59e6:	8d 81       	ldd	r24, Y+5	; 0x05
    59e8:	9e 81       	ldd	r25, Y+6	; 0x06
    59ea:	00 97       	sbiw	r24, 0x00	; 0
    59ec:	69 f7       	brne	.-38     	; 0x59c8 <address_ASIC_stack+0xb8>
    59ee:	14 c0       	rjmp	.+40     	; 0x5a18 <address_ASIC_stack+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    59f0:	6f 81       	ldd	r22, Y+7	; 0x07
    59f2:	78 85       	ldd	r23, Y+8	; 0x08
    59f4:	89 85       	ldd	r24, Y+9	; 0x09
    59f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    59f8:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    59fc:	dc 01       	movw	r26, r24
    59fe:	cb 01       	movw	r24, r22
    5a00:	9e 83       	std	Y+6, r25	; 0x06
    5a02:	8d 83       	std	Y+5, r24	; 0x05
    5a04:	8d 81       	ldd	r24, Y+5	; 0x05
    5a06:	9e 81       	ldd	r25, Y+6	; 0x06
    5a08:	9a 83       	std	Y+2, r25	; 0x02
    5a0a:	89 83       	std	Y+1, r24	; 0x01
    5a0c:	89 81       	ldd	r24, Y+1	; 0x01
    5a0e:	9a 81       	ldd	r25, Y+2	; 0x02
    5a10:	01 97       	sbiw	r24, 0x01	; 1
    5a12:	f1 f7       	brne	.-4      	; 0x5a10 <address_ASIC_stack+0x100>
    5a14:	9a 83       	std	Y+2, r25	; 0x02
    5a16:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		
		//Check ASIC SPI connection by reading address register
	while(1){
		CRC_error = receive_Data_and_CRC(0x00,0x3b,1);
    5a18:	80 e0       	ldi	r24, 0x00	; 0
    5a1a:	6b e3       	ldi	r22, 0x3B	; 59
    5a1c:	41 e0       	ldi	r20, 0x01	; 1
    5a1e:	0e 94 c0 2b 	call	0x5780	; 0x5780 <receive_Data_and_CRC>
    5a22:	88 8b       	std	Y+16, r24	; 0x10
    5a24:	f9 cf       	rjmp	.-14     	; 0x5a18 <address_ASIC_stack+0x108>

00005a26 <init_frontend>:
		return(ASIC_count);
	
	}
	
void init_frontend(void)
{
    5a26:	df 93       	push	r29
    5a28:	cf 93       	push	r28
    5a2a:	cd b7       	in	r28, 0x3d	; 61
    5a2c:	de b7       	in	r29, 0x3e	; 62
    5a2e:	6e 97       	sbiw	r28, 0x1e	; 30
    5a30:	0f b6       	in	r0, 0x3f	; 63
    5a32:	f8 94       	cli
    5a34:	de bf       	out	0x3e, r29	; 62
    5a36:	0f be       	out	0x3f, r0	; 63
    5a38:	cd bf       	out	0x3d, r28	; 61
	    //Set PORTB directions for SPI, Isolation switch and Ext. interrupt inputs. 
		//PB4=conv_start, PB5=SS, PB7=Isolation_switch
		//PD0(INT0)=Fault_in, PD1(INT1)=Charger_sense
		DDRB |= 0b10101111;
    5a3a:	a4 e2       	ldi	r26, 0x24	; 36
    5a3c:	b0 e0       	ldi	r27, 0x00	; 0
    5a3e:	e4 e2       	ldi	r30, 0x24	; 36
    5a40:	f0 e0       	ldi	r31, 0x00	; 0
    5a42:	80 81       	ld	r24, Z
    5a44:	8f 6a       	ori	r24, 0xAF	; 175
    5a46:	8c 93       	st	X, r24
		DDRD &= ~0b00000011;
    5a48:	aa e2       	ldi	r26, 0x2A	; 42
    5a4a:	b0 e0       	ldi	r27, 0x00	; 0
    5a4c:	ea e2       	ldi	r30, 0x2A	; 42
    5a4e:	f0 e0       	ldi	r31, 0x00	; 0
    5a50:	80 81       	ld	r24, Z
    5a52:	8c 7f       	andi	r24, 0xFC	; 252
    5a54:	8c 93       	st	X, r24
		
		//Setup external interrupts (Rising edge, enable INT0 and INT1) 
		EICRA |= 0b00001111;
    5a56:	a9 e6       	ldi	r26, 0x69	; 105
    5a58:	b0 e0       	ldi	r27, 0x00	; 0
    5a5a:	e9 e6       	ldi	r30, 0x69	; 105
    5a5c:	f0 e0       	ldi	r31, 0x00	; 0
    5a5e:	80 81       	ld	r24, Z
    5a60:	8f 60       	ori	r24, 0x0F	; 15
    5a62:	8c 93       	st	X, r24
		//clear flags
		EIFR = 0;
    5a64:	ec e3       	ldi	r30, 0x3C	; 60
    5a66:	f0 e0       	ldi	r31, 0x00	; 0
    5a68:	10 82       	st	Z, r1
		EIMSK |= 0b00000011;
    5a6a:	ad e3       	ldi	r26, 0x3D	; 61
    5a6c:	b0 e0       	ldi	r27, 0x00	; 0
    5a6e:	ed e3       	ldi	r30, 0x3D	; 61
    5a70:	f0 e0       	ldi	r31, 0x00	; 0
    5a72:	80 81       	ld	r24, Z
    5a74:	83 60       	ori	r24, 0x03	; 3
    5a76:	8c 93       	st	X, r24
		//Clear byte keeping track of IOregister
		IO_control = 0;
    5a78:	10 92 2b 05 	sts	0x052B, r1
		//Reset Rec_buffer values
		for(int i=0;i<40;i++)
    5a7c:	1e 8e       	std	Y+30, r1	; 0x1e
    5a7e:	1d 8e       	std	Y+29, r1	; 0x1d
    5a80:	0b c0       	rjmp	.+22     	; 0x5a98 <init_frontend+0x72>
		{
			Rec_buffer[i]= 0x00;
    5a82:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5a84:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5a86:	fc 01       	movw	r30, r24
    5a88:	ea 5b       	subi	r30, 0xBA	; 186
    5a8a:	f9 4f       	sbci	r31, 0xF9	; 249
    5a8c:	10 82       	st	Z, r1
		EIFR = 0;
		EIMSK |= 0b00000011;
		//Clear byte keeping track of IOregister
		IO_control = 0;
		//Reset Rec_buffer values
		for(int i=0;i<40;i++)
    5a8e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5a90:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5a92:	01 96       	adiw	r24, 0x01	; 1
    5a94:	9e 8f       	std	Y+30, r25	; 0x1e
    5a96:	8d 8f       	std	Y+29, r24	; 0x1d
    5a98:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5a9a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5a9c:	88 32       	cpi	r24, 0x28	; 40
    5a9e:	91 05       	cpc	r25, r1
    5aa0:	84 f3       	brlt	.-32     	; 0x5a82 <init_frontend+0x5c>
		{
			Rec_buffer[i]= 0x00;
		}
		
		//Clear SPI interrupt flag
		SPSR = 0x00;
    5aa2:	ed e4       	ldi	r30, 0x4D	; 77
    5aa4:	f0 e0       	ldi	r31, 0x00	; 0
    5aa6:	10 82       	st	Z, r1
		
		number_of_BQ76PL536a_in_stack = address_ASIC_stack();
    5aa8:	0e 94 88 2c 	call	0x5910	; 0x5910 <address_ASIC_stack>
    5aac:	80 93 e3 05 	sts	0x05E3, r24
		
		//turn on the current sensor
		turn_currentSense_ON();
    5ab0:	0e 94 d6 31 	call	0x63ac	; 0x63ac <turn_currentSense_ON>
		
		//Config CellBalancing safety timer (50Sec)
		send_Data_and_CRC(0x3f,0x33,50);
    5ab4:	8f e3       	ldi	r24, 0x3F	; 63
    5ab6:	63 e3       	ldi	r22, 0x33	; 51
    5ab8:	42 e3       	ldi	r20, 0x32	; 50
    5aba:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
		
		//Config ADC
		send_Data_and_CRC(0x01,0x30,0b00111101);
    5abe:	81 e0       	ldi	r24, 0x01	; 1
    5ac0:	60 e3       	ldi	r22, 0x30	; 48
    5ac2:	4d e3       	ldi	r20, 0x3D	; 61
    5ac4:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
    5ac8:	80 e0       	ldi	r24, 0x00	; 0
    5aca:	90 e0       	ldi	r25, 0x00	; 0
    5acc:	a0 e8       	ldi	r26, 0x80	; 128
    5ace:	bf e3       	ldi	r27, 0x3F	; 63
    5ad0:	89 8f       	std	Y+25, r24	; 0x19
    5ad2:	9a 8f       	std	Y+26, r25	; 0x1a
    5ad4:	ab 8f       	std	Y+27, r26	; 0x1b
    5ad6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5ad8:	69 8d       	ldd	r22, Y+25	; 0x19
    5ada:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5adc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5ade:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5ae0:	20 e0       	ldi	r18, 0x00	; 0
    5ae2:	30 e0       	ldi	r19, 0x00	; 0
    5ae4:	4a e7       	ldi	r20, 0x7A	; 122
    5ae6:	53 e4       	ldi	r21, 0x43	; 67
    5ae8:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5aec:	dc 01       	movw	r26, r24
    5aee:	cb 01       	movw	r24, r22
    5af0:	8d 8b       	std	Y+21, r24	; 0x15
    5af2:	9e 8b       	std	Y+22, r25	; 0x16
    5af4:	af 8b       	std	Y+23, r26	; 0x17
    5af6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5af8:	6d 89       	ldd	r22, Y+21	; 0x15
    5afa:	7e 89       	ldd	r23, Y+22	; 0x16
    5afc:	8f 89       	ldd	r24, Y+23	; 0x17
    5afe:	98 8d       	ldd	r25, Y+24	; 0x18
    5b00:	20 e0       	ldi	r18, 0x00	; 0
    5b02:	30 e0       	ldi	r19, 0x00	; 0
    5b04:	40 e8       	ldi	r20, 0x80	; 128
    5b06:	5f e3       	ldi	r21, 0x3F	; 63
    5b08:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    5b0c:	88 23       	and	r24, r24
    5b0e:	2c f4       	brge	.+10     	; 0x5b1a <init_frontend+0xf4>
		__ticks = 1;
    5b10:	81 e0       	ldi	r24, 0x01	; 1
    5b12:	90 e0       	ldi	r25, 0x00	; 0
    5b14:	9c 8b       	std	Y+20, r25	; 0x14
    5b16:	8b 8b       	std	Y+19, r24	; 0x13
    5b18:	3f c0       	rjmp	.+126    	; 0x5b98 <init_frontend+0x172>
	else if (__tmp > 65535)
    5b1a:	6d 89       	ldd	r22, Y+21	; 0x15
    5b1c:	7e 89       	ldd	r23, Y+22	; 0x16
    5b1e:	8f 89       	ldd	r24, Y+23	; 0x17
    5b20:	98 8d       	ldd	r25, Y+24	; 0x18
    5b22:	20 e0       	ldi	r18, 0x00	; 0
    5b24:	3f ef       	ldi	r19, 0xFF	; 255
    5b26:	4f e7       	ldi	r20, 0x7F	; 127
    5b28:	57 e4       	ldi	r21, 0x47	; 71
    5b2a:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    5b2e:	18 16       	cp	r1, r24
    5b30:	4c f5       	brge	.+82     	; 0x5b84 <init_frontend+0x15e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5b32:	69 8d       	ldd	r22, Y+25	; 0x19
    5b34:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5b36:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5b38:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5b3a:	20 e0       	ldi	r18, 0x00	; 0
    5b3c:	30 e0       	ldi	r19, 0x00	; 0
    5b3e:	40 e2       	ldi	r20, 0x20	; 32
    5b40:	51 e4       	ldi	r21, 0x41	; 65
    5b42:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5b46:	dc 01       	movw	r26, r24
    5b48:	cb 01       	movw	r24, r22
    5b4a:	bc 01       	movw	r22, r24
    5b4c:	cd 01       	movw	r24, r26
    5b4e:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5b52:	dc 01       	movw	r26, r24
    5b54:	cb 01       	movw	r24, r22
    5b56:	9c 8b       	std	Y+20, r25	; 0x14
    5b58:	8b 8b       	std	Y+19, r24	; 0x13
    5b5a:	0f c0       	rjmp	.+30     	; 0x5b7a <init_frontend+0x154>
    5b5c:	89 e1       	ldi	r24, 0x19	; 25
    5b5e:	90 e0       	ldi	r25, 0x00	; 0
    5b60:	9a 8b       	std	Y+18, r25	; 0x12
    5b62:	89 8b       	std	Y+17, r24	; 0x11
    5b64:	89 89       	ldd	r24, Y+17	; 0x11
    5b66:	9a 89       	ldd	r25, Y+18	; 0x12
    5b68:	01 97       	sbiw	r24, 0x01	; 1
    5b6a:	f1 f7       	brne	.-4      	; 0x5b68 <init_frontend+0x142>
    5b6c:	9a 8b       	std	Y+18, r25	; 0x12
    5b6e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5b70:	8b 89       	ldd	r24, Y+19	; 0x13
    5b72:	9c 89       	ldd	r25, Y+20	; 0x14
    5b74:	01 97       	sbiw	r24, 0x01	; 1
    5b76:	9c 8b       	std	Y+20, r25	; 0x14
    5b78:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5b7a:	8b 89       	ldd	r24, Y+19	; 0x13
    5b7c:	9c 89       	ldd	r25, Y+20	; 0x14
    5b7e:	00 97       	sbiw	r24, 0x00	; 0
    5b80:	69 f7       	brne	.-38     	; 0x5b5c <init_frontend+0x136>
    5b82:	14 c0       	rjmp	.+40     	; 0x5bac <init_frontend+0x186>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5b84:	6d 89       	ldd	r22, Y+21	; 0x15
    5b86:	7e 89       	ldd	r23, Y+22	; 0x16
    5b88:	8f 89       	ldd	r24, Y+23	; 0x17
    5b8a:	98 8d       	ldd	r25, Y+24	; 0x18
    5b8c:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5b90:	dc 01       	movw	r26, r24
    5b92:	cb 01       	movw	r24, r22
    5b94:	9c 8b       	std	Y+20, r25	; 0x14
    5b96:	8b 8b       	std	Y+19, r24	; 0x13
    5b98:	8b 89       	ldd	r24, Y+19	; 0x13
    5b9a:	9c 89       	ldd	r25, Y+20	; 0x14
    5b9c:	98 8b       	std	Y+16, r25	; 0x10
    5b9e:	8f 87       	std	Y+15, r24	; 0x0f
    5ba0:	8f 85       	ldd	r24, Y+15	; 0x0f
    5ba2:	98 89       	ldd	r25, Y+16	; 0x10
    5ba4:	01 97       	sbiw	r24, 0x01	; 1
    5ba6:	f1 f7       	brne	.-4      	; 0x5ba4 <init_frontend+0x17e>
    5ba8:	98 8b       	std	Y+16, r25	; 0x10
    5baa:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);
		
		//Turn on temperature measurement (vss)
		IO_control |= 0b00000010;
    5bac:	80 91 2b 05 	lds	r24, 0x052B
    5bb0:	82 60       	ori	r24, 0x02	; 2
    5bb2:	80 93 2b 05 	sts	0x052B, r24
		send_Data_and_CRC(0x01,0x31,IO_control);
    5bb6:	90 91 2b 05 	lds	r25, 0x052B
    5bba:	81 e0       	ldi	r24, 0x01	; 1
    5bbc:	61 e3       	ldi	r22, 0x31	; 49
    5bbe:	49 2f       	mov	r20, r25
    5bc0:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
    5bc4:	80 e0       	ldi	r24, 0x00	; 0
    5bc6:	90 e0       	ldi	r25, 0x00	; 0
    5bc8:	a0 e8       	ldi	r26, 0x80	; 128
    5bca:	bf e3       	ldi	r27, 0x3F	; 63
    5bcc:	8b 87       	std	Y+11, r24	; 0x0b
    5bce:	9c 87       	std	Y+12, r25	; 0x0c
    5bd0:	ad 87       	std	Y+13, r26	; 0x0d
    5bd2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5bd4:	6b 85       	ldd	r22, Y+11	; 0x0b
    5bd6:	7c 85       	ldd	r23, Y+12	; 0x0c
    5bd8:	8d 85       	ldd	r24, Y+13	; 0x0d
    5bda:	9e 85       	ldd	r25, Y+14	; 0x0e
    5bdc:	20 e0       	ldi	r18, 0x00	; 0
    5bde:	30 e0       	ldi	r19, 0x00	; 0
    5be0:	4a e7       	ldi	r20, 0x7A	; 122
    5be2:	53 e4       	ldi	r21, 0x43	; 67
    5be4:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5be8:	dc 01       	movw	r26, r24
    5bea:	cb 01       	movw	r24, r22
    5bec:	8f 83       	std	Y+7, r24	; 0x07
    5bee:	98 87       	std	Y+8, r25	; 0x08
    5bf0:	a9 87       	std	Y+9, r26	; 0x09
    5bf2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5bf4:	6f 81       	ldd	r22, Y+7	; 0x07
    5bf6:	78 85       	ldd	r23, Y+8	; 0x08
    5bf8:	89 85       	ldd	r24, Y+9	; 0x09
    5bfa:	9a 85       	ldd	r25, Y+10	; 0x0a
    5bfc:	20 e0       	ldi	r18, 0x00	; 0
    5bfe:	30 e0       	ldi	r19, 0x00	; 0
    5c00:	40 e8       	ldi	r20, 0x80	; 128
    5c02:	5f e3       	ldi	r21, 0x3F	; 63
    5c04:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    5c08:	88 23       	and	r24, r24
    5c0a:	2c f4       	brge	.+10     	; 0x5c16 <init_frontend+0x1f0>
		__ticks = 1;
    5c0c:	81 e0       	ldi	r24, 0x01	; 1
    5c0e:	90 e0       	ldi	r25, 0x00	; 0
    5c10:	9e 83       	std	Y+6, r25	; 0x06
    5c12:	8d 83       	std	Y+5, r24	; 0x05
    5c14:	3f c0       	rjmp	.+126    	; 0x5c94 <init_frontend+0x26e>
	else if (__tmp > 65535)
    5c16:	6f 81       	ldd	r22, Y+7	; 0x07
    5c18:	78 85       	ldd	r23, Y+8	; 0x08
    5c1a:	89 85       	ldd	r24, Y+9	; 0x09
    5c1c:	9a 85       	ldd	r25, Y+10	; 0x0a
    5c1e:	20 e0       	ldi	r18, 0x00	; 0
    5c20:	3f ef       	ldi	r19, 0xFF	; 255
    5c22:	4f e7       	ldi	r20, 0x7F	; 127
    5c24:	57 e4       	ldi	r21, 0x47	; 71
    5c26:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    5c2a:	18 16       	cp	r1, r24
    5c2c:	4c f5       	brge	.+82     	; 0x5c80 <init_frontend+0x25a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5c2e:	6b 85       	ldd	r22, Y+11	; 0x0b
    5c30:	7c 85       	ldd	r23, Y+12	; 0x0c
    5c32:	8d 85       	ldd	r24, Y+13	; 0x0d
    5c34:	9e 85       	ldd	r25, Y+14	; 0x0e
    5c36:	20 e0       	ldi	r18, 0x00	; 0
    5c38:	30 e0       	ldi	r19, 0x00	; 0
    5c3a:	40 e2       	ldi	r20, 0x20	; 32
    5c3c:	51 e4       	ldi	r21, 0x41	; 65
    5c3e:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5c42:	dc 01       	movw	r26, r24
    5c44:	cb 01       	movw	r24, r22
    5c46:	bc 01       	movw	r22, r24
    5c48:	cd 01       	movw	r24, r26
    5c4a:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5c4e:	dc 01       	movw	r26, r24
    5c50:	cb 01       	movw	r24, r22
    5c52:	9e 83       	std	Y+6, r25	; 0x06
    5c54:	8d 83       	std	Y+5, r24	; 0x05
    5c56:	0f c0       	rjmp	.+30     	; 0x5c76 <init_frontend+0x250>
    5c58:	89 e1       	ldi	r24, 0x19	; 25
    5c5a:	90 e0       	ldi	r25, 0x00	; 0
    5c5c:	9c 83       	std	Y+4, r25	; 0x04
    5c5e:	8b 83       	std	Y+3, r24	; 0x03
    5c60:	8b 81       	ldd	r24, Y+3	; 0x03
    5c62:	9c 81       	ldd	r25, Y+4	; 0x04
    5c64:	01 97       	sbiw	r24, 0x01	; 1
    5c66:	f1 f7       	brne	.-4      	; 0x5c64 <init_frontend+0x23e>
    5c68:	9c 83       	std	Y+4, r25	; 0x04
    5c6a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5c6c:	8d 81       	ldd	r24, Y+5	; 0x05
    5c6e:	9e 81       	ldd	r25, Y+6	; 0x06
    5c70:	01 97       	sbiw	r24, 0x01	; 1
    5c72:	9e 83       	std	Y+6, r25	; 0x06
    5c74:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5c76:	8d 81       	ldd	r24, Y+5	; 0x05
    5c78:	9e 81       	ldd	r25, Y+6	; 0x06
    5c7a:	00 97       	sbiw	r24, 0x00	; 0
    5c7c:	69 f7       	brne	.-38     	; 0x5c58 <init_frontend+0x232>
    5c7e:	14 c0       	rjmp	.+40     	; 0x5ca8 <init_frontend+0x282>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5c80:	6f 81       	ldd	r22, Y+7	; 0x07
    5c82:	78 85       	ldd	r23, Y+8	; 0x08
    5c84:	89 85       	ldd	r24, Y+9	; 0x09
    5c86:	9a 85       	ldd	r25, Y+10	; 0x0a
    5c88:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5c8c:	dc 01       	movw	r26, r24
    5c8e:	cb 01       	movw	r24, r22
    5c90:	9e 83       	std	Y+6, r25	; 0x06
    5c92:	8d 83       	std	Y+5, r24	; 0x05
    5c94:	8d 81       	ldd	r24, Y+5	; 0x05
    5c96:	9e 81       	ldd	r25, Y+6	; 0x06
    5c98:	9a 83       	std	Y+2, r25	; 0x02
    5c9a:	89 83       	std	Y+1, r24	; 0x01
    5c9c:	89 81       	ldd	r24, Y+1	; 0x01
    5c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    5ca0:	01 97       	sbiw	r24, 0x01	; 1
    5ca2:	f1 f7       	brne	.-4      	; 0x5ca0 <init_frontend+0x27a>
    5ca4:	9a 83       	std	Y+2, r25	; 0x02
    5ca6:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);
		//Write protected registers, as redundant overvoltage protection
		//reacts too soon with preprogrammed threshold
		write_protected_registers();
    5ca8:	0e 94 25 32 	call	0x644a	; 0x644a <write_protected_registers>
		
		//Start conversion, so that data is available at first interrupt
		start_ADC_conversion();
    5cac:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
}
    5cb0:	6e 96       	adiw	r28, 0x1e	; 30
    5cb2:	0f b6       	in	r0, 0x3f	; 63
    5cb4:	f8 94       	cli
    5cb6:	de bf       	out	0x3e, r29	; 62
    5cb8:	0f be       	out	0x3f, r0	; 63
    5cba:	cd bf       	out	0x3d, r28	; 61
    5cbc:	cf 91       	pop	r28
    5cbe:	df 91       	pop	r29
    5cc0:	08 95       	ret

00005cc2 <CRC_Value>:

// Calculates an 8 bit CRC checksum
// buffer is an array of received bytes, or bytes to be send 
// returns CRC byte 
unsigned char CRC_Value(unsigned char *buffer,unsigned char buffer_size)
{
    5cc2:	df 93       	push	r29
    5cc4:	cf 93       	push	r28
    5cc6:	cd b7       	in	r28, 0x3d	; 61
    5cc8:	de b7       	in	r29, 0x3e	; 62
    5cca:	28 97       	sbiw	r28, 0x08	; 8
    5ccc:	0f b6       	in	r0, 0x3f	; 63
    5cce:	f8 94       	cli
    5cd0:	de bf       	out	0x3e, r29	; 62
    5cd2:	0f be       	out	0x3f, r0	; 63
    5cd4:	cd bf       	out	0x3d, r28	; 61
    5cd6:	9f 83       	std	Y+7, r25	; 0x07
    5cd8:	8e 83       	std	Y+6, r24	; 0x06
    5cda:	68 87       	std	Y+8, r22	; 0x08
		unsigned char crc = 0;
    5cdc:	1d 82       	std	Y+5, r1	; 0x05
		int temp = 0;
    5cde:	1c 82       	std	Y+4, r1	; 0x04
    5ce0:	1b 82       	std	Y+3, r1	; 0x03
		for (int i = 0; i < buffer_size; i++)
    5ce2:	1a 82       	std	Y+2, r1	; 0x02
    5ce4:	19 82       	std	Y+1, r1	; 0x01
    5ce6:	1a c0       	rjmp	.+52     	; 0x5d1c <CRC_Value+0x5a>
		{
			temp = crc ^ buffer[i];
    5ce8:	29 81       	ldd	r18, Y+1	; 0x01
    5cea:	3a 81       	ldd	r19, Y+2	; 0x02
    5cec:	8e 81       	ldd	r24, Y+6	; 0x06
    5cee:	9f 81       	ldd	r25, Y+7	; 0x07
    5cf0:	fc 01       	movw	r30, r24
    5cf2:	e2 0f       	add	r30, r18
    5cf4:	f3 1f       	adc	r31, r19
    5cf6:	90 81       	ld	r25, Z
    5cf8:	8d 81       	ldd	r24, Y+5	; 0x05
    5cfa:	89 27       	eor	r24, r25
    5cfc:	88 2f       	mov	r24, r24
    5cfe:	90 e0       	ldi	r25, 0x00	; 0
    5d00:	9c 83       	std	Y+4, r25	; 0x04
    5d02:	8b 83       	std	Y+3, r24	; 0x03
			crc = Crc_Table[temp];
    5d04:	8b 81       	ldd	r24, Y+3	; 0x03
    5d06:	9c 81       	ldd	r25, Y+4	; 0x04
    5d08:	fc 01       	movw	r30, r24
    5d0a:	ee 50       	subi	r30, 0x0E	; 14
    5d0c:	fe 4f       	sbci	r31, 0xFE	; 254
    5d0e:	80 81       	ld	r24, Z
    5d10:	8d 83       	std	Y+5, r24	; 0x05
// returns CRC byte 
unsigned char CRC_Value(unsigned char *buffer,unsigned char buffer_size)
{
		unsigned char crc = 0;
		int temp = 0;
		for (int i = 0; i < buffer_size; i++)
    5d12:	89 81       	ldd	r24, Y+1	; 0x01
    5d14:	9a 81       	ldd	r25, Y+2	; 0x02
    5d16:	01 96       	adiw	r24, 0x01	; 1
    5d18:	9a 83       	std	Y+2, r25	; 0x02
    5d1a:	89 83       	std	Y+1, r24	; 0x01
    5d1c:	88 85       	ldd	r24, Y+8	; 0x08
    5d1e:	28 2f       	mov	r18, r24
    5d20:	30 e0       	ldi	r19, 0x00	; 0
    5d22:	89 81       	ldd	r24, Y+1	; 0x01
    5d24:	9a 81       	ldd	r25, Y+2	; 0x02
    5d26:	82 17       	cp	r24, r18
    5d28:	93 07       	cpc	r25, r19
    5d2a:	f4 f2       	brlt	.-68     	; 0x5ce8 <CRC_Value+0x26>
		{
			temp = crc ^ buffer[i];
			crc = Crc_Table[temp];
		}
		return crc;
    5d2c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    5d2e:	28 96       	adiw	r28, 0x08	; 8
    5d30:	0f b6       	in	r0, 0x3f	; 63
    5d32:	f8 94       	cli
    5d34:	de bf       	out	0x3e, r29	; 62
    5d36:	0f be       	out	0x3f, r0	; 63
    5d38:	cd bf       	out	0x3d, r28	; 61
    5d3a:	cf 91       	pop	r28
    5d3c:	df 91       	pop	r29
    5d3e:	08 95       	ret

00005d40 <start_ADC_conversion>:

//start conversion (all frontend devices at once)
void start_ADC_conversion(void)
{	
    5d40:	df 93       	push	r29
    5d42:	cf 93       	push	r28
    5d44:	0f 92       	push	r0
    5d46:	cd b7       	in	r28, 0x3d	; 61
    5d48:	de b7       	in	r29, 0x3e	; 62
	unsigned char IOstatus;
	//Turn on temperature measurement (vss)
	//IO_control |= 0b00000010;
	//send_Data_and_CRC(0x01,0x31,IO_control);
	//start conversion
	send_Data_and_CRC(0x3f,0x34,0x01);
    5d4a:	8f e3       	ldi	r24, 0x3F	; 63
    5d4c:	64 e3       	ldi	r22, 0x34	; 52
    5d4e:	41 e0       	ldi	r20, 0x01	; 1
    5d50:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}
    5d54:	0f 90       	pop	r0
    5d56:	cf 91       	pop	r28
    5d58:	df 91       	pop	r29
    5d5a:	08 95       	ret

00005d5c <Precharge_and_IsolationSwitch_close>:

void Precharge_and_IsolationSwitch_close (unsigned int delay)
{
    5d5c:	df 93       	push	r29
    5d5e:	cf 93       	push	r28
    5d60:	cd b7       	in	r28, 0x3d	; 61
    5d62:	de b7       	in	r29, 0x3e	; 62
    5d64:	a0 97       	sbiw	r28, 0x20	; 32
    5d66:	0f b6       	in	r0, 0x3f	; 63
    5d68:	f8 94       	cli
    5d6a:	de bf       	out	0x3e, r29	; 62
    5d6c:	0f be       	out	0x3f, r0	; 63
    5d6e:	cd bf       	out	0x3d, r28	; 61
    5d70:	98 a3       	std	Y+32, r25	; 0x20
    5d72:	8f 8f       	std	Y+31, r24	; 0x1f
	IO_control |= 0b01000000;
    5d74:	80 91 2b 05 	lds	r24, 0x052B
    5d78:	80 64       	ori	r24, 0x40	; 64
    5d7a:	80 93 2b 05 	sts	0x052B, r24
	//close precharge relay connected to General I/O of bq76pl536a (device 1)
	send_Data_and_CRC(0x01,0x31,IO_control);
    5d7e:	90 91 2b 05 	lds	r25, 0x052B
    5d82:	81 e0       	ldi	r24, 0x01	; 1
    5d84:	61 e3       	ldi	r22, 0x31	; 49
    5d86:	49 2f       	mov	r20, r25
    5d88:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	//wait for period specified by parameter
	for (unsigned int i=0;i<delay;i++)
    5d8c:	1e 8e       	std	Y+30, r1	; 0x1e
    5d8e:	1d 8e       	std	Y+29, r1	; 0x1d
    5d90:	77 c0       	rjmp	.+238    	; 0x5e80 <Precharge_and_IsolationSwitch_close+0x124>
    5d92:	80 e0       	ldi	r24, 0x00	; 0
    5d94:	90 e0       	ldi	r25, 0x00	; 0
    5d96:	a0 e8       	ldi	r26, 0x80	; 128
    5d98:	bf e3       	ldi	r27, 0x3F	; 63
    5d9a:	89 8f       	std	Y+25, r24	; 0x19
    5d9c:	9a 8f       	std	Y+26, r25	; 0x1a
    5d9e:	ab 8f       	std	Y+27, r26	; 0x1b
    5da0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5da2:	69 8d       	ldd	r22, Y+25	; 0x19
    5da4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5da6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5da8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5daa:	20 e0       	ldi	r18, 0x00	; 0
    5dac:	30 e0       	ldi	r19, 0x00	; 0
    5dae:	4a e7       	ldi	r20, 0x7A	; 122
    5db0:	53 e4       	ldi	r21, 0x43	; 67
    5db2:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5db6:	dc 01       	movw	r26, r24
    5db8:	cb 01       	movw	r24, r22
    5dba:	8d 8b       	std	Y+21, r24	; 0x15
    5dbc:	9e 8b       	std	Y+22, r25	; 0x16
    5dbe:	af 8b       	std	Y+23, r26	; 0x17
    5dc0:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5dc2:	6d 89       	ldd	r22, Y+21	; 0x15
    5dc4:	7e 89       	ldd	r23, Y+22	; 0x16
    5dc6:	8f 89       	ldd	r24, Y+23	; 0x17
    5dc8:	98 8d       	ldd	r25, Y+24	; 0x18
    5dca:	20 e0       	ldi	r18, 0x00	; 0
    5dcc:	30 e0       	ldi	r19, 0x00	; 0
    5dce:	40 e8       	ldi	r20, 0x80	; 128
    5dd0:	5f e3       	ldi	r21, 0x3F	; 63
    5dd2:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    5dd6:	88 23       	and	r24, r24
    5dd8:	2c f4       	brge	.+10     	; 0x5de4 <Precharge_and_IsolationSwitch_close+0x88>
		__ticks = 1;
    5dda:	81 e0       	ldi	r24, 0x01	; 1
    5ddc:	90 e0       	ldi	r25, 0x00	; 0
    5dde:	9c 8b       	std	Y+20, r25	; 0x14
    5de0:	8b 8b       	std	Y+19, r24	; 0x13
    5de2:	3f c0       	rjmp	.+126    	; 0x5e62 <Precharge_and_IsolationSwitch_close+0x106>
	else if (__tmp > 65535)
    5de4:	6d 89       	ldd	r22, Y+21	; 0x15
    5de6:	7e 89       	ldd	r23, Y+22	; 0x16
    5de8:	8f 89       	ldd	r24, Y+23	; 0x17
    5dea:	98 8d       	ldd	r25, Y+24	; 0x18
    5dec:	20 e0       	ldi	r18, 0x00	; 0
    5dee:	3f ef       	ldi	r19, 0xFF	; 255
    5df0:	4f e7       	ldi	r20, 0x7F	; 127
    5df2:	57 e4       	ldi	r21, 0x47	; 71
    5df4:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    5df8:	18 16       	cp	r1, r24
    5dfa:	4c f5       	brge	.+82     	; 0x5e4e <Precharge_and_IsolationSwitch_close+0xf2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5dfc:	69 8d       	ldd	r22, Y+25	; 0x19
    5dfe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    5e00:	8b 8d       	ldd	r24, Y+27	; 0x1b
    5e02:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5e04:	20 e0       	ldi	r18, 0x00	; 0
    5e06:	30 e0       	ldi	r19, 0x00	; 0
    5e08:	40 e2       	ldi	r20, 0x20	; 32
    5e0a:	51 e4       	ldi	r21, 0x41	; 65
    5e0c:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5e10:	dc 01       	movw	r26, r24
    5e12:	cb 01       	movw	r24, r22
    5e14:	bc 01       	movw	r22, r24
    5e16:	cd 01       	movw	r24, r26
    5e18:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5e1c:	dc 01       	movw	r26, r24
    5e1e:	cb 01       	movw	r24, r22
    5e20:	9c 8b       	std	Y+20, r25	; 0x14
    5e22:	8b 8b       	std	Y+19, r24	; 0x13
    5e24:	0f c0       	rjmp	.+30     	; 0x5e44 <Precharge_and_IsolationSwitch_close+0xe8>
    5e26:	89 e1       	ldi	r24, 0x19	; 25
    5e28:	90 e0       	ldi	r25, 0x00	; 0
    5e2a:	9a 8b       	std	Y+18, r25	; 0x12
    5e2c:	89 8b       	std	Y+17, r24	; 0x11
    5e2e:	89 89       	ldd	r24, Y+17	; 0x11
    5e30:	9a 89       	ldd	r25, Y+18	; 0x12
    5e32:	01 97       	sbiw	r24, 0x01	; 1
    5e34:	f1 f7       	brne	.-4      	; 0x5e32 <Precharge_and_IsolationSwitch_close+0xd6>
    5e36:	9a 8b       	std	Y+18, r25	; 0x12
    5e38:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5e3a:	8b 89       	ldd	r24, Y+19	; 0x13
    5e3c:	9c 89       	ldd	r25, Y+20	; 0x14
    5e3e:	01 97       	sbiw	r24, 0x01	; 1
    5e40:	9c 8b       	std	Y+20, r25	; 0x14
    5e42:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5e44:	8b 89       	ldd	r24, Y+19	; 0x13
    5e46:	9c 89       	ldd	r25, Y+20	; 0x14
    5e48:	00 97       	sbiw	r24, 0x00	; 0
    5e4a:	69 f7       	brne	.-38     	; 0x5e26 <Precharge_and_IsolationSwitch_close+0xca>
    5e4c:	14 c0       	rjmp	.+40     	; 0x5e76 <Precharge_and_IsolationSwitch_close+0x11a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5e4e:	6d 89       	ldd	r22, Y+21	; 0x15
    5e50:	7e 89       	ldd	r23, Y+22	; 0x16
    5e52:	8f 89       	ldd	r24, Y+23	; 0x17
    5e54:	98 8d       	ldd	r25, Y+24	; 0x18
    5e56:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5e5a:	dc 01       	movw	r26, r24
    5e5c:	cb 01       	movw	r24, r22
    5e5e:	9c 8b       	std	Y+20, r25	; 0x14
    5e60:	8b 8b       	std	Y+19, r24	; 0x13
    5e62:	8b 89       	ldd	r24, Y+19	; 0x13
    5e64:	9c 89       	ldd	r25, Y+20	; 0x14
    5e66:	98 8b       	std	Y+16, r25	; 0x10
    5e68:	8f 87       	std	Y+15, r24	; 0x0f
    5e6a:	8f 85       	ldd	r24, Y+15	; 0x0f
    5e6c:	98 89       	ldd	r25, Y+16	; 0x10
    5e6e:	01 97       	sbiw	r24, 0x01	; 1
    5e70:	f1 f7       	brne	.-4      	; 0x5e6e <Precharge_and_IsolationSwitch_close+0x112>
    5e72:	98 8b       	std	Y+16, r25	; 0x10
    5e74:	8f 87       	std	Y+15, r24	; 0x0f
    5e76:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5e78:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5e7a:	01 96       	adiw	r24, 0x01	; 1
    5e7c:	9e 8f       	std	Y+30, r25	; 0x1e
    5e7e:	8d 8f       	std	Y+29, r24	; 0x1d
    5e80:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5e82:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5e84:	8f 8d       	ldd	r24, Y+31	; 0x1f
    5e86:	98 a1       	ldd	r25, Y+32	; 0x20
    5e88:	28 17       	cp	r18, r24
    5e8a:	39 07       	cpc	r19, r25
    5e8c:	08 f4       	brcc	.+2      	; 0x5e90 <Precharge_and_IsolationSwitch_close+0x134>
    5e8e:	81 cf       	rjmp	.-254    	; 0x5d92 <Precharge_and_IsolationSwitch_close+0x36>
	_delay_ms(1);
	//Ensure that the frontend is not keeping the Isolationswitch from Closing
	Clear_Alerts_and_Faults();
    5e90:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
	//Close switch
	Iso_switch_CLOSE
    5e94:	a5 e2       	ldi	r26, 0x25	; 37
    5e96:	b0 e0       	ldi	r27, 0x00	; 0
    5e98:	e5 e2       	ldi	r30, 0x25	; 37
    5e9a:	f0 e0       	ldi	r31, 0x00	; 0
    5e9c:	80 81       	ld	r24, Z
    5e9e:	80 68       	ori	r24, 0x80	; 128
    5ea0:	8c 93       	st	X, r24
    5ea2:	10 92 18 06 	sts	0x0618, r1
    5ea6:	80 e0       	ldi	r24, 0x00	; 0
    5ea8:	90 e0       	ldi	r25, 0x00	; 0
    5eaa:	aa e7       	ldi	r26, 0x7A	; 122
    5eac:	b4 e4       	ldi	r27, 0x44	; 68
    5eae:	8b 87       	std	Y+11, r24	; 0x0b
    5eb0:	9c 87       	std	Y+12, r25	; 0x0c
    5eb2:	ad 87       	std	Y+13, r26	; 0x0d
    5eb4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5eb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    5eb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    5eba:	8d 85       	ldd	r24, Y+13	; 0x0d
    5ebc:	9e 85       	ldd	r25, Y+14	; 0x0e
    5ebe:	20 e0       	ldi	r18, 0x00	; 0
    5ec0:	30 e0       	ldi	r19, 0x00	; 0
    5ec2:	4a e7       	ldi	r20, 0x7A	; 122
    5ec4:	53 e4       	ldi	r21, 0x43	; 67
    5ec6:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5eca:	dc 01       	movw	r26, r24
    5ecc:	cb 01       	movw	r24, r22
    5ece:	8f 83       	std	Y+7, r24	; 0x07
    5ed0:	98 87       	std	Y+8, r25	; 0x08
    5ed2:	a9 87       	std	Y+9, r26	; 0x09
    5ed4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5ed6:	6f 81       	ldd	r22, Y+7	; 0x07
    5ed8:	78 85       	ldd	r23, Y+8	; 0x08
    5eda:	89 85       	ldd	r24, Y+9	; 0x09
    5edc:	9a 85       	ldd	r25, Y+10	; 0x0a
    5ede:	20 e0       	ldi	r18, 0x00	; 0
    5ee0:	30 e0       	ldi	r19, 0x00	; 0
    5ee2:	40 e8       	ldi	r20, 0x80	; 128
    5ee4:	5f e3       	ldi	r21, 0x3F	; 63
    5ee6:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    5eea:	88 23       	and	r24, r24
    5eec:	2c f4       	brge	.+10     	; 0x5ef8 <Precharge_and_IsolationSwitch_close+0x19c>
		__ticks = 1;
    5eee:	81 e0       	ldi	r24, 0x01	; 1
    5ef0:	90 e0       	ldi	r25, 0x00	; 0
    5ef2:	9e 83       	std	Y+6, r25	; 0x06
    5ef4:	8d 83       	std	Y+5, r24	; 0x05
    5ef6:	3f c0       	rjmp	.+126    	; 0x5f76 <Precharge_and_IsolationSwitch_close+0x21a>
	else if (__tmp > 65535)
    5ef8:	6f 81       	ldd	r22, Y+7	; 0x07
    5efa:	78 85       	ldd	r23, Y+8	; 0x08
    5efc:	89 85       	ldd	r24, Y+9	; 0x09
    5efe:	9a 85       	ldd	r25, Y+10	; 0x0a
    5f00:	20 e0       	ldi	r18, 0x00	; 0
    5f02:	3f ef       	ldi	r19, 0xFF	; 255
    5f04:	4f e7       	ldi	r20, 0x7F	; 127
    5f06:	57 e4       	ldi	r21, 0x47	; 71
    5f08:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    5f0c:	18 16       	cp	r1, r24
    5f0e:	4c f5       	brge	.+82     	; 0x5f62 <Precharge_and_IsolationSwitch_close+0x206>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5f10:	6b 85       	ldd	r22, Y+11	; 0x0b
    5f12:	7c 85       	ldd	r23, Y+12	; 0x0c
    5f14:	8d 85       	ldd	r24, Y+13	; 0x0d
    5f16:	9e 85       	ldd	r25, Y+14	; 0x0e
    5f18:	20 e0       	ldi	r18, 0x00	; 0
    5f1a:	30 e0       	ldi	r19, 0x00	; 0
    5f1c:	40 e2       	ldi	r20, 0x20	; 32
    5f1e:	51 e4       	ldi	r21, 0x41	; 65
    5f20:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    5f24:	dc 01       	movw	r26, r24
    5f26:	cb 01       	movw	r24, r22
    5f28:	bc 01       	movw	r22, r24
    5f2a:	cd 01       	movw	r24, r26
    5f2c:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5f30:	dc 01       	movw	r26, r24
    5f32:	cb 01       	movw	r24, r22
    5f34:	9e 83       	std	Y+6, r25	; 0x06
    5f36:	8d 83       	std	Y+5, r24	; 0x05
    5f38:	0f c0       	rjmp	.+30     	; 0x5f58 <Precharge_and_IsolationSwitch_close+0x1fc>
    5f3a:	89 e1       	ldi	r24, 0x19	; 25
    5f3c:	90 e0       	ldi	r25, 0x00	; 0
    5f3e:	9c 83       	std	Y+4, r25	; 0x04
    5f40:	8b 83       	std	Y+3, r24	; 0x03
    5f42:	8b 81       	ldd	r24, Y+3	; 0x03
    5f44:	9c 81       	ldd	r25, Y+4	; 0x04
    5f46:	01 97       	sbiw	r24, 0x01	; 1
    5f48:	f1 f7       	brne	.-4      	; 0x5f46 <Precharge_and_IsolationSwitch_close+0x1ea>
    5f4a:	9c 83       	std	Y+4, r25	; 0x04
    5f4c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5f4e:	8d 81       	ldd	r24, Y+5	; 0x05
    5f50:	9e 81       	ldd	r25, Y+6	; 0x06
    5f52:	01 97       	sbiw	r24, 0x01	; 1
    5f54:	9e 83       	std	Y+6, r25	; 0x06
    5f56:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5f58:	8d 81       	ldd	r24, Y+5	; 0x05
    5f5a:	9e 81       	ldd	r25, Y+6	; 0x06
    5f5c:	00 97       	sbiw	r24, 0x00	; 0
    5f5e:	69 f7       	brne	.-38     	; 0x5f3a <Precharge_and_IsolationSwitch_close+0x1de>
    5f60:	14 c0       	rjmp	.+40     	; 0x5f8a <Precharge_and_IsolationSwitch_close+0x22e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5f62:	6f 81       	ldd	r22, Y+7	; 0x07
    5f64:	78 85       	ldd	r23, Y+8	; 0x08
    5f66:	89 85       	ldd	r24, Y+9	; 0x09
    5f68:	9a 85       	ldd	r25, Y+10	; 0x0a
    5f6a:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    5f6e:	dc 01       	movw	r26, r24
    5f70:	cb 01       	movw	r24, r22
    5f72:	9e 83       	std	Y+6, r25	; 0x06
    5f74:	8d 83       	std	Y+5, r24	; 0x05
    5f76:	8d 81       	ldd	r24, Y+5	; 0x05
    5f78:	9e 81       	ldd	r25, Y+6	; 0x06
    5f7a:	9a 83       	std	Y+2, r25	; 0x02
    5f7c:	89 83       	std	Y+1, r24	; 0x01
    5f7e:	89 81       	ldd	r24, Y+1	; 0x01
    5f80:	9a 81       	ldd	r25, Y+2	; 0x02
    5f82:	01 97       	sbiw	r24, 0x01	; 1
    5f84:	f1 f7       	brne	.-4      	; 0x5f82 <Precharge_and_IsolationSwitch_close+0x226>
    5f86:	9a 83       	std	Y+2, r25	; 0x02
    5f88:	89 83       	std	Y+1, r24	; 0x01
	//wait for Isolation Switch to close, then open precharge relay
	_delay_ms(1000);
	IO_control &= ~0b01000000;
    5f8a:	80 91 2b 05 	lds	r24, 0x052B
    5f8e:	8f 7b       	andi	r24, 0xBF	; 191
    5f90:	80 93 2b 05 	sts	0x052B, r24
	send_Data_and_CRC(0x01,0x31,IO_control);
    5f94:	90 91 2b 05 	lds	r25, 0x052B
    5f98:	81 e0       	ldi	r24, 0x01	; 1
    5f9a:	61 e3       	ldi	r22, 0x31	; 49
    5f9c:	49 2f       	mov	r20, r25
    5f9e:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}
    5fa2:	a0 96       	adiw	r28, 0x20	; 32
    5fa4:	0f b6       	in	r0, 0x3f	; 63
    5fa6:	f8 94       	cli
    5fa8:	de bf       	out	0x3e, r29	; 62
    5faa:	0f be       	out	0x3f, r0	; 63
    5fac:	cd bf       	out	0x3d, r28	; 61
    5fae:	cf 91       	pop	r28
    5fb0:	df 91       	pop	r29
    5fb2:	08 95       	ret

00005fb4 <collect_ADC_values>:

void collect_ADC_values(void)
{
    5fb4:	0f 93       	push	r16
    5fb6:	1f 93       	push	r17
    5fb8:	df 93       	push	r29
    5fba:	cf 93       	push	r28
    5fbc:	cd b7       	in	r28, 0x3d	; 61
    5fbe:	de b7       	in	r29, 0x3e	; 62
    5fc0:	2b 97       	sbiw	r28, 0x0b	; 11
    5fc2:	0f b6       	in	r0, 0x3f	; 63
    5fc4:	f8 94       	cli
    5fc6:	de bf       	out	0x3e, r29	; 62
    5fc8:	0f be       	out	0x3f, r0	; 63
    5fca:	cd bf       	out	0x3d, r28	; 61
	unsigned char CRC_error = 1;
    5fcc:	81 e0       	ldi	r24, 0x01	; 1
    5fce:	8b 87       	std	Y+11, r24	; 0x0b
	unsigned char n = 1;
    5fd0:	81 e0       	ldi	r24, 0x01	; 1
    5fd2:	8a 87       	std	Y+10, r24	; 0x0a
	//Turn off temperature measurement(vss), to save power
	//IO_control &= ~0b00000010;
	//send_Data_and_CRC(0x01,0x31,IO_control);
		
	//Convert Vcell and Tbatt values, for all BQ76PL536a devices in stack 
	for (int x=0;x<number_of_BQ76PL536a_in_stack;x++)
    5fd4:	1e 82       	std	Y+6, r1	; 0x06
    5fd6:	1d 82       	std	Y+5, r1	; 0x05
    5fd8:	53 c1       	rjmp	.+678    	; 0x6280 <collect_ADC_values+0x2cc>
	{
		//n indicates which cell data to convert(start value) 
		n += x*6;
    5fda:	2d 81       	ldd	r18, Y+5	; 0x05
    5fdc:	3e 81       	ldd	r19, Y+6	; 0x06
    5fde:	c9 01       	movw	r24, r18
    5fe0:	88 0f       	add	r24, r24
    5fe2:	99 1f       	adc	r25, r25
    5fe4:	82 0f       	add	r24, r18
    5fe6:	93 1f       	adc	r25, r19
    5fe8:	88 0f       	add	r24, r24
    5fea:	99 1f       	adc	r25, r25
    5fec:	98 2f       	mov	r25, r24
    5fee:	8a 85       	ldd	r24, Y+10	; 0x0a
    5ff0:	89 0f       	add	r24, r25
    5ff2:	8a 87       	std	Y+10, r24	; 0x0a
		
		//Ensure conversion has finished by reading DRDY bit
		CRC_error = receive_Data_and_CRC((x+1),0x00,1);
    5ff4:	8d 81       	ldd	r24, Y+5	; 0x05
    5ff6:	8f 5f       	subi	r24, 0xFF	; 255
    5ff8:	60 e0       	ldi	r22, 0x00	; 0
    5ffa:	41 e0       	ldi	r20, 0x01	; 1
    5ffc:	0e 94 c0 2b 	call	0x5780	; 0x5780 <receive_Data_and_CRC>
    6000:	8b 87       	std	Y+11, r24	; 0x0b
		//uart_mini_printf ("\r\n  DRDY = %u\r\n",Rec_buffer[0] & 0b00000001);
		//uart_mini_printf ("\r\n  CRCerror = %u\r\n",CRC_error);
		if (CRC_error == 0 && (Rec_buffer[0] & 0b00000001))
    6002:	8b 85       	ldd	r24, Y+11	; 0x0b
    6004:	88 23       	and	r24, r24
    6006:	09 f0       	breq	.+2      	; 0x600a <collect_ADC_values+0x56>
    6008:	1c c1       	rjmp	.+568    	; 0x6242 <collect_ADC_values+0x28e>
    600a:	80 91 46 06 	lds	r24, 0x0646
    600e:	88 2f       	mov	r24, r24
    6010:	90 e0       	ldi	r25, 0x00	; 0
    6012:	81 70       	andi	r24, 0x01	; 1
    6014:	90 70       	andi	r25, 0x00	; 0
    6016:	98 2f       	mov	r25, r24
    6018:	81 e0       	ldi	r24, 0x01	; 1
    601a:	89 27       	eor	r24, r25
    601c:	88 23       	and	r24, r24
    601e:	09 f0       	breq	.+2      	; 0x6022 <collect_ADC_values+0x6e>
    6020:	10 c1       	rjmp	.+544    	; 0x6242 <collect_ADC_values+0x28e>
		{
			//Location of first Vcell byte in Rec_buffer
			arrayN = 0x03;
    6022:	83 e0       	ldi	r24, 0x03	; 3
    6024:	89 87       	std	Y+9, r24	; 0x09
			//Collect raw data from frontend
			CRC_error = receive_Data_and_CRC((x+1),0x00,18);
    6026:	8d 81       	ldd	r24, Y+5	; 0x05
    6028:	8f 5f       	subi	r24, 0xFF	; 255
    602a:	60 e0       	ldi	r22, 0x00	; 0
    602c:	42 e1       	ldi	r20, 0x12	; 18
    602e:	0e 94 c0 2b 	call	0x5780	; 0x5780 <receive_Data_and_CRC>
    6032:	8b 87       	std	Y+11, r24	; 0x0b
			//uart_mini_printf ("\r\n  CRCerror = %u\r\n",CRC_error);
			//if no CRC errors, convert data 
			if(CRC_error == 0)
    6034:	8b 85       	ldd	r24, Y+11	; 0x0b
    6036:	88 23       	and	r24, r24
    6038:	09 f0       	breq	.+2      	; 0x603c <collect_ADC_values+0x88>
    603a:	1d c1       	rjmp	.+570    	; 0x6276 <collect_ADC_values+0x2c2>
			{
				//Convert raw Vcell values to mV
				//place in array (Vcell1 placed at Vcell[1] etc.) 
				for(int i=0;i<6;i++)
    603c:	1c 82       	std	Y+4, r1	; 0x04
    603e:	1b 82       	std	Y+3, r1	; 0x03
    6040:	4b c0       	rjmp	.+150    	; 0x60d8 <collect_ADC_values+0x124>
				{
					//Calculate mV, typecasting to prevent overflow 
					Vcell[n] = ((unsigned long)(Rec_buffer[arrayN]<<8) + Rec_buffer[arrayN+1])*6250/16383;
    6042:	8a 85       	ldd	r24, Y+10	; 0x0a
    6044:	08 2f       	mov	r16, r24
    6046:	10 e0       	ldi	r17, 0x00	; 0
    6048:	89 85       	ldd	r24, Y+9	; 0x09
    604a:	88 2f       	mov	r24, r24
    604c:	90 e0       	ldi	r25, 0x00	; 0
    604e:	fc 01       	movw	r30, r24
    6050:	ea 5b       	subi	r30, 0xBA	; 186
    6052:	f9 4f       	sbci	r31, 0xF9	; 249
    6054:	80 81       	ld	r24, Z
    6056:	88 2f       	mov	r24, r24
    6058:	90 e0       	ldi	r25, 0x00	; 0
    605a:	98 2f       	mov	r25, r24
    605c:	88 27       	eor	r24, r24
    605e:	9c 01       	movw	r18, r24
    6060:	44 27       	eor	r20, r20
    6062:	37 fd       	sbrc	r19, 7
    6064:	40 95       	com	r20
    6066:	54 2f       	mov	r21, r20
    6068:	89 85       	ldd	r24, Y+9	; 0x09
    606a:	88 2f       	mov	r24, r24
    606c:	90 e0       	ldi	r25, 0x00	; 0
    606e:	01 96       	adiw	r24, 0x01	; 1
    6070:	fc 01       	movw	r30, r24
    6072:	ea 5b       	subi	r30, 0xBA	; 186
    6074:	f9 4f       	sbci	r31, 0xF9	; 249
    6076:	80 81       	ld	r24, Z
    6078:	88 2f       	mov	r24, r24
    607a:	90 e0       	ldi	r25, 0x00	; 0
    607c:	a0 e0       	ldi	r26, 0x00	; 0
    607e:	b0 e0       	ldi	r27, 0x00	; 0
    6080:	82 0f       	add	r24, r18
    6082:	93 1f       	adc	r25, r19
    6084:	a4 1f       	adc	r26, r20
    6086:	b5 1f       	adc	r27, r21
    6088:	2a e6       	ldi	r18, 0x6A	; 106
    608a:	38 e1       	ldi	r19, 0x18	; 24
    608c:	40 e0       	ldi	r20, 0x00	; 0
    608e:	50 e0       	ldi	r21, 0x00	; 0
    6090:	bc 01       	movw	r22, r24
    6092:	cd 01       	movw	r24, r26
    6094:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    6098:	dc 01       	movw	r26, r24
    609a:	cb 01       	movw	r24, r22
    609c:	2f ef       	ldi	r18, 0xFF	; 255
    609e:	3f e3       	ldi	r19, 0x3F	; 63
    60a0:	40 e0       	ldi	r20, 0x00	; 0
    60a2:	50 e0       	ldi	r21, 0x00	; 0
    60a4:	bc 01       	movw	r22, r24
    60a6:	cd 01       	movw	r24, r26
    60a8:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    60ac:	da 01       	movw	r26, r20
    60ae:	c9 01       	movw	r24, r18
    60b0:	9c 01       	movw	r18, r24
    60b2:	c8 01       	movw	r24, r16
    60b4:	88 0f       	add	r24, r24
    60b6:	99 1f       	adc	r25, r25
    60b8:	fc 01       	movw	r30, r24
    60ba:	e1 5e       	subi	r30, 0xE1	; 225
    60bc:	f9 4f       	sbci	r31, 0xF9	; 249
    60be:	31 83       	std	Z+1, r19	; 0x01
    60c0:	20 83       	st	Z, r18
					
					//print values(for test purpose)
					//uart_mini_printf ("\r Vcell%u = %u\r\n",n,Vcell[n]);
					
					//Increment pointer variables
					arrayN += 2;
    60c2:	89 85       	ldd	r24, Y+9	; 0x09
    60c4:	8e 5f       	subi	r24, 0xFE	; 254
    60c6:	89 87       	std	Y+9, r24	; 0x09
					n++;
    60c8:	8a 85       	ldd	r24, Y+10	; 0x0a
    60ca:	8f 5f       	subi	r24, 0xFF	; 255
    60cc:	8a 87       	std	Y+10, r24	; 0x0a
			//if no CRC errors, convert data 
			if(CRC_error == 0)
			{
				//Convert raw Vcell values to mV
				//place in array (Vcell1 placed at Vcell[1] etc.) 
				for(int i=0;i<6;i++)
    60ce:	8b 81       	ldd	r24, Y+3	; 0x03
    60d0:	9c 81       	ldd	r25, Y+4	; 0x04
    60d2:	01 96       	adiw	r24, 0x01	; 1
    60d4:	9c 83       	std	Y+4, r25	; 0x04
    60d6:	8b 83       	std	Y+3, r24	; 0x03
    60d8:	8b 81       	ldd	r24, Y+3	; 0x03
    60da:	9c 81       	ldd	r25, Y+4	; 0x04
    60dc:	86 30       	cpi	r24, 0x06	; 6
    60de:	91 05       	cpc	r25, r1
    60e0:	0c f4       	brge	.+2      	; 0x60e4 <collect_ADC_values+0x130>
    60e2:	af cf       	rjmp	.-162    	; 0x6042 <collect_ADC_values+0x8e>
					arrayN += 2;
					n++;
				}
				
				//convert temperature and current for lowest BQ76PL536 in stack
				if(x == 0)
    60e4:	8d 81       	ldd	r24, Y+5	; 0x05
    60e6:	9e 81       	ldd	r25, Y+6	; 0x06
    60e8:	00 97       	sbiw	r24, 0x00	; 0
    60ea:	09 f0       	breq	.+2      	; 0x60ee <collect_ADC_values+0x13a>
    60ec:	91 c0       	rjmp	.+290    	; 0x6210 <collect_ADC_values+0x25c>
				{
					//GPAI ADC input raw value converted to mA
					Idischarge = (Rec_buffer[1]<<8) + Rec_buffer[2];
    60ee:	80 91 47 06 	lds	r24, 0x0647
    60f2:	88 2f       	mov	r24, r24
    60f4:	90 e0       	ldi	r25, 0x00	; 0
    60f6:	38 2f       	mov	r19, r24
    60f8:	22 27       	eor	r18, r18
    60fa:	80 91 48 06 	lds	r24, 0x0648
    60fe:	88 2f       	mov	r24, r24
    6100:	90 e0       	ldi	r25, 0x00	; 0
    6102:	82 0f       	add	r24, r18
    6104:	93 1f       	adc	r25, r19
    6106:	90 93 df 05 	sts	0x05DF, r25
    610a:	80 93 de 05 	sts	0x05DE, r24
					
					if(Idischarge < Idis_offset)
    610e:	80 91 de 05 	lds	r24, 0x05DE
    6112:	90 91 df 05 	lds	r25, 0x05DF
    6116:	8a 30       	cpi	r24, 0x0A	; 10
    6118:	91 05       	cpc	r25, r1
    611a:	28 f4       	brcc	.+10     	; 0x6126 <collect_ADC_values+0x172>
					{
						Idischarge = 0;
    611c:	10 92 df 05 	sts	0x05DF, r1
    6120:	10 92 de 05 	sts	0x05DE, r1
    6124:	20 c0       	rjmp	.+64     	; 0x6166 <collect_ADC_values+0x1b2>
					}
					else
					{
						Idischarge = (unsigned long)(Idischarge - Idis_offset)*35/10;
    6126:	80 91 de 05 	lds	r24, 0x05DE
    612a:	90 91 df 05 	lds	r25, 0x05DF
    612e:	0a 97       	sbiw	r24, 0x0a	; 10
    6130:	cc 01       	movw	r24, r24
    6132:	a0 e0       	ldi	r26, 0x00	; 0
    6134:	b0 e0       	ldi	r27, 0x00	; 0
    6136:	23 e2       	ldi	r18, 0x23	; 35
    6138:	30 e0       	ldi	r19, 0x00	; 0
    613a:	40 e0       	ldi	r20, 0x00	; 0
    613c:	50 e0       	ldi	r21, 0x00	; 0
    613e:	bc 01       	movw	r22, r24
    6140:	cd 01       	movw	r24, r26
    6142:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    6146:	dc 01       	movw	r26, r24
    6148:	cb 01       	movw	r24, r22
    614a:	2a e0       	ldi	r18, 0x0A	; 10
    614c:	30 e0       	ldi	r19, 0x00	; 0
    614e:	40 e0       	ldi	r20, 0x00	; 0
    6150:	50 e0       	ldi	r21, 0x00	; 0
    6152:	bc 01       	movw	r22, r24
    6154:	cd 01       	movw	r24, r26
    6156:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    615a:	da 01       	movw	r26, r20
    615c:	c9 01       	movw	r24, r18
    615e:	90 93 df 05 	sts	0x05DF, r25
    6162:	80 93 de 05 	sts	0x05DE, r24
					
					//Print for test
					//uart_mini_printf ("\r\n Idischarge 1 = %u\r\n",Idischarge);
					
					//TS1 ADC input raw value converted to mA
					Icharge = (Rec_buffer[0x0f]<<8) + Rec_buffer[0x10];  
    6166:	80 91 55 06 	lds	r24, 0x0655
    616a:	88 2f       	mov	r24, r24
    616c:	90 e0       	ldi	r25, 0x00	; 0
    616e:	38 2f       	mov	r19, r24
    6170:	22 27       	eor	r18, r18
    6172:	80 91 56 06 	lds	r24, 0x0656
    6176:	88 2f       	mov	r24, r24
    6178:	90 e0       	ldi	r25, 0x00	; 0
    617a:	82 0f       	add	r24, r18
    617c:	93 1f       	adc	r25, r19
    617e:	90 93 6f 06 	sts	0x066F, r25
    6182:	80 93 6e 06 	sts	0x066E, r24
					
					if(Icharge < Ich_offset)
    6186:	80 91 6e 06 	lds	r24, 0x066E
    618a:	90 91 6f 06 	lds	r25, 0x066F
    618e:	22 e0       	ldi	r18, 0x02	; 2
    6190:	83 3b       	cpi	r24, 0xB3	; 179
    6192:	92 07       	cpc	r25, r18
    6194:	28 f4       	brcc	.+10     	; 0x61a0 <collect_ADC_values+0x1ec>
					{
						Icharge = 0;
    6196:	10 92 6f 06 	sts	0x066F, r1
    619a:	10 92 6e 06 	sts	0x066E, r1
    619e:	21 c0       	rjmp	.+66     	; 0x61e2 <collect_ADC_values+0x22e>
					}
					else
					{
						Icharge = (unsigned long)(Icharge - Ich_offset)*1480/1000;
    61a0:	80 91 6e 06 	lds	r24, 0x066E
    61a4:	90 91 6f 06 	lds	r25, 0x066F
    61a8:	83 5b       	subi	r24, 0xB3	; 179
    61aa:	92 40       	sbci	r25, 0x02	; 2
    61ac:	cc 01       	movw	r24, r24
    61ae:	a0 e0       	ldi	r26, 0x00	; 0
    61b0:	b0 e0       	ldi	r27, 0x00	; 0
    61b2:	28 ec       	ldi	r18, 0xC8	; 200
    61b4:	35 e0       	ldi	r19, 0x05	; 5
    61b6:	40 e0       	ldi	r20, 0x00	; 0
    61b8:	50 e0       	ldi	r21, 0x00	; 0
    61ba:	bc 01       	movw	r22, r24
    61bc:	cd 01       	movw	r24, r26
    61be:	0e 94 4b 42 	call	0x8496	; 0x8496 <__mulsi3>
    61c2:	dc 01       	movw	r26, r24
    61c4:	cb 01       	movw	r24, r22
    61c6:	28 ee       	ldi	r18, 0xE8	; 232
    61c8:	33 e0       	ldi	r19, 0x03	; 3
    61ca:	40 e0       	ldi	r20, 0x00	; 0
    61cc:	50 e0       	ldi	r21, 0x00	; 0
    61ce:	bc 01       	movw	r22, r24
    61d0:	cd 01       	movw	r24, r26
    61d2:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    61d6:	da 01       	movw	r26, r20
    61d8:	c9 01       	movw	r24, r18
    61da:	90 93 6f 06 	sts	0x066F, r25
    61de:	80 93 6e 06 	sts	0x066E, r24
					}
					//Print for test
					//uart_mini_printf ("\r\n Icharge = %u\r\n",Icharge);
					
					//TS2 ADC input raw value converted to C
					Tbatt[1] = (((unsigned int)(Rec_buffer[0x11]<<8) + Rec_buffer[0x12])/104)-Tbatt1_offset;
    61e2:	80 91 57 06 	lds	r24, 0x0657
    61e6:	88 2f       	mov	r24, r24
    61e8:	90 e0       	ldi	r25, 0x00	; 0
    61ea:	98 2f       	mov	r25, r24
    61ec:	88 27       	eor	r24, r24
    61ee:	9c 01       	movw	r18, r24
    61f0:	80 91 58 06 	lds	r24, 0x0658
    61f4:	88 2f       	mov	r24, r24
    61f6:	90 e0       	ldi	r25, 0x00	; 0
    61f8:	82 0f       	add	r24, r18
    61fa:	93 1f       	adc	r25, r19
    61fc:	28 e6       	ldi	r18, 0x68	; 104
    61fe:	30 e0       	ldi	r19, 0x00	; 0
    6200:	b9 01       	movw	r22, r18
    6202:	0e 94 76 42 	call	0x84ec	; 0x84ec <__udivmodhi4>
    6206:	cb 01       	movw	r24, r22
    6208:	87 51       	subi	r24, 0x17	; 23
    620a:	80 93 0d 06 	sts	0x060D, r24
    620e:	33 c0       	rjmp	.+102    	; 0x6276 <collect_ADC_values+0x2c2>
				}
				else
				{
					
					//TS1 ADC input raw value converted to C
					Tbatt[x*2] = ((unsigned long)(Rec_buffer[0x0f]<<8) + Rec_buffer[0x10]);
    6210:	8d 81       	ldd	r24, Y+5	; 0x05
    6212:	9e 81       	ldd	r25, Y+6	; 0x06
    6214:	9c 01       	movw	r18, r24
    6216:	22 0f       	add	r18, r18
    6218:	33 1f       	adc	r19, r19
    621a:	80 91 56 06 	lds	r24, 0x0656
    621e:	f9 01       	movw	r30, r18
    6220:	e4 5f       	subi	r30, 0xF4	; 244
    6222:	f9 4f       	sbci	r31, 0xF9	; 249
    6224:	80 83       	st	Z, r24
					//Print for test
					//uart_mini_printf ("\r Tbatt%u = %u\r\n",(x*2),Tbatt[x*2]);
					
					//TS2 ADC input raw value converted to C
					Tbatt[x*2+1] = ((unsigned long)(Rec_buffer[0x11]<<8) + Rec_buffer[0x12]);
    6226:	8d 81       	ldd	r24, Y+5	; 0x05
    6228:	9e 81       	ldd	r25, Y+6	; 0x06
    622a:	88 0f       	add	r24, r24
    622c:	99 1f       	adc	r25, r25
    622e:	9c 01       	movw	r18, r24
    6230:	2f 5f       	subi	r18, 0xFF	; 255
    6232:	3f 4f       	sbci	r19, 0xFF	; 255
    6234:	80 91 58 06 	lds	r24, 0x0658
    6238:	f9 01       	movw	r30, r18
    623a:	e4 5f       	subi	r30, 0xF4	; 244
    623c:	f9 4f       	sbci	r31, 0xF9	; 249
    623e:	80 83       	st	Z, r24
    6240:	1a c0       	rjmp	.+52     	; 0x6276 <collect_ADC_values+0x2c2>
					
				}
			}
		}
		//if communication was lost set Vcell to zero to ensure current is interrupted
		else if (CRC_error)
    6242:	8b 85       	ldd	r24, Y+11	; 0x0b
    6244:	88 23       	and	r24, r24
    6246:	b9 f0       	breq	.+46     	; 0x6276 <collect_ADC_values+0x2c2>
		{
			//place in array (Vcell1 placed at Vcell[1] etc.)
			for(int i=0;i<=Cell_count;i++)
    6248:	1a 82       	std	Y+2, r1	; 0x02
    624a:	19 82       	std	Y+1, r1	; 0x01
    624c:	0f c0       	rjmp	.+30     	; 0x626c <collect_ADC_values+0x2b8>
			{
				//Set values to zero
				Vcell[n] = 0;
    624e:	8a 85       	ldd	r24, Y+10	; 0x0a
    6250:	88 2f       	mov	r24, r24
    6252:	90 e0       	ldi	r25, 0x00	; 0
    6254:	88 0f       	add	r24, r24
    6256:	99 1f       	adc	r25, r25
    6258:	fc 01       	movw	r30, r24
    625a:	e1 5e       	subi	r30, 0xE1	; 225
    625c:	f9 4f       	sbci	r31, 0xF9	; 249
    625e:	11 82       	std	Z+1, r1	; 0x01
    6260:	10 82       	st	Z, r1
		}
		//if communication was lost set Vcell to zero to ensure current is interrupted
		else if (CRC_error)
		{
			//place in array (Vcell1 placed at Vcell[1] etc.)
			for(int i=0;i<=Cell_count;i++)
    6262:	89 81       	ldd	r24, Y+1	; 0x01
    6264:	9a 81       	ldd	r25, Y+2	; 0x02
    6266:	01 96       	adiw	r24, 0x01	; 1
    6268:	9a 83       	std	Y+2, r25	; 0x02
    626a:	89 83       	std	Y+1, r24	; 0x01
    626c:	89 81       	ldd	r24, Y+1	; 0x01
    626e:	9a 81       	ldd	r25, Y+2	; 0x02
    6270:	87 30       	cpi	r24, 0x07	; 7
    6272:	91 05       	cpc	r25, r1
    6274:	64 f3       	brlt	.-40     	; 0x624e <collect_ADC_values+0x29a>
	//Turn off temperature measurement(vss), to save power
	//IO_control &= ~0b00000010;
	//send_Data_and_CRC(0x01,0x31,IO_control);
		
	//Convert Vcell and Tbatt values, for all BQ76PL536a devices in stack 
	for (int x=0;x<number_of_BQ76PL536a_in_stack;x++)
    6276:	8d 81       	ldd	r24, Y+5	; 0x05
    6278:	9e 81       	ldd	r25, Y+6	; 0x06
    627a:	01 96       	adiw	r24, 0x01	; 1
    627c:	9e 83       	std	Y+6, r25	; 0x06
    627e:	8d 83       	std	Y+5, r24	; 0x05
    6280:	80 91 e3 05 	lds	r24, 0x05E3
    6284:	28 2f       	mov	r18, r24
    6286:	30 e0       	ldi	r19, 0x00	; 0
    6288:	8d 81       	ldd	r24, Y+5	; 0x05
    628a:	9e 81       	ldd	r25, Y+6	; 0x06
    628c:	82 17       	cp	r24, r18
    628e:	93 07       	cpc	r25, r19
    6290:	0c f4       	brge	.+2      	; 0x6294 <collect_ADC_values+0x2e0>
    6292:	a3 ce       	rjmp	.-698    	; 0x5fda <collect_ADC_values+0x26>
				//Set values to zero
				Vcell[n] = 0;
			}
		}
	}
}
    6294:	2b 96       	adiw	r28, 0x0b	; 11
    6296:	0f b6       	in	r0, 0x3f	; 63
    6298:	f8 94       	cli
    629a:	de bf       	out	0x3e, r29	; 62
    629c:	0f be       	out	0x3f, r0	; 63
    629e:	cd bf       	out	0x3d, r28	; 61
    62a0:	cf 91       	pop	r28
    62a2:	df 91       	pop	r29
    62a4:	1f 91       	pop	r17
    62a6:	0f 91       	pop	r16
    62a8:	08 95       	ret

000062aa <Collect_Alerts_and_Faults>:


void Collect_Alerts_and_Faults (void)
{
    62aa:	df 93       	push	r29
    62ac:	cf 93       	push	r28
    62ae:	00 d0       	rcall	.+0      	; 0x62b0 <Collect_Alerts_and_Faults+0x6>
    62b0:	0f 92       	push	r0
    62b2:	cd b7       	in	r28, 0x3d	; 61
    62b4:	de b7       	in	r29, 0x3e	; 62
	unsigned char CRC_error = 1;
    62b6:	81 e0       	ldi	r24, 0x01	; 1
    62b8:	8b 83       	std	Y+3, r24	; 0x03
	
	//Collect , for all BQ76PL536a devices in stack
	for (int x=1;x<=number_of_BQ76PL536a_in_stack;x++)
    62ba:	81 e0       	ldi	r24, 0x01	; 1
    62bc:	90 e0       	ldi	r25, 0x00	; 0
    62be:	9a 83       	std	Y+2, r25	; 0x02
    62c0:	89 83       	std	Y+1, r24	; 0x01
    62c2:	34 c0       	rjmp	.+104    	; 0x632c <Collect_Alerts_and_Faults+0x82>
	{
		CRC_error = receive_Data_and_CRC((x),0x20,4);
    62c4:	89 81       	ldd	r24, Y+1	; 0x01
    62c6:	60 e2       	ldi	r22, 0x20	; 32
    62c8:	44 e0       	ldi	r20, 0x04	; 4
    62ca:	0e 94 c0 2b 	call	0x5780	; 0x5780 <receive_Data_and_CRC>
    62ce:	8b 83       	std	Y+3, r24	; 0x03
		if(CRC_error)
    62d0:	8b 81       	ldd	r24, Y+3	; 0x03
    62d2:	88 23       	and	r24, r24
    62d4:	31 f0       	breq	.+12     	; 0x62e2 <Collect_Alerts_and_Faults+0x38>
		{
			receive_Data_and_CRC((x+1),0x20,4);
    62d6:	89 81       	ldd	r24, Y+1	; 0x01
    62d8:	8f 5f       	subi	r24, 0xFF	; 255
    62da:	60 e2       	ldi	r22, 0x20	; 32
    62dc:	44 e0       	ldi	r20, 0x04	; 4
    62de:	0e 94 c0 2b 	call	0x5780	; 0x5780 <receive_Data_and_CRC>
		}
		//place collected data in dedicated arrays
		Alerts[x] = Rec_buffer[0];
    62e2:	89 81       	ldd	r24, Y+1	; 0x01
    62e4:	9a 81       	ldd	r25, Y+2	; 0x02
    62e6:	20 91 46 06 	lds	r18, 0x0646
    62ea:	fc 01       	movw	r30, r24
    62ec:	ed 58       	subi	r30, 0x8D	; 141
    62ee:	f9 4f       	sbci	r31, 0xF9	; 249
    62f0:	20 83       	st	Z, r18
		Faults[x] = Rec_buffer[1];
    62f2:	89 81       	ldd	r24, Y+1	; 0x01
    62f4:	9a 81       	ldd	r25, Y+2	; 0x02
    62f6:	20 91 47 06 	lds	r18, 0x0647
    62fa:	fc 01       	movw	r30, r24
    62fc:	e5 5e       	subi	r30, 0xE5	; 229
    62fe:	f9 4f       	sbci	r31, 0xF9	; 249
    6300:	20 83       	st	Z, r18
		COV_Faults[x] = Rec_buffer[2];
    6302:	89 81       	ldd	r24, Y+1	; 0x01
    6304:	9a 81       	ldd	r25, Y+2	; 0x02
    6306:	20 91 48 06 	lds	r18, 0x0648
    630a:	fc 01       	movw	r30, r24
    630c:	ed 55       	subi	r30, 0x5D	; 93
    630e:	fa 4f       	sbci	r31, 0xFA	; 250
    6310:	20 83       	st	Z, r18
		CUV_Faults[x] = Rec_buffer[3];
    6312:	89 81       	ldd	r24, Y+1	; 0x01
    6314:	9a 81       	ldd	r25, Y+2	; 0x02
    6316:	20 91 49 06 	lds	r18, 0x0649
    631a:	fc 01       	movw	r30, r24
    631c:	e7 55       	subi	r30, 0x57	; 87
    631e:	f9 4f       	sbci	r31, 0xF9	; 249
    6320:	20 83       	st	Z, r18
void Collect_Alerts_and_Faults (void)
{
	unsigned char CRC_error = 1;
	
	//Collect , for all BQ76PL536a devices in stack
	for (int x=1;x<=number_of_BQ76PL536a_in_stack;x++)
    6322:	89 81       	ldd	r24, Y+1	; 0x01
    6324:	9a 81       	ldd	r25, Y+2	; 0x02
    6326:	01 96       	adiw	r24, 0x01	; 1
    6328:	9a 83       	std	Y+2, r25	; 0x02
    632a:	89 83       	std	Y+1, r24	; 0x01
    632c:	80 91 e3 05 	lds	r24, 0x05E3
    6330:	28 2f       	mov	r18, r24
    6332:	30 e0       	ldi	r19, 0x00	; 0
    6334:	89 81       	ldd	r24, Y+1	; 0x01
    6336:	9a 81       	ldd	r25, Y+2	; 0x02
    6338:	28 17       	cp	r18, r24
    633a:	39 07       	cpc	r19, r25
    633c:	1c f6       	brge	.-122    	; 0x62c4 <Collect_Alerts_and_Faults+0x1a>
		Alerts[x] = Rec_buffer[0];
		Faults[x] = Rec_buffer[1];
		COV_Faults[x] = Rec_buffer[2];
		CUV_Faults[x] = Rec_buffer[3];
	}
}
    633e:	0f 90       	pop	r0
    6340:	0f 90       	pop	r0
    6342:	0f 90       	pop	r0
    6344:	cf 91       	pop	r28
    6346:	df 91       	pop	r29
    6348:	08 95       	ret

0000634a <Clear_Alerts_and_Faults>:


void Clear_Alerts_and_Faults (void)
{
    634a:	df 93       	push	r29
    634c:	cf 93       	push	r28
    634e:	00 d0       	rcall	.+0      	; 0x6350 <Clear_Alerts_and_Faults+0x6>
    6350:	cd b7       	in	r28, 0x3d	; 61
    6352:	de b7       	in	r29, 0x3e	; 62
		for (int i=1;i<=number_of_BQ76PL536a_in_stack;i++)
    6354:	81 e0       	ldi	r24, 0x01	; 1
    6356:	90 e0       	ldi	r25, 0x00	; 0
    6358:	9a 83       	std	Y+2, r25	; 0x02
    635a:	89 83       	std	Y+1, r24	; 0x01
    635c:	19 c0       	rjmp	.+50     	; 0x6390 <Clear_Alerts_and_Faults+0x46>
		{
			// Clear Alerts 
			send_Data_and_CRC(i,0x20,0xFF);
    635e:	89 81       	ldd	r24, Y+1	; 0x01
    6360:	60 e2       	ldi	r22, 0x20	; 32
    6362:	4f ef       	ldi	r20, 0xFF	; 255
    6364:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
			send_Data_and_CRC(i,0x20,0x00);
    6368:	89 81       	ldd	r24, Y+1	; 0x01
    636a:	60 e2       	ldi	r22, 0x20	; 32
    636c:	40 e0       	ldi	r20, 0x00	; 0
    636e:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
			// Clear Faults
			send_Data_and_CRC(i,0x21,0b00111111);
    6372:	89 81       	ldd	r24, Y+1	; 0x01
    6374:	61 e2       	ldi	r22, 0x21	; 33
    6376:	4f e3       	ldi	r20, 0x3F	; 63
    6378:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
			send_Data_and_CRC(i,0x21,0x00);
    637c:	89 81       	ldd	r24, Y+1	; 0x01
    637e:	61 e2       	ldi	r22, 0x21	; 33
    6380:	40 e0       	ldi	r20, 0x00	; 0
    6382:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}


void Clear_Alerts_and_Faults (void)
{
		for (int i=1;i<=number_of_BQ76PL536a_in_stack;i++)
    6386:	89 81       	ldd	r24, Y+1	; 0x01
    6388:	9a 81       	ldd	r25, Y+2	; 0x02
    638a:	01 96       	adiw	r24, 0x01	; 1
    638c:	9a 83       	std	Y+2, r25	; 0x02
    638e:	89 83       	std	Y+1, r24	; 0x01
    6390:	80 91 e3 05 	lds	r24, 0x05E3
    6394:	28 2f       	mov	r18, r24
    6396:	30 e0       	ldi	r19, 0x00	; 0
    6398:	89 81       	ldd	r24, Y+1	; 0x01
    639a:	9a 81       	ldd	r25, Y+2	; 0x02
    639c:	28 17       	cp	r18, r24
    639e:	39 07       	cpc	r19, r25
    63a0:	f4 f6       	brge	.-68     	; 0x635e <Clear_Alerts_and_Faults+0x14>
			send_Data_and_CRC(i,0x20,0x00);
			// Clear Faults
			send_Data_and_CRC(i,0x21,0b00111111);
			send_Data_and_CRC(i,0x21,0x00);
		}
}
    63a2:	0f 90       	pop	r0
    63a4:	0f 90       	pop	r0
    63a6:	cf 91       	pop	r28
    63a8:	df 91       	pop	r29
    63aa:	08 95       	ret

000063ac <turn_currentSense_ON>:

void turn_currentSense_ON (void)
{
    63ac:	df 93       	push	r29
    63ae:	cf 93       	push	r28
    63b0:	cd b7       	in	r28, 0x3d	; 61
    63b2:	de b7       	in	r29, 0x3e	; 62
	// Change status of IO register
	IO_control |= 0b10000000;
    63b4:	80 91 2b 05 	lds	r24, 0x052B
    63b8:	80 68       	ori	r24, 0x80	; 128
    63ba:	80 93 2b 05 	sts	0x052B, r24
	// Turn AUX on, but keep the rest unchanged
	send_Data_and_CRC(0x01,0x31,IO_control);
    63be:	90 91 2b 05 	lds	r25, 0x052B
    63c2:	81 e0       	ldi	r24, 0x01	; 1
    63c4:	61 e3       	ldi	r22, 0x31	; 49
    63c6:	49 2f       	mov	r20, r25
    63c8:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}
    63cc:	cf 91       	pop	r28
    63ce:	df 91       	pop	r29
    63d0:	08 95       	ret

000063d2 <turn_currentSense_off>:

void turn_currentSense_off (void)
{
    63d2:	df 93       	push	r29
    63d4:	cf 93       	push	r28
    63d6:	cd b7       	in	r28, 0x3d	; 61
    63d8:	de b7       	in	r29, 0x3e	; 62
	// Change status of IO register
	IO_control &= ~0b10000000;
    63da:	80 91 2b 05 	lds	r24, 0x052B
    63de:	8f 77       	andi	r24, 0x7F	; 127
    63e0:	80 93 2b 05 	sts	0x052B, r24
	// Turn AUX on, but keep the rest unchanged
	send_Data_and_CRC(0x01,0x31,IO_control);
    63e4:	90 91 2b 05 	lds	r25, 0x052B
    63e8:	81 e0       	ldi	r24, 0x01	; 1
    63ea:	61 e3       	ldi	r22, 0x31	; 49
    63ec:	49 2f       	mov	r20, r25
    63ee:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}
    63f2:	cf 91       	pop	r28
    63f4:	df 91       	pop	r29
    63f6:	08 95       	ret

000063f8 <balance_cell>:

void balance_cell(unsigned char device_no, unsigned char bit_pattern)
{
    63f8:	df 93       	push	r29
    63fa:	cf 93       	push	r28
    63fc:	00 d0       	rcall	.+0      	; 0x63fe <balance_cell+0x6>
    63fe:	cd b7       	in	r28, 0x3d	; 61
    6400:	de b7       	in	r29, 0x3e	; 62
    6402:	89 83       	std	Y+1, r24	; 0x01
    6404:	6a 83       	std	Y+2, r22	; 0x02
	send_Data_and_CRC(device_no,0x32,bit_pattern);
    6406:	89 81       	ldd	r24, Y+1	; 0x01
    6408:	62 e3       	ldi	r22, 0x32	; 50
    640a:	4a 81       	ldd	r20, Y+2	; 0x02
    640c:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}
    6410:	0f 90       	pop	r0
    6412:	0f 90       	pop	r0
    6414:	cf 91       	pop	r28
    6416:	df 91       	pop	r29
    6418:	08 95       	ret

0000641a <frontend_sleep>:


void frontend_sleep(void)
{
    641a:	df 93       	push	r29
    641c:	cf 93       	push	r28
    641e:	cd b7       	in	r28, 0x3d	; 61
    6420:	de b7       	in	r29, 0x3e	; 62
	//Ensure Isolation switch is open, as protection will be off
	Iso_switch_OPEN
    6422:	a5 e2       	ldi	r26, 0x25	; 37
    6424:	b0 e0       	ldi	r27, 0x00	; 0
    6426:	e5 e2       	ldi	r30, 0x25	; 37
    6428:	f0 e0       	ldi	r31, 0x00	; 0
    642a:	80 81       	ld	r24, Z
    642c:	8f 77       	andi	r24, 0x7F	; 127
    642e:	8c 93       	st	X, r24
    6430:	81 e0       	ldi	r24, 0x01	; 1
    6432:	80 93 18 06 	sts	0x0618, r24
	
	//put to sleep and disable current and temperature sensor supply
	//Broadcast to all devices
	send_Data_and_CRC(0x3f,0x31,0b00000100);
    6436:	8f e3       	ldi	r24, 0x3F	; 63
    6438:	61 e3       	ldi	r22, 0x31	; 49
    643a:	44 e0       	ldi	r20, 0x04	; 4
    643c:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	//After this the sleep alert bit must be cleared to reduce power
	Clear_Alerts_and_Faults();
    6440:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
}
    6444:	cf 91       	pop	r28
    6446:	df 91       	pop	r29
    6448:	08 95       	ret

0000644a <write_protected_registers>:

void write_protected_registers(void)
{
    644a:	df 93       	push	r29
    644c:	cf 93       	push	r28
    644e:	cd b7       	in	r28, 0x3d	; 61
    6450:	de b7       	in	r29, 0x3e	; 62
	
	//write protected registers
	//broadcast to all devices
	//Setup ADC mux for GPIO and bandgab reference, conversion time 6us
	send_Data_and_CRC(0x01,0x3a,0x35);
    6452:	81 e0       	ldi	r24, 0x01	; 1
    6454:	6a e3       	ldi	r22, 0x3A	; 58
    6456:	45 e3       	ldi	r20, 0x35	; 53
    6458:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x40,0b01000000);
    645c:	81 e0       	ldi	r24, 0x01	; 1
    645e:	60 e4       	ldi	r22, 0x40	; 64
    6460:	40 e4       	ldi	r20, 0x40	; 64
    6462:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	
	//Overwrite COV register as fault triggers at 4100mV even though 
	//it is programmed for 4200mV (set to (theoretically) 4250mV)
	send_Data_and_CRC(0x01,0x3a,0x35);
    6466:	81 e0       	ldi	r24, 0x01	; 1
    6468:	6a e3       	ldi	r22, 0x3A	; 58
    646a:	45 e3       	ldi	r20, 0x35	; 53
    646c:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x42,0x2e);
    6470:	81 e0       	ldi	r24, 0x01	; 1
    6472:	62 e4       	ldi	r22, 0x42	; 66
    6474:	4e e2       	ldi	r20, 0x2E	; 46
    6476:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x3a,0x35);
    647a:	81 e0       	ldi	r24, 0x01	; 1
    647c:	6a e3       	ldi	r22, 0x3A	; 58
    647e:	45 e3       	ldi	r20, 0x35	; 53
    6480:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x43,0x8a);
    6484:	81 e0       	ldi	r24, 0x01	; 1
    6486:	63 e4       	ldi	r22, 0x43	; 67
    6488:	4a e8       	ldi	r20, 0x8A	; 138
    648a:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	
	//Rewrite CUV as this funbction is also used at EPROM errors(2900mV)
	send_Data_and_CRC(0x01,0x3a,0x35);
    648e:	81 e0       	ldi	r24, 0x01	; 1
    6490:	6a e3       	ldi	r22, 0x3A	; 58
    6492:	45 e3       	ldi	r20, 0x35	; 53
    6494:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x44,0x15);	
    6498:	81 e0       	ldi	r24, 0x01	; 1
    649a:	64 e4       	ldi	r22, 0x44	; 68
    649c:	45 e1       	ldi	r20, 0x15	; 21
    649e:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x3a,0x35);
    64a2:	81 e0       	ldi	r24, 0x01	; 1
    64a4:	6a e3       	ldi	r22, 0x3A	; 58
    64a6:	45 e3       	ldi	r20, 0x35	; 53
    64a8:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x45,0x8f);
    64ac:	81 e0       	ldi	r24, 0x01	; 1
    64ae:	65 e4       	ldi	r22, 0x45	; 69
    64b0:	4f e8       	ldi	r20, 0x8F	; 143
    64b2:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	
	//Rewrite overtemperature as this function is also used at EPROM errors
	send_Data_and_CRC(0x01,0x3a,0x35);
    64b6:	81 e0       	ldi	r24, 0x01	; 1
    64b8:	6a e3       	ldi	r22, 0x3A	; 58
    64ba:	45 e3       	ldi	r20, 0x35	; 53
    64bc:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	//60 degrees max for TS2, 19A for TS1
	send_Data_and_CRC(0x01,0x46,0x5B);
    64c0:	81 e0       	ldi	r24, 0x01	; 1
    64c2:	66 e4       	ldi	r22, 0x46	; 70
    64c4:	4b e5       	ldi	r20, 0x5B	; 91
    64c6:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x3a,0x35);
    64ca:	81 e0       	ldi	r24, 0x01	; 1
    64cc:	6a e3       	ldi	r22, 0x3A	; 58
    64ce:	45 e3       	ldi	r20, 0x35	; 53
    64d0:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
	send_Data_and_CRC(0x01,0x47,0x03);
    64d4:	81 e0       	ldi	r24, 0x01	; 1
    64d6:	67 e4       	ldi	r22, 0x47	; 71
    64d8:	43 e0       	ldi	r20, 0x03	; 3
    64da:	0e 94 5c 2b 	call	0x56b8	; 0x56b8 <send_Data_and_CRC>
}
    64de:	cf 91       	pop	r28
    64e0:	df 91       	pop	r29
    64e2:	08 95       	ret

000064e4 <handle_Alerts_and_Faults>:

unsigned char handle_Alerts_and_Faults(void)
{
    64e4:	df 93       	push	r29
    64e6:	cf 93       	push	r28
    64e8:	cd b7       	in	r28, 0x3d	; 61
    64ea:	de b7       	in	r29, 0x3e	; 62
    64ec:	ef 97       	sbiw	r28, 0x3f	; 63
    64ee:	0f b6       	in	r0, 0x3f	; 63
    64f0:	f8 94       	cli
    64f2:	de bf       	out	0x3e, r29	; 62
    64f4:	0f be       	out	0x3f, r0	; 63
    64f6:	cd bf       	out	0x3d, r28	; 61
	Collect_Alerts_and_Faults();
    64f8:	0e 94 55 31 	call	0x62aa	; 0x62aa <Collect_Alerts_and_Faults>
	for (int x=1;x<=number_of_BQ76PL536a_in_stack;x++)
    64fc:	81 e0       	ldi	r24, 0x01	; 1
    64fe:	90 e0       	ldi	r25, 0x00	; 0
    6500:	9a af       	std	Y+58, r25	; 0x3a
    6502:	89 af       	std	Y+57, r24	; 0x39
    6504:	49 c3       	rjmp	.+1682   	; 0x6b98 <handle_Alerts_and_Faults+0x6b4>
	{
		//Handle Alerts
		switch (Alerts[x])
    6506:	89 ad       	ldd	r24, Y+57	; 0x39
    6508:	9a ad       	ldd	r25, Y+58	; 0x3a
    650a:	fc 01       	movw	r30, r24
    650c:	ed 58       	subi	r30, 0x8D	; 141
    650e:	f9 4f       	sbci	r31, 0xF9	; 249
    6510:	80 81       	ld	r24, Z
    6512:	28 2f       	mov	r18, r24
    6514:	30 e0       	ldi	r19, 0x00	; 0
    6516:	3e af       	std	Y+62, r19	; 0x3e
    6518:	2d af       	std	Y+61, r18	; 0x3d
    651a:	8d ad       	ldd	r24, Y+61	; 0x3d
    651c:	9e ad       	ldd	r25, Y+62	; 0x3e
    651e:	88 30       	cpi	r24, 0x08	; 8
    6520:	91 05       	cpc	r25, r1
    6522:	09 f4       	brne	.+2      	; 0x6526 <handle_Alerts_and_Faults+0x42>
    6524:	43 c0       	rjmp	.+134    	; 0x65ac <handle_Alerts_and_Faults+0xc8>
    6526:	2d ad       	ldd	r18, Y+61	; 0x3d
    6528:	3e ad       	ldd	r19, Y+62	; 0x3e
    652a:	29 30       	cpi	r18, 0x09	; 9
    652c:	31 05       	cpc	r19, r1
    652e:	9c f4       	brge	.+38     	; 0x6556 <handle_Alerts_and_Faults+0x72>
    6530:	8d ad       	ldd	r24, Y+61	; 0x3d
    6532:	9e ad       	ldd	r25, Y+62	; 0x3e
    6534:	82 30       	cpi	r24, 0x02	; 2
    6536:	91 05       	cpc	r25, r1
    6538:	09 f4       	brne	.+2      	; 0x653c <handle_Alerts_and_Faults+0x58>
    653a:	50 c0       	rjmp	.+160    	; 0x65dc <handle_Alerts_and_Faults+0xf8>
    653c:	2d ad       	ldd	r18, Y+61	; 0x3d
    653e:	3e ad       	ldd	r19, Y+62	; 0x3e
    6540:	24 30       	cpi	r18, 0x04	; 4
    6542:	31 05       	cpc	r19, r1
    6544:	09 f4       	brne	.+2      	; 0x6548 <handle_Alerts_and_Faults+0x64>
    6546:	3f c0       	rjmp	.+126    	; 0x65c6 <handle_Alerts_and_Faults+0xe2>
    6548:	8d ad       	ldd	r24, Y+61	; 0x3d
    654a:	9e ad       	ldd	r25, Y+62	; 0x3e
    654c:	81 30       	cpi	r24, 0x01	; 1
    654e:	91 05       	cpc	r25, r1
    6550:	09 f4       	brne	.+2      	; 0x6554 <handle_Alerts_and_Faults+0x70>
    6552:	5a c0       	rjmp	.+180    	; 0x6608 <handle_Alerts_and_Faults+0x124>
    6554:	6e c0       	rjmp	.+220    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
    6556:	2d ad       	ldd	r18, Y+61	; 0x3d
    6558:	3e ad       	ldd	r19, Y+62	; 0x3e
    655a:	20 32       	cpi	r18, 0x20	; 32
    655c:	31 05       	cpc	r19, r1
    655e:	f1 f0       	breq	.+60     	; 0x659c <handle_Alerts_and_Faults+0xb8>
    6560:	8d ad       	ldd	r24, Y+61	; 0x3d
    6562:	9e ad       	ldd	r25, Y+62	; 0x3e
    6564:	81 32       	cpi	r24, 0x21	; 33
    6566:	91 05       	cpc	r25, r1
    6568:	34 f4       	brge	.+12     	; 0x6576 <handle_Alerts_and_Faults+0x92>
    656a:	2d ad       	ldd	r18, Y+61	; 0x3d
    656c:	3e ad       	ldd	r19, Y+62	; 0x3e
    656e:	20 31       	cpi	r18, 0x10	; 16
    6570:	31 05       	cpc	r19, r1
    6572:	c9 f0       	breq	.+50     	; 0x65a6 <handle_Alerts_and_Faults+0xc2>
    6574:	5e c0       	rjmp	.+188    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
    6576:	8d ad       	ldd	r24, Y+61	; 0x3d
    6578:	9e ad       	ldd	r25, Y+62	; 0x3e
    657a:	80 34       	cpi	r24, 0x40	; 64
    657c:	91 05       	cpc	r25, r1
    657e:	49 f0       	breq	.+18     	; 0x6592 <handle_Alerts_and_Faults+0xae>
    6580:	2d ad       	ldd	r18, Y+61	; 0x3d
    6582:	3e ad       	ldd	r19, Y+62	; 0x3e
    6584:	20 38       	cpi	r18, 0x80	; 128
    6586:	31 05       	cpc	r19, r1
    6588:	09 f0       	breq	.+2      	; 0x658c <handle_Alerts_and_Faults+0xa8>
    658a:	53 c0       	rjmp	.+166    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
		{
			//Address not assigned 
			case 0b10000000:
				address_ASIC_stack();
    658c:	0e 94 88 2c 	call	0x5910	; 0x5910 <address_ASIC_stack>
    6590:	50 c0       	rjmp	.+160    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//protected registers corrupted	
			case 0b01000000:
				write_protected_registers();
    6592:	0e 94 25 32 	call	0x644a	; 0x644a <write_protected_registers>
				Clear_Alerts_and_Faults();
    6596:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    659a:	4b c0       	rjmp	.+150    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//OTP-EPROM corrupted
			case 0b00100000:
				write_protected_registers();
    659c:	0e 94 25 32 	call	0x644a	; 0x644a <write_protected_registers>
				Clear_Alerts_and_Faults();
    65a0:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    65a4:	46 c0       	rjmp	.+140    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//Alert output asserted for test
			case 0b00010000:
				Clear_Alerts_and_Faults();
    65a6:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    65aa:	43 c0       	rjmp	.+134    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//Frontend ASIC too hot
			case 0b00001000: 
				//try putting it to sleep
				frontend_sleep();
    65ac:	0e 94 0d 32 	call	0x641a	; 0x641a <frontend_sleep>
				//Isolate battery
				Iso_switch_OPEN
    65b0:	a5 e2       	ldi	r26, 0x25	; 37
    65b2:	b0 e0       	ldi	r27, 0x00	; 0
    65b4:	e5 e2       	ldi	r30, 0x25	; 37
    65b6:	f0 e0       	ldi	r31, 0x00	; 0
    65b8:	80 81       	ld	r24, Z
    65ba:	8f 77       	andi	r24, 0x7F	; 127
    65bc:	8c 93       	st	X, r24
    65be:	81 e0       	ldi	r24, 0x01	; 1
    65c0:	80 93 18 06 	sts	0x0618, r24
    65c4:	36 c0       	rjmp	.+108    	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//Sleep mode was activated
			case 0b00000100:
				//Ensure battery is isolated
				Iso_switch_OPEN
    65c6:	a5 e2       	ldi	r26, 0x25	; 37
    65c8:	b0 e0       	ldi	r27, 0x00	; 0
    65ca:	e5 e2       	ldi	r30, 0x25	; 37
    65cc:	f0 e0       	ldi	r31, 0x00	; 0
    65ce:	80 81       	ld	r24, Z
    65d0:	8f 77       	andi	r24, 0x7F	; 127
    65d2:	8c 93       	st	X, r24
    65d4:	81 e0       	ldi	r24, 0x01	; 1
    65d6:	80 93 18 06 	sts	0x0618, r24
    65da:	2b c0       	rjmp	.+86     	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//Battery overtemperature has been detected
			case 0b00000010:
				//Check if this is a real condition or triggered by mistake
				if (Tbatt[x] > Tdischarge_max)
    65dc:	89 ad       	ldd	r24, Y+57	; 0x39
    65de:	9a ad       	ldd	r25, Y+58	; 0x3a
    65e0:	fc 01       	movw	r30, r24
    65e2:	e4 5f       	subi	r30, 0xF4	; 244
    65e4:	f9 4f       	sbci	r31, 0xF9	; 249
    65e6:	80 81       	ld	r24, Z
    65e8:	8d 33       	cpi	r24, 0x3D	; 61
    65ea:	5c f0       	brlt	.+22     	; 0x6602 <handle_Alerts_and_Faults+0x11e>
				{
					//Ensure battery is isolated
					Iso_switch_OPEN
    65ec:	a5 e2       	ldi	r26, 0x25	; 37
    65ee:	b0 e0       	ldi	r27, 0x00	; 0
    65f0:	e5 e2       	ldi	r30, 0x25	; 37
    65f2:	f0 e0       	ldi	r31, 0x00	; 0
    65f4:	80 81       	ld	r24, Z
    65f6:	8f 77       	andi	r24, 0x7F	; 127
    65f8:	8c 93       	st	X, r24
    65fa:	81 e0       	ldi	r24, 0x01	; 1
    65fc:	80 93 18 06 	sts	0x0618, r24
    6600:	18 c0       	rjmp	.+48     	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				}
				//else try clearing it, and see if it happens again
				else 
				{
					Clear_Alerts_and_Faults();
    6602:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    6606:	15 c0       	rjmp	.+42     	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				break;
				
			//Charge current too high according to frontend	
			case 0b00000001:
				//Check if this is a real condition or triggered by mistake
				if (Icharge > Icharge_max)
    6608:	80 91 6e 06 	lds	r24, 0x066E
    660c:	90 91 6f 06 	lds	r25, 0x066F
    6610:	3a e3       	ldi	r19, 0x3A	; 58
    6612:	89 39       	cpi	r24, 0x99	; 153
    6614:	93 07       	cpc	r25, r19
    6616:	58 f0       	brcs	.+22     	; 0x662e <handle_Alerts_and_Faults+0x14a>
				{
					//Ensure battery is isolated
					Iso_switch_OPEN
    6618:	a5 e2       	ldi	r26, 0x25	; 37
    661a:	b0 e0       	ldi	r27, 0x00	; 0
    661c:	e5 e2       	ldi	r30, 0x25	; 37
    661e:	f0 e0       	ldi	r31, 0x00	; 0
    6620:	80 81       	ld	r24, Z
    6622:	8f 77       	andi	r24, 0x7F	; 127
    6624:	8c 93       	st	X, r24
    6626:	81 e0       	ldi	r24, 0x01	; 1
    6628:	80 93 18 06 	sts	0x0618, r24
    662c:	02 c0       	rjmp	.+4      	; 0x6632 <handle_Alerts_and_Faults+0x14e>
				}
				//else try clearing it, and see if it happens again
				else
				{
					Clear_Alerts_and_Faults();
    662e:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
				}
				break;
		}	
		
		//Handle Faults
		switch (Faults[x])
    6632:	89 ad       	ldd	r24, Y+57	; 0x39
    6634:	9a ad       	ldd	r25, Y+58	; 0x3a
    6636:	fc 01       	movw	r30, r24
    6638:	e5 5e       	subi	r30, 0xE5	; 229
    663a:	f9 4f       	sbci	r31, 0xF9	; 249
    663c:	80 81       	ld	r24, Z
    663e:	28 2f       	mov	r18, r24
    6640:	30 e0       	ldi	r19, 0x00	; 0
    6642:	3c af       	std	Y+60, r19	; 0x3c
    6644:	2b af       	std	Y+59, r18	; 0x3b
    6646:	8b ad       	ldd	r24, Y+59	; 0x3b
    6648:	9c ad       	ldd	r25, Y+60	; 0x3c
    664a:	84 30       	cpi	r24, 0x04	; 4
    664c:	91 05       	cpc	r25, r1
    664e:	71 f1       	breq	.+92     	; 0x66ac <handle_Alerts_and_Faults+0x1c8>
    6650:	2b ad       	ldd	r18, Y+59	; 0x3b
    6652:	3c ad       	ldd	r19, Y+60	; 0x3c
    6654:	25 30       	cpi	r18, 0x05	; 5
    6656:	31 05       	cpc	r19, r1
    6658:	64 f4       	brge	.+24     	; 0x6672 <handle_Alerts_and_Faults+0x18e>
    665a:	8b ad       	ldd	r24, Y+59	; 0x3b
    665c:	9c ad       	ldd	r25, Y+60	; 0x3c
    665e:	81 30       	cpi	r24, 0x01	; 1
    6660:	91 05       	cpc	r25, r1
    6662:	09 f4       	brne	.+2      	; 0x6666 <handle_Alerts_and_Faults+0x182>
    6664:	86 c1       	rjmp	.+780    	; 0x6972 <handle_Alerts_and_Faults+0x48e>
    6666:	2b ad       	ldd	r18, Y+59	; 0x3b
    6668:	3c ad       	ldd	r19, Y+60	; 0x3c
    666a:	22 30       	cpi	r18, 0x02	; 2
    666c:	31 05       	cpc	r19, r1
    666e:	19 f1       	breq	.+70     	; 0x66b6 <handle_Alerts_and_Faults+0x1d2>
    6670:	8e c2       	rjmp	.+1308   	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
    6672:	8b ad       	ldd	r24, Y+59	; 0x3b
    6674:	9c ad       	ldd	r25, Y+60	; 0x3c
    6676:	80 31       	cpi	r24, 0x10	; 16
    6678:	91 05       	cpc	r25, r1
    667a:	81 f0       	breq	.+32     	; 0x669c <handle_Alerts_and_Faults+0x1b8>
    667c:	2b ad       	ldd	r18, Y+59	; 0x3b
    667e:	3c ad       	ldd	r19, Y+60	; 0x3c
    6680:	20 32       	cpi	r18, 0x20	; 32
    6682:	31 05       	cpc	r19, r1
    6684:	31 f0       	breq	.+12     	; 0x6692 <handle_Alerts_and_Faults+0x1ae>
    6686:	8b ad       	ldd	r24, Y+59	; 0x3b
    6688:	9c ad       	ldd	r25, Y+60	; 0x3c
    668a:	88 30       	cpi	r24, 0x08	; 8
    668c:	91 05       	cpc	r25, r1
    668e:	49 f0       	breq	.+18     	; 0x66a2 <handle_Alerts_and_Faults+0x1be>
    6690:	7e c2       	rjmp	.+1276   	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
		{
			//Consistency check failed
			//Reset stack using the address function
			case 0b00100000:
			address_ASIC_stack();
    6692:	0e 94 88 2c 	call	0x5910	; 0x5910 <address_ASIC_stack>
			Clear_Alerts_and_Faults();
    6696:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    669a:	79 c2       	rjmp	.+1266   	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
			break;
			
			//Fault asserted for test
			case 0b00010000:
			//just clear it
			Clear_Alerts_and_Faults();
    669c:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    66a0:	76 c2       	rjmp	.+1260   	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
			break;
			
			//Power on reset
			case 0b00001000:
			//protected registers must be reset
			write_protected_registers();
    66a2:	0e 94 25 32 	call	0x644a	; 0x644a <write_protected_registers>
			Clear_Alerts_and_Faults();
    66a6:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    66aa:	71 c2       	rjmp	.+1250   	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
			
			//CRC error occurred 
			case 0b00000100:
			//mainly critical if it happened during protected register write
			//write them again to be sure
			write_protected_registers();
    66ac:	0e 94 25 32 	call	0x644a	; 0x644a <write_protected_registers>
			Clear_Alerts_and_Faults();
    66b0:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    66b4:	6c c2       	rjmp	.+1240   	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
			break;
			
			//Cell undervoltage occurred 
			case 0b00000010:
			//Check if really true 
			if (Vcell[get_LowestV_cell_no()] < Vcell_min)
    66b6:	0e 94 de 13 	call	0x27bc	; 0x27bc <get_LowestV_cell_no>
    66ba:	88 0f       	add	r24, r24
    66bc:	99 1f       	adc	r25, r25
    66be:	fc 01       	movw	r30, r24
    66c0:	e1 5e       	subi	r30, 0xE1	; 225
    66c2:	f9 4f       	sbci	r31, 0xF9	; 249
    66c4:	80 81       	ld	r24, Z
    66c6:	91 81       	ldd	r25, Z+1	; 0x01
    66c8:	2b e0       	ldi	r18, 0x0B	; 11
    66ca:	88 3b       	cpi	r24, 0xB8	; 184
    66cc:	92 07       	cpc	r25, r18
    66ce:	08 f0       	brcs	.+2      	; 0x66d2 <handle_Alerts_and_Faults+0x1ee>
    66d0:	4d c1       	rjmp	.+666    	; 0x696c <handle_Alerts_and_Faults+0x488>
			{
				//disable everything and bring power consumption to minimum
				Iso_switch_OPEN
    66d2:	a5 e2       	ldi	r26, 0x25	; 37
    66d4:	b0 e0       	ldi	r27, 0x00	; 0
    66d6:	e5 e2       	ldi	r30, 0x25	; 37
    66d8:	f0 e0       	ldi	r31, 0x00	; 0
    66da:	80 81       	ld	r24, Z
    66dc:	8f 77       	andi	r24, 0x7F	; 127
    66de:	8c 93       	st	X, r24
    66e0:	81 e0       	ldi	r24, 0x01	; 1
    66e2:	80 93 18 06 	sts	0x0618, r24
    66e6:	80 e0       	ldi	r24, 0x00	; 0
    66e8:	90 e4       	ldi	r25, 0x40	; 64
    66ea:	ac e1       	ldi	r26, 0x1C	; 28
    66ec:	b6 e4       	ldi	r27, 0x46	; 70
    66ee:	8d ab       	std	Y+53, r24	; 0x35
    66f0:	9e ab       	std	Y+54, r25	; 0x36
    66f2:	af ab       	std	Y+55, r26	; 0x37
    66f4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    66f6:	6d a9       	ldd	r22, Y+53	; 0x35
    66f8:	7e a9       	ldd	r23, Y+54	; 0x36
    66fa:	8f a9       	ldd	r24, Y+55	; 0x37
    66fc:	98 ad       	ldd	r25, Y+56	; 0x38
    66fe:	20 e0       	ldi	r18, 0x00	; 0
    6700:	30 e0       	ldi	r19, 0x00	; 0
    6702:	4a e7       	ldi	r20, 0x7A	; 122
    6704:	53 e4       	ldi	r21, 0x43	; 67
    6706:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    670a:	dc 01       	movw	r26, r24
    670c:	cb 01       	movw	r24, r22
    670e:	89 ab       	std	Y+49, r24	; 0x31
    6710:	9a ab       	std	Y+50, r25	; 0x32
    6712:	ab ab       	std	Y+51, r26	; 0x33
    6714:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    6716:	69 a9       	ldd	r22, Y+49	; 0x31
    6718:	7a a9       	ldd	r23, Y+50	; 0x32
    671a:	8b a9       	ldd	r24, Y+51	; 0x33
    671c:	9c a9       	ldd	r25, Y+52	; 0x34
    671e:	20 e0       	ldi	r18, 0x00	; 0
    6720:	30 e0       	ldi	r19, 0x00	; 0
    6722:	40 e8       	ldi	r20, 0x80	; 128
    6724:	5f e3       	ldi	r21, 0x3F	; 63
    6726:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    672a:	88 23       	and	r24, r24
    672c:	2c f4       	brge	.+10     	; 0x6738 <handle_Alerts_and_Faults+0x254>
		__ticks = 1;
    672e:	81 e0       	ldi	r24, 0x01	; 1
    6730:	90 e0       	ldi	r25, 0x00	; 0
    6732:	98 ab       	std	Y+48, r25	; 0x30
    6734:	8f a7       	std	Y+47, r24	; 0x2f
    6736:	3f c0       	rjmp	.+126    	; 0x67b6 <handle_Alerts_and_Faults+0x2d2>
	else if (__tmp > 65535)
    6738:	69 a9       	ldd	r22, Y+49	; 0x31
    673a:	7a a9       	ldd	r23, Y+50	; 0x32
    673c:	8b a9       	ldd	r24, Y+51	; 0x33
    673e:	9c a9       	ldd	r25, Y+52	; 0x34
    6740:	20 e0       	ldi	r18, 0x00	; 0
    6742:	3f ef       	ldi	r19, 0xFF	; 255
    6744:	4f e7       	ldi	r20, 0x7F	; 127
    6746:	57 e4       	ldi	r21, 0x47	; 71
    6748:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    674c:	18 16       	cp	r1, r24
    674e:	4c f5       	brge	.+82     	; 0x67a2 <handle_Alerts_and_Faults+0x2be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6750:	6d a9       	ldd	r22, Y+53	; 0x35
    6752:	7e a9       	ldd	r23, Y+54	; 0x36
    6754:	8f a9       	ldd	r24, Y+55	; 0x37
    6756:	98 ad       	ldd	r25, Y+56	; 0x38
    6758:	20 e0       	ldi	r18, 0x00	; 0
    675a:	30 e0       	ldi	r19, 0x00	; 0
    675c:	40 e2       	ldi	r20, 0x20	; 32
    675e:	51 e4       	ldi	r21, 0x41	; 65
    6760:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6764:	dc 01       	movw	r26, r24
    6766:	cb 01       	movw	r24, r22
    6768:	bc 01       	movw	r22, r24
    676a:	cd 01       	movw	r24, r26
    676c:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6770:	dc 01       	movw	r26, r24
    6772:	cb 01       	movw	r24, r22
    6774:	98 ab       	std	Y+48, r25	; 0x30
    6776:	8f a7       	std	Y+47, r24	; 0x2f
    6778:	0f c0       	rjmp	.+30     	; 0x6798 <handle_Alerts_and_Faults+0x2b4>
    677a:	89 e1       	ldi	r24, 0x19	; 25
    677c:	90 e0       	ldi	r25, 0x00	; 0
    677e:	9e a7       	std	Y+46, r25	; 0x2e
    6780:	8d a7       	std	Y+45, r24	; 0x2d
    6782:	8d a5       	ldd	r24, Y+45	; 0x2d
    6784:	9e a5       	ldd	r25, Y+46	; 0x2e
    6786:	01 97       	sbiw	r24, 0x01	; 1
    6788:	f1 f7       	brne	.-4      	; 0x6786 <handle_Alerts_and_Faults+0x2a2>
    678a:	9e a7       	std	Y+46, r25	; 0x2e
    678c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    678e:	8f a5       	ldd	r24, Y+47	; 0x2f
    6790:	98 a9       	ldd	r25, Y+48	; 0x30
    6792:	01 97       	sbiw	r24, 0x01	; 1
    6794:	98 ab       	std	Y+48, r25	; 0x30
    6796:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6798:	8f a5       	ldd	r24, Y+47	; 0x2f
    679a:	98 a9       	ldd	r25, Y+48	; 0x30
    679c:	00 97       	sbiw	r24, 0x00	; 0
    679e:	69 f7       	brne	.-38     	; 0x677a <handle_Alerts_and_Faults+0x296>
    67a0:	14 c0       	rjmp	.+40     	; 0x67ca <handle_Alerts_and_Faults+0x2e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    67a2:	69 a9       	ldd	r22, Y+49	; 0x31
    67a4:	7a a9       	ldd	r23, Y+50	; 0x32
    67a6:	8b a9       	ldd	r24, Y+51	; 0x33
    67a8:	9c a9       	ldd	r25, Y+52	; 0x34
    67aa:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    67ae:	dc 01       	movw	r26, r24
    67b0:	cb 01       	movw	r24, r22
    67b2:	98 ab       	std	Y+48, r25	; 0x30
    67b4:	8f a7       	std	Y+47, r24	; 0x2f
    67b6:	8f a5       	ldd	r24, Y+47	; 0x2f
    67b8:	98 a9       	ldd	r25, Y+48	; 0x30
    67ba:	9c a7       	std	Y+44, r25	; 0x2c
    67bc:	8b a7       	std	Y+43, r24	; 0x2b
    67be:	8b a5       	ldd	r24, Y+43	; 0x2b
    67c0:	9c a5       	ldd	r25, Y+44	; 0x2c
    67c2:	01 97       	sbiw	r24, 0x01	; 1
    67c4:	f1 f7       	brne	.-4      	; 0x67c2 <handle_Alerts_and_Faults+0x2de>
    67c6:	9c a7       	std	Y+44, r25	; 0x2c
    67c8:	8b a7       	std	Y+43, r24	; 0x2b
				_delay_ms(10000);
				start_ADC_conversion();
    67ca:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    67ce:	80 e0       	ldi	r24, 0x00	; 0
    67d0:	90 e0       	ldi	r25, 0x00	; 0
    67d2:	a0 e8       	ldi	r26, 0x80	; 128
    67d4:	bf e3       	ldi	r27, 0x3F	; 63
    67d6:	8f a3       	std	Y+39, r24	; 0x27
    67d8:	98 a7       	std	Y+40, r25	; 0x28
    67da:	a9 a7       	std	Y+41, r26	; 0x29
    67dc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    67de:	6f a1       	ldd	r22, Y+39	; 0x27
    67e0:	78 a5       	ldd	r23, Y+40	; 0x28
    67e2:	89 a5       	ldd	r24, Y+41	; 0x29
    67e4:	9a a5       	ldd	r25, Y+42	; 0x2a
    67e6:	20 e0       	ldi	r18, 0x00	; 0
    67e8:	30 e0       	ldi	r19, 0x00	; 0
    67ea:	4a e7       	ldi	r20, 0x7A	; 122
    67ec:	53 e4       	ldi	r21, 0x43	; 67
    67ee:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    67f2:	dc 01       	movw	r26, r24
    67f4:	cb 01       	movw	r24, r22
    67f6:	8b a3       	std	Y+35, r24	; 0x23
    67f8:	9c a3       	std	Y+36, r25	; 0x24
    67fa:	ad a3       	std	Y+37, r26	; 0x25
    67fc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    67fe:	6b a1       	ldd	r22, Y+35	; 0x23
    6800:	7c a1       	ldd	r23, Y+36	; 0x24
    6802:	8d a1       	ldd	r24, Y+37	; 0x25
    6804:	9e a1       	ldd	r25, Y+38	; 0x26
    6806:	20 e0       	ldi	r18, 0x00	; 0
    6808:	30 e0       	ldi	r19, 0x00	; 0
    680a:	40 e8       	ldi	r20, 0x80	; 128
    680c:	5f e3       	ldi	r21, 0x3F	; 63
    680e:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    6812:	88 23       	and	r24, r24
    6814:	2c f4       	brge	.+10     	; 0x6820 <handle_Alerts_and_Faults+0x33c>
		__ticks = 1;
    6816:	81 e0       	ldi	r24, 0x01	; 1
    6818:	90 e0       	ldi	r25, 0x00	; 0
    681a:	9a a3       	std	Y+34, r25	; 0x22
    681c:	89 a3       	std	Y+33, r24	; 0x21
    681e:	3f c0       	rjmp	.+126    	; 0x689e <handle_Alerts_and_Faults+0x3ba>
	else if (__tmp > 65535)
    6820:	6b a1       	ldd	r22, Y+35	; 0x23
    6822:	7c a1       	ldd	r23, Y+36	; 0x24
    6824:	8d a1       	ldd	r24, Y+37	; 0x25
    6826:	9e a1       	ldd	r25, Y+38	; 0x26
    6828:	20 e0       	ldi	r18, 0x00	; 0
    682a:	3f ef       	ldi	r19, 0xFF	; 255
    682c:	4f e7       	ldi	r20, 0x7F	; 127
    682e:	57 e4       	ldi	r21, 0x47	; 71
    6830:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    6834:	18 16       	cp	r1, r24
    6836:	4c f5       	brge	.+82     	; 0x688a <handle_Alerts_and_Faults+0x3a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6838:	6f a1       	ldd	r22, Y+39	; 0x27
    683a:	78 a5       	ldd	r23, Y+40	; 0x28
    683c:	89 a5       	ldd	r24, Y+41	; 0x29
    683e:	9a a5       	ldd	r25, Y+42	; 0x2a
    6840:	20 e0       	ldi	r18, 0x00	; 0
    6842:	30 e0       	ldi	r19, 0x00	; 0
    6844:	40 e2       	ldi	r20, 0x20	; 32
    6846:	51 e4       	ldi	r21, 0x41	; 65
    6848:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    684c:	dc 01       	movw	r26, r24
    684e:	cb 01       	movw	r24, r22
    6850:	bc 01       	movw	r22, r24
    6852:	cd 01       	movw	r24, r26
    6854:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6858:	dc 01       	movw	r26, r24
    685a:	cb 01       	movw	r24, r22
    685c:	9a a3       	std	Y+34, r25	; 0x22
    685e:	89 a3       	std	Y+33, r24	; 0x21
    6860:	0f c0       	rjmp	.+30     	; 0x6880 <handle_Alerts_and_Faults+0x39c>
    6862:	89 e1       	ldi	r24, 0x19	; 25
    6864:	90 e0       	ldi	r25, 0x00	; 0
    6866:	98 a3       	std	Y+32, r25	; 0x20
    6868:	8f 8f       	std	Y+31, r24	; 0x1f
    686a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    686c:	98 a1       	ldd	r25, Y+32	; 0x20
    686e:	01 97       	sbiw	r24, 0x01	; 1
    6870:	f1 f7       	brne	.-4      	; 0x686e <handle_Alerts_and_Faults+0x38a>
    6872:	98 a3       	std	Y+32, r25	; 0x20
    6874:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6876:	89 a1       	ldd	r24, Y+33	; 0x21
    6878:	9a a1       	ldd	r25, Y+34	; 0x22
    687a:	01 97       	sbiw	r24, 0x01	; 1
    687c:	9a a3       	std	Y+34, r25	; 0x22
    687e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6880:	89 a1       	ldd	r24, Y+33	; 0x21
    6882:	9a a1       	ldd	r25, Y+34	; 0x22
    6884:	00 97       	sbiw	r24, 0x00	; 0
    6886:	69 f7       	brne	.-38     	; 0x6862 <handle_Alerts_and_Faults+0x37e>
    6888:	14 c0       	rjmp	.+40     	; 0x68b2 <handle_Alerts_and_Faults+0x3ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    688a:	6b a1       	ldd	r22, Y+35	; 0x23
    688c:	7c a1       	ldd	r23, Y+36	; 0x24
    688e:	8d a1       	ldd	r24, Y+37	; 0x25
    6890:	9e a1       	ldd	r25, Y+38	; 0x26
    6892:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6896:	dc 01       	movw	r26, r24
    6898:	cb 01       	movw	r24, r22
    689a:	9a a3       	std	Y+34, r25	; 0x22
    689c:	89 a3       	std	Y+33, r24	; 0x21
    689e:	89 a1       	ldd	r24, Y+33	; 0x21
    68a0:	9a a1       	ldd	r25, Y+34	; 0x22
    68a2:	9e 8f       	std	Y+30, r25	; 0x1e
    68a4:	8d 8f       	std	Y+29, r24	; 0x1d
    68a6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    68a8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    68aa:	01 97       	sbiw	r24, 0x01	; 1
    68ac:	f1 f7       	brne	.-4      	; 0x68aa <handle_Alerts_and_Faults+0x3c6>
    68ae:	9e 8f       	std	Y+30, r25	; 0x1e
    68b0:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(1);
				collect_ADC_values();
    68b2:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
				if (Vcell[get_LowestV_cell_no()] > Vcell_min)
    68b6:	0e 94 de 13 	call	0x27bc	; 0x27bc <get_LowestV_cell_no>
    68ba:	88 0f       	add	r24, r24
    68bc:	99 1f       	adc	r25, r25
    68be:	fc 01       	movw	r30, r24
    68c0:	e1 5e       	subi	r30, 0xE1	; 225
    68c2:	f9 4f       	sbci	r31, 0xF9	; 249
    68c4:	80 81       	ld	r24, Z
    68c6:	91 81       	ldd	r25, Z+1	; 0x01
    68c8:	3b e0       	ldi	r19, 0x0B	; 11
    68ca:	89 3b       	cpi	r24, 0xB9	; 185
    68cc:	93 07       	cpc	r25, r19
    68ce:	28 f0       	brcs	.+10     	; 0x68da <handle_Alerts_and_Faults+0x3f6>
				{
					Precharge_and_IsolationSwitch_close(500);
    68d0:	84 ef       	ldi	r24, 0xF4	; 244
    68d2:	91 e0       	ldi	r25, 0x01	; 1
    68d4:	0e 94 ae 2e 	call	0x5d5c	; 0x5d5c <Precharge_and_IsolationSwitch_close>
    68d8:	5a c1       	rjmp	.+692    	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
				}
				else
				{
					//disable frontend including current and temp sensor
					frontend_sleep();
    68da:	0e 94 0d 32 	call	0x641a	; 0x641a <frontend_sleep>
					Frontend_SPI_disable
    68de:	ac e4       	ldi	r26, 0x4C	; 76
    68e0:	b0 e0       	ldi	r27, 0x00	; 0
    68e2:	ec e4       	ldi	r30, 0x4C	; 76
    68e4:	f0 e0       	ldi	r31, 0x00	; 0
    68e6:	80 81       	ld	r24, Z
    68e8:	8f 7b       	andi	r24, 0xBF	; 191
    68ea:	8c 93       	st	X, r24
						Can_disable();
    68ec:	a8 ed       	ldi	r26, 0xD8	; 216
    68ee:	b0 e0       	ldi	r27, 0x00	; 0
    68f0:	e8 ed       	ldi	r30, 0xD8	; 216
    68f2:	f0 e0       	ldi	r31, 0x00	; 0
    68f4:	80 81       	ld	r24, Z
    68f6:	8d 7f       	andi	r24, 0xFD	; 253
    68f8:	8c 93       	st	X, r24
						CanTranceiver_sleep
    68fa:	a1 e3       	ldi	r26, 0x31	; 49
    68fc:	b0 e0       	ldi	r27, 0x00	; 0
    68fe:	e1 e3       	ldi	r30, 0x31	; 49
    6900:	f0 e0       	ldi	r31, 0x00	; 0
    6902:	80 81       	ld	r24, Z
    6904:	88 60       	ori	r24, 0x08	; 8
    6906:	8c 93       	st	X, r24
    6908:	a0 e3       	ldi	r26, 0x30	; 48
    690a:	b0 e0       	ldi	r27, 0x00	; 0
    690c:	e0 e3       	ldi	r30, 0x30	; 48
    690e:	f0 e0       	ldi	r31, 0x00	; 0
    6910:	80 81       	ld	r24, Z
    6912:	88 60       	ori	r24, 0x08	; 8
    6914:	8c 93       	st	X, r24
					//prepare CPU for sleep and put to sleep
					set_sleep_mode(SLEEP_MODE_PWR_DOWN);
    6916:	a3 e5       	ldi	r26, 0x53	; 83
    6918:	b0 e0       	ldi	r27, 0x00	; 0
    691a:	e3 e5       	ldi	r30, 0x53	; 83
    691c:	f0 e0       	ldi	r31, 0x00	; 0
    691e:	80 81       	ld	r24, Z
    6920:	81 7f       	andi	r24, 0xF1	; 241
    6922:	84 60       	ori	r24, 0x04	; 4
    6924:	8c 93       	st	X, r24
					sleep_enable();
    6926:	a3 e5       	ldi	r26, 0x53	; 83
    6928:	b0 e0       	ldi	r27, 0x00	; 0
    692a:	e3 e5       	ldi	r30, 0x53	; 83
    692c:	f0 e0       	ldi	r31, 0x00	; 0
    692e:	80 81       	ld	r24, Z
    6930:	81 60       	ori	r24, 0x01	; 1
    6932:	8c 93       	st	X, r24
					__asm("sei");
    6934:	78 94       	sei
					sleep_cpu();
    6936:	88 95       	sleep
					
					//Lines below are executed right after interrupt routine at wake-up
					sleep_disable();
    6938:	a3 e5       	ldi	r26, 0x53	; 83
    693a:	b0 e0       	ldi	r27, 0x00	; 0
    693c:	e3 e5       	ldi	r30, 0x53	; 83
    693e:	f0 e0       	ldi	r31, 0x00	; 0
    6940:	80 81       	ld	r24, Z
    6942:	8e 7f       	andi	r24, 0xFE	; 254
    6944:	8c 93       	st	X, r24
					//Charger is connected after a deep discharge, warn user
					uart_mini_printf("\r\nCharger was connected after a deep discharge, please decrease charging current to C/10\r\n");
    6946:	00 d0       	rcall	.+0      	; 0x6948 <handle_Alerts_and_Faults+0x464>
    6948:	ed b7       	in	r30, 0x3d	; 61
    694a:	fe b7       	in	r31, 0x3e	; 62
    694c:	31 96       	adiw	r30, 0x01	; 1
    694e:	82 ef       	ldi	r24, 0xF2	; 242
    6950:	92 e0       	ldi	r25, 0x02	; 2
    6952:	91 83       	std	Z+1, r25	; 0x01
    6954:	80 83       	st	Z, r24
    6956:	0e 94 39 3d 	call	0x7a72	; 0x7a72 <uart_mini_printf>
    695a:	0f 90       	pop	r0
    695c:	0f 90       	pop	r0
					//at wakeup clear faults
					Clear_Alerts_and_Faults();
    695e:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
					//turn current sensor back on
					turn_currentSense_ON();
    6962:	0e 94 d6 31 	call	0x63ac	; 0x63ac <turn_currentSense_ON>
					//init RTC again
					rtc_init_internal();
    6966:	0e 94 f8 36 	call	0x6df0	; 0x6df0 <rtc_init_internal>
    696a:	11 c1       	rjmp	.+546    	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
				
				
			}
			//try clearing
			else
			Clear_Alerts_and_Faults();
    696c:	0e 94 a5 31 	call	0x634a	; 0x634a <Clear_Alerts_and_Faults>
    6970:	0e c1       	rjmp	.+540    	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
			break;
			
			//Cell overvoltage
			case 0b00000001:
			//Check which cell is too high and enable bleeder resistor across it
			receive_Data_and_CRC(x,0x22,1);
    6972:	89 ad       	ldd	r24, Y+57	; 0x39
    6974:	62 e2       	ldi	r22, 0x22	; 34
    6976:	41 e0       	ldi	r20, 0x01	; 1
    6978:	0e 94 c0 2b 	call	0x5780	; 0x5780 <receive_Data_and_CRC>
			balance_cell(x,Rec_buffer[0]);
    697c:	89 ad       	ldd	r24, Y+57	; 0x39
    697e:	90 91 46 06 	lds	r25, 0x0646
    6982:	69 2f       	mov	r22, r25
    6984:	0e 94 fc 31 	call	0x63f8	; 0x63f8 <balance_cell>
			//Ensure switch is open
			Iso_switch_OPEN
    6988:	a5 e2       	ldi	r26, 0x25	; 37
    698a:	b0 e0       	ldi	r27, 0x00	; 0
    698c:	e5 e2       	ldi	r30, 0x25	; 37
    698e:	f0 e0       	ldi	r31, 0x00	; 0
    6990:	80 81       	ld	r24, Z
    6992:	8f 77       	andi	r24, 0x7F	; 127
    6994:	8c 93       	st	X, r24
    6996:	81 e0       	ldi	r24, 0x01	; 1
    6998:	80 93 18 06 	sts	0x0618, r24
    699c:	80 e0       	ldi	r24, 0x00	; 0
    699e:	90 e4       	ldi	r25, 0x40	; 64
    69a0:	ac e1       	ldi	r26, 0x1C	; 28
    69a2:	b6 e4       	ldi	r27, 0x46	; 70
    69a4:	89 8f       	std	Y+25, r24	; 0x19
    69a6:	9a 8f       	std	Y+26, r25	; 0x1a
    69a8:	ab 8f       	std	Y+27, r26	; 0x1b
    69aa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    69ac:	69 8d       	ldd	r22, Y+25	; 0x19
    69ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
    69b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    69b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    69b4:	20 e0       	ldi	r18, 0x00	; 0
    69b6:	30 e0       	ldi	r19, 0x00	; 0
    69b8:	4a e7       	ldi	r20, 0x7A	; 122
    69ba:	53 e4       	ldi	r21, 0x43	; 67
    69bc:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    69c0:	dc 01       	movw	r26, r24
    69c2:	cb 01       	movw	r24, r22
    69c4:	8d 8b       	std	Y+21, r24	; 0x15
    69c6:	9e 8b       	std	Y+22, r25	; 0x16
    69c8:	af 8b       	std	Y+23, r26	; 0x17
    69ca:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    69cc:	6d 89       	ldd	r22, Y+21	; 0x15
    69ce:	7e 89       	ldd	r23, Y+22	; 0x16
    69d0:	8f 89       	ldd	r24, Y+23	; 0x17
    69d2:	98 8d       	ldd	r25, Y+24	; 0x18
    69d4:	20 e0       	ldi	r18, 0x00	; 0
    69d6:	30 e0       	ldi	r19, 0x00	; 0
    69d8:	40 e8       	ldi	r20, 0x80	; 128
    69da:	5f e3       	ldi	r21, 0x3F	; 63
    69dc:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    69e0:	88 23       	and	r24, r24
    69e2:	2c f4       	brge	.+10     	; 0x69ee <handle_Alerts_and_Faults+0x50a>
		__ticks = 1;
    69e4:	81 e0       	ldi	r24, 0x01	; 1
    69e6:	90 e0       	ldi	r25, 0x00	; 0
    69e8:	9c 8b       	std	Y+20, r25	; 0x14
    69ea:	8b 8b       	std	Y+19, r24	; 0x13
    69ec:	3f c0       	rjmp	.+126    	; 0x6a6c <handle_Alerts_and_Faults+0x588>
	else if (__tmp > 65535)
    69ee:	6d 89       	ldd	r22, Y+21	; 0x15
    69f0:	7e 89       	ldd	r23, Y+22	; 0x16
    69f2:	8f 89       	ldd	r24, Y+23	; 0x17
    69f4:	98 8d       	ldd	r25, Y+24	; 0x18
    69f6:	20 e0       	ldi	r18, 0x00	; 0
    69f8:	3f ef       	ldi	r19, 0xFF	; 255
    69fa:	4f e7       	ldi	r20, 0x7F	; 127
    69fc:	57 e4       	ldi	r21, 0x47	; 71
    69fe:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    6a02:	18 16       	cp	r1, r24
    6a04:	4c f5       	brge	.+82     	; 0x6a58 <handle_Alerts_and_Faults+0x574>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6a06:	69 8d       	ldd	r22, Y+25	; 0x19
    6a08:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a0a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a0c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a0e:	20 e0       	ldi	r18, 0x00	; 0
    6a10:	30 e0       	ldi	r19, 0x00	; 0
    6a12:	40 e2       	ldi	r20, 0x20	; 32
    6a14:	51 e4       	ldi	r21, 0x41	; 65
    6a16:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6a1a:	dc 01       	movw	r26, r24
    6a1c:	cb 01       	movw	r24, r22
    6a1e:	bc 01       	movw	r22, r24
    6a20:	cd 01       	movw	r24, r26
    6a22:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6a26:	dc 01       	movw	r26, r24
    6a28:	cb 01       	movw	r24, r22
    6a2a:	9c 8b       	std	Y+20, r25	; 0x14
    6a2c:	8b 8b       	std	Y+19, r24	; 0x13
    6a2e:	0f c0       	rjmp	.+30     	; 0x6a4e <handle_Alerts_and_Faults+0x56a>
    6a30:	89 e1       	ldi	r24, 0x19	; 25
    6a32:	90 e0       	ldi	r25, 0x00	; 0
    6a34:	9a 8b       	std	Y+18, r25	; 0x12
    6a36:	89 8b       	std	Y+17, r24	; 0x11
    6a38:	89 89       	ldd	r24, Y+17	; 0x11
    6a3a:	9a 89       	ldd	r25, Y+18	; 0x12
    6a3c:	01 97       	sbiw	r24, 0x01	; 1
    6a3e:	f1 f7       	brne	.-4      	; 0x6a3c <handle_Alerts_and_Faults+0x558>
    6a40:	9a 8b       	std	Y+18, r25	; 0x12
    6a42:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6a44:	8b 89       	ldd	r24, Y+19	; 0x13
    6a46:	9c 89       	ldd	r25, Y+20	; 0x14
    6a48:	01 97       	sbiw	r24, 0x01	; 1
    6a4a:	9c 8b       	std	Y+20, r25	; 0x14
    6a4c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6a4e:	8b 89       	ldd	r24, Y+19	; 0x13
    6a50:	9c 89       	ldd	r25, Y+20	; 0x14
    6a52:	00 97       	sbiw	r24, 0x00	; 0
    6a54:	69 f7       	brne	.-38     	; 0x6a30 <handle_Alerts_and_Faults+0x54c>
    6a56:	14 c0       	rjmp	.+40     	; 0x6a80 <handle_Alerts_and_Faults+0x59c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6a58:	6d 89       	ldd	r22, Y+21	; 0x15
    6a5a:	7e 89       	ldd	r23, Y+22	; 0x16
    6a5c:	8f 89       	ldd	r24, Y+23	; 0x17
    6a5e:	98 8d       	ldd	r25, Y+24	; 0x18
    6a60:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6a64:	dc 01       	movw	r26, r24
    6a66:	cb 01       	movw	r24, r22
    6a68:	9c 8b       	std	Y+20, r25	; 0x14
    6a6a:	8b 8b       	std	Y+19, r24	; 0x13
    6a6c:	8b 89       	ldd	r24, Y+19	; 0x13
    6a6e:	9c 89       	ldd	r25, Y+20	; 0x14
    6a70:	98 8b       	std	Y+16, r25	; 0x10
    6a72:	8f 87       	std	Y+15, r24	; 0x0f
    6a74:	8f 85       	ldd	r24, Y+15	; 0x0f
    6a76:	98 89       	ldd	r25, Y+16	; 0x10
    6a78:	01 97       	sbiw	r24, 0x01	; 1
    6a7a:	f1 f7       	brne	.-4      	; 0x6a78 <handle_Alerts_and_Faults+0x594>
    6a7c:	98 8b       	std	Y+16, r25	; 0x10
    6a7e:	8f 87       	std	Y+15, r24	; 0x0f
			_delay_ms(10000);
			start_ADC_conversion();
    6a80:	0e 94 a0 2e 	call	0x5d40	; 0x5d40 <start_ADC_conversion>
    6a84:	80 e0       	ldi	r24, 0x00	; 0
    6a86:	90 e0       	ldi	r25, 0x00	; 0
    6a88:	a0 e8       	ldi	r26, 0x80	; 128
    6a8a:	bf e3       	ldi	r27, 0x3F	; 63
    6a8c:	8b 87       	std	Y+11, r24	; 0x0b
    6a8e:	9c 87       	std	Y+12, r25	; 0x0c
    6a90:	ad 87       	std	Y+13, r26	; 0x0d
    6a92:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6a94:	6b 85       	ldd	r22, Y+11	; 0x0b
    6a96:	7c 85       	ldd	r23, Y+12	; 0x0c
    6a98:	8d 85       	ldd	r24, Y+13	; 0x0d
    6a9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    6a9c:	20 e0       	ldi	r18, 0x00	; 0
    6a9e:	30 e0       	ldi	r19, 0x00	; 0
    6aa0:	4a e7       	ldi	r20, 0x7A	; 122
    6aa2:	53 e4       	ldi	r21, 0x43	; 67
    6aa4:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6aa8:	dc 01       	movw	r26, r24
    6aaa:	cb 01       	movw	r24, r22
    6aac:	8f 83       	std	Y+7, r24	; 0x07
    6aae:	98 87       	std	Y+8, r25	; 0x08
    6ab0:	a9 87       	std	Y+9, r26	; 0x09
    6ab2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6ab4:	6f 81       	ldd	r22, Y+7	; 0x07
    6ab6:	78 85       	ldd	r23, Y+8	; 0x08
    6ab8:	89 85       	ldd	r24, Y+9	; 0x09
    6aba:	9a 85       	ldd	r25, Y+10	; 0x0a
    6abc:	20 e0       	ldi	r18, 0x00	; 0
    6abe:	30 e0       	ldi	r19, 0x00	; 0
    6ac0:	40 e8       	ldi	r20, 0x80	; 128
    6ac2:	5f e3       	ldi	r21, 0x3F	; 63
    6ac4:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    6ac8:	88 23       	and	r24, r24
    6aca:	2c f4       	brge	.+10     	; 0x6ad6 <handle_Alerts_and_Faults+0x5f2>
		__ticks = 1;
    6acc:	81 e0       	ldi	r24, 0x01	; 1
    6ace:	90 e0       	ldi	r25, 0x00	; 0
    6ad0:	9e 83       	std	Y+6, r25	; 0x06
    6ad2:	8d 83       	std	Y+5, r24	; 0x05
    6ad4:	3f c0       	rjmp	.+126    	; 0x6b54 <handle_Alerts_and_Faults+0x670>
	else if (__tmp > 65535)
    6ad6:	6f 81       	ldd	r22, Y+7	; 0x07
    6ad8:	78 85       	ldd	r23, Y+8	; 0x08
    6ada:	89 85       	ldd	r24, Y+9	; 0x09
    6adc:	9a 85       	ldd	r25, Y+10	; 0x0a
    6ade:	20 e0       	ldi	r18, 0x00	; 0
    6ae0:	3f ef       	ldi	r19, 0xFF	; 255
    6ae2:	4f e7       	ldi	r20, 0x7F	; 127
    6ae4:	57 e4       	ldi	r21, 0x47	; 71
    6ae6:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    6aea:	18 16       	cp	r1, r24
    6aec:	4c f5       	brge	.+82     	; 0x6b40 <handle_Alerts_and_Faults+0x65c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6aee:	6b 85       	ldd	r22, Y+11	; 0x0b
    6af0:	7c 85       	ldd	r23, Y+12	; 0x0c
    6af2:	8d 85       	ldd	r24, Y+13	; 0x0d
    6af4:	9e 85       	ldd	r25, Y+14	; 0x0e
    6af6:	20 e0       	ldi	r18, 0x00	; 0
    6af8:	30 e0       	ldi	r19, 0x00	; 0
    6afa:	40 e2       	ldi	r20, 0x20	; 32
    6afc:	51 e4       	ldi	r21, 0x41	; 65
    6afe:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6b02:	dc 01       	movw	r26, r24
    6b04:	cb 01       	movw	r24, r22
    6b06:	bc 01       	movw	r22, r24
    6b08:	cd 01       	movw	r24, r26
    6b0a:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6b0e:	dc 01       	movw	r26, r24
    6b10:	cb 01       	movw	r24, r22
    6b12:	9e 83       	std	Y+6, r25	; 0x06
    6b14:	8d 83       	std	Y+5, r24	; 0x05
    6b16:	0f c0       	rjmp	.+30     	; 0x6b36 <handle_Alerts_and_Faults+0x652>
    6b18:	89 e1       	ldi	r24, 0x19	; 25
    6b1a:	90 e0       	ldi	r25, 0x00	; 0
    6b1c:	9c 83       	std	Y+4, r25	; 0x04
    6b1e:	8b 83       	std	Y+3, r24	; 0x03
    6b20:	8b 81       	ldd	r24, Y+3	; 0x03
    6b22:	9c 81       	ldd	r25, Y+4	; 0x04
    6b24:	01 97       	sbiw	r24, 0x01	; 1
    6b26:	f1 f7       	brne	.-4      	; 0x6b24 <handle_Alerts_and_Faults+0x640>
    6b28:	9c 83       	std	Y+4, r25	; 0x04
    6b2a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6b2c:	8d 81       	ldd	r24, Y+5	; 0x05
    6b2e:	9e 81       	ldd	r25, Y+6	; 0x06
    6b30:	01 97       	sbiw	r24, 0x01	; 1
    6b32:	9e 83       	std	Y+6, r25	; 0x06
    6b34:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6b36:	8d 81       	ldd	r24, Y+5	; 0x05
    6b38:	9e 81       	ldd	r25, Y+6	; 0x06
    6b3a:	00 97       	sbiw	r24, 0x00	; 0
    6b3c:	69 f7       	brne	.-38     	; 0x6b18 <handle_Alerts_and_Faults+0x634>
    6b3e:	14 c0       	rjmp	.+40     	; 0x6b68 <handle_Alerts_and_Faults+0x684>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6b40:	6f 81       	ldd	r22, Y+7	; 0x07
    6b42:	78 85       	ldd	r23, Y+8	; 0x08
    6b44:	89 85       	ldd	r24, Y+9	; 0x09
    6b46:	9a 85       	ldd	r25, Y+10	; 0x0a
    6b48:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6b4c:	dc 01       	movw	r26, r24
    6b4e:	cb 01       	movw	r24, r22
    6b50:	9e 83       	std	Y+6, r25	; 0x06
    6b52:	8d 83       	std	Y+5, r24	; 0x05
    6b54:	8d 81       	ldd	r24, Y+5	; 0x05
    6b56:	9e 81       	ldd	r25, Y+6	; 0x06
    6b58:	9a 83       	std	Y+2, r25	; 0x02
    6b5a:	89 83       	std	Y+1, r24	; 0x01
    6b5c:	89 81       	ldd	r24, Y+1	; 0x01
    6b5e:	9a 81       	ldd	r25, Y+2	; 0x02
    6b60:	01 97       	sbiw	r24, 0x01	; 1
    6b62:	f1 f7       	brne	.-4      	; 0x6b60 <handle_Alerts_and_Faults+0x67c>
    6b64:	9a 83       	std	Y+2, r25	; 0x02
    6b66:	89 83       	std	Y+1, r24	; 0x01
			_delay_ms(1);
			collect_ADC_values();
    6b68:	0e 94 da 2f 	call	0x5fb4	; 0x5fb4 <collect_ADC_values>
			if (Vcell[get_HighestV_cell_no()] < Vcell_max)
    6b6c:	0e 94 1a 14 	call	0x2834	; 0x2834 <get_HighestV_cell_no>
    6b70:	88 0f       	add	r24, r24
    6b72:	99 1f       	adc	r25, r25
    6b74:	fc 01       	movw	r30, r24
    6b76:	e1 5e       	subi	r30, 0xE1	; 225
    6b78:	f9 4f       	sbci	r31, 0xF9	; 249
    6b7a:	80 81       	ld	r24, Z
    6b7c:	91 81       	ldd	r25, Z+1	; 0x01
    6b7e:	20 e1       	ldi	r18, 0x10	; 16
    6b80:	8e 35       	cpi	r24, 0x5E	; 94
    6b82:	92 07       	cpc	r25, r18
    6b84:	20 f4       	brcc	.+8      	; 0x6b8e <handle_Alerts_and_Faults+0x6aa>
			{
				Precharge_and_IsolationSwitch_close(500);
    6b86:	84 ef       	ldi	r24, 0xF4	; 244
    6b88:	91 e0       	ldi	r25, 0x01	; 1
    6b8a:	0e 94 ae 2e 	call	0x5d5c	; 0x5d5c <Precharge_and_IsolationSwitch_close>
}

unsigned char handle_Alerts_and_Faults(void)
{
	Collect_Alerts_and_Faults();
	for (int x=1;x<=number_of_BQ76PL536a_in_stack;x++)
    6b8e:	89 ad       	ldd	r24, Y+57	; 0x39
    6b90:	9a ad       	ldd	r25, Y+58	; 0x3a
    6b92:	01 96       	adiw	r24, 0x01	; 1
    6b94:	9a af       	std	Y+58, r25	; 0x3a
    6b96:	89 af       	std	Y+57, r24	; 0x39
    6b98:	80 91 e3 05 	lds	r24, 0x05E3
    6b9c:	28 2f       	mov	r18, r24
    6b9e:	30 e0       	ldi	r19, 0x00	; 0
    6ba0:	89 ad       	ldd	r24, Y+57	; 0x39
    6ba2:	9a ad       	ldd	r25, Y+58	; 0x3a
    6ba4:	28 17       	cp	r18, r24
    6ba6:	39 07       	cpc	r19, r25
    6ba8:	0c f0       	brlt	.+2      	; 0x6bac <handle_Alerts_and_Faults+0x6c8>
    6baa:	ad cc       	rjmp	.-1702   	; 0x6506 <handle_Alerts_and_Faults+0x22>
			
			break;
		}
					
	}	
}	
    6bac:	ef 96       	adiw	r28, 0x3f	; 63
    6bae:	0f b6       	in	r0, 0x3f	; 63
    6bb0:	f8 94       	cli
    6bb2:	de bf       	out	0x3e, r29	; 62
    6bb4:	0f be       	out	0x3f, r0	; 63
    6bb6:	cd bf       	out	0x3d, r28	; 61
    6bb8:	cf 91       	pop	r28
    6bba:	df 91       	pop	r29
    6bbc:	08 95       	ret

00006bbe <CPU_speed_low>:
 */ 
#include <avr/io.h>
#include <util/delay.h>

void CPU_speed_low(void)
{
    6bbe:	df 93       	push	r29
    6bc0:	cf 93       	push	r28
    6bc2:	cd b7       	in	r28, 0x3d	; 61
    6bc4:	de b7       	in	r29, 0x3e	; 62
    6bc6:	2e 97       	sbiw	r28, 0x0e	; 14
    6bc8:	0f b6       	in	r0, 0x3f	; 63
    6bca:	f8 94       	cli
    6bcc:	de bf       	out	0x3e, r29	; 62
    6bce:	0f be       	out	0x3f, r0	; 63
    6bd0:	cd bf       	out	0x3d, r28	; 61
	//enable change of Clk prescaler
	CLKPR = 0b10000000;
    6bd2:	e1 e6       	ldi	r30, 0x61	; 97
    6bd4:	f0 e0       	ldi	r31, 0x00	; 0
    6bd6:	80 e8       	ldi	r24, 0x80	; 128
    6bd8:	80 83       	st	Z, r24
	//Set prescaling to  (resulting in cpu speed 1MHz)
	CLKPR = 0b00000011;
    6bda:	e1 e6       	ldi	r30, 0x61	; 97
    6bdc:	f0 e0       	ldi	r31, 0x00	; 0
    6bde:	83 e0       	ldi	r24, 0x03	; 3
    6be0:	80 83       	st	Z, r24
    6be2:	80 e0       	ldi	r24, 0x00	; 0
    6be4:	90 e0       	ldi	r25, 0x00	; 0
    6be6:	a0 e8       	ldi	r26, 0x80	; 128
    6be8:	bf e3       	ldi	r27, 0x3F	; 63
    6bea:	8b 87       	std	Y+11, r24	; 0x0b
    6bec:	9c 87       	std	Y+12, r25	; 0x0c
    6bee:	ad 87       	std	Y+13, r26	; 0x0d
    6bf0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6bf2:	6b 85       	ldd	r22, Y+11	; 0x0b
    6bf4:	7c 85       	ldd	r23, Y+12	; 0x0c
    6bf6:	8d 85       	ldd	r24, Y+13	; 0x0d
    6bf8:	9e 85       	ldd	r25, Y+14	; 0x0e
    6bfa:	20 e0       	ldi	r18, 0x00	; 0
    6bfc:	30 e0       	ldi	r19, 0x00	; 0
    6bfe:	4a e7       	ldi	r20, 0x7A	; 122
    6c00:	53 e4       	ldi	r21, 0x43	; 67
    6c02:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6c06:	dc 01       	movw	r26, r24
    6c08:	cb 01       	movw	r24, r22
    6c0a:	8f 83       	std	Y+7, r24	; 0x07
    6c0c:	98 87       	std	Y+8, r25	; 0x08
    6c0e:	a9 87       	std	Y+9, r26	; 0x09
    6c10:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6c12:	6f 81       	ldd	r22, Y+7	; 0x07
    6c14:	78 85       	ldd	r23, Y+8	; 0x08
    6c16:	89 85       	ldd	r24, Y+9	; 0x09
    6c18:	9a 85       	ldd	r25, Y+10	; 0x0a
    6c1a:	20 e0       	ldi	r18, 0x00	; 0
    6c1c:	30 e0       	ldi	r19, 0x00	; 0
    6c1e:	40 e8       	ldi	r20, 0x80	; 128
    6c20:	5f e3       	ldi	r21, 0x3F	; 63
    6c22:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    6c26:	88 23       	and	r24, r24
    6c28:	2c f4       	brge	.+10     	; 0x6c34 <CPU_speed_low+0x76>
		__ticks = 1;
    6c2a:	81 e0       	ldi	r24, 0x01	; 1
    6c2c:	90 e0       	ldi	r25, 0x00	; 0
    6c2e:	9e 83       	std	Y+6, r25	; 0x06
    6c30:	8d 83       	std	Y+5, r24	; 0x05
    6c32:	3f c0       	rjmp	.+126    	; 0x6cb2 <CPU_speed_low+0xf4>
	else if (__tmp > 65535)
    6c34:	6f 81       	ldd	r22, Y+7	; 0x07
    6c36:	78 85       	ldd	r23, Y+8	; 0x08
    6c38:	89 85       	ldd	r24, Y+9	; 0x09
    6c3a:	9a 85       	ldd	r25, Y+10	; 0x0a
    6c3c:	20 e0       	ldi	r18, 0x00	; 0
    6c3e:	3f ef       	ldi	r19, 0xFF	; 255
    6c40:	4f e7       	ldi	r20, 0x7F	; 127
    6c42:	57 e4       	ldi	r21, 0x47	; 71
    6c44:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    6c48:	18 16       	cp	r1, r24
    6c4a:	4c f5       	brge	.+82     	; 0x6c9e <CPU_speed_low+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6c4c:	6b 85       	ldd	r22, Y+11	; 0x0b
    6c4e:	7c 85       	ldd	r23, Y+12	; 0x0c
    6c50:	8d 85       	ldd	r24, Y+13	; 0x0d
    6c52:	9e 85       	ldd	r25, Y+14	; 0x0e
    6c54:	20 e0       	ldi	r18, 0x00	; 0
    6c56:	30 e0       	ldi	r19, 0x00	; 0
    6c58:	40 e2       	ldi	r20, 0x20	; 32
    6c5a:	51 e4       	ldi	r21, 0x41	; 65
    6c5c:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6c60:	dc 01       	movw	r26, r24
    6c62:	cb 01       	movw	r24, r22
    6c64:	bc 01       	movw	r22, r24
    6c66:	cd 01       	movw	r24, r26
    6c68:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6c6c:	dc 01       	movw	r26, r24
    6c6e:	cb 01       	movw	r24, r22
    6c70:	9e 83       	std	Y+6, r25	; 0x06
    6c72:	8d 83       	std	Y+5, r24	; 0x05
    6c74:	0f c0       	rjmp	.+30     	; 0x6c94 <CPU_speed_low+0xd6>
    6c76:	89 e1       	ldi	r24, 0x19	; 25
    6c78:	90 e0       	ldi	r25, 0x00	; 0
    6c7a:	9c 83       	std	Y+4, r25	; 0x04
    6c7c:	8b 83       	std	Y+3, r24	; 0x03
    6c7e:	8b 81       	ldd	r24, Y+3	; 0x03
    6c80:	9c 81       	ldd	r25, Y+4	; 0x04
    6c82:	01 97       	sbiw	r24, 0x01	; 1
    6c84:	f1 f7       	brne	.-4      	; 0x6c82 <CPU_speed_low+0xc4>
    6c86:	9c 83       	std	Y+4, r25	; 0x04
    6c88:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6c8a:	8d 81       	ldd	r24, Y+5	; 0x05
    6c8c:	9e 81       	ldd	r25, Y+6	; 0x06
    6c8e:	01 97       	sbiw	r24, 0x01	; 1
    6c90:	9e 83       	std	Y+6, r25	; 0x06
    6c92:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6c94:	8d 81       	ldd	r24, Y+5	; 0x05
    6c96:	9e 81       	ldd	r25, Y+6	; 0x06
    6c98:	00 97       	sbiw	r24, 0x00	; 0
    6c9a:	69 f7       	brne	.-38     	; 0x6c76 <CPU_speed_low+0xb8>
    6c9c:	14 c0       	rjmp	.+40     	; 0x6cc6 <CPU_speed_low+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6c9e:	6f 81       	ldd	r22, Y+7	; 0x07
    6ca0:	78 85       	ldd	r23, Y+8	; 0x08
    6ca2:	89 85       	ldd	r24, Y+9	; 0x09
    6ca4:	9a 85       	ldd	r25, Y+10	; 0x0a
    6ca6:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6caa:	dc 01       	movw	r26, r24
    6cac:	cb 01       	movw	r24, r22
    6cae:	9e 83       	std	Y+6, r25	; 0x06
    6cb0:	8d 83       	std	Y+5, r24	; 0x05
    6cb2:	8d 81       	ldd	r24, Y+5	; 0x05
    6cb4:	9e 81       	ldd	r25, Y+6	; 0x06
    6cb6:	9a 83       	std	Y+2, r25	; 0x02
    6cb8:	89 83       	std	Y+1, r24	; 0x01
    6cba:	89 81       	ldd	r24, Y+1	; 0x01
    6cbc:	9a 81       	ldd	r25, Y+2	; 0x02
    6cbe:	01 97       	sbiw	r24, 0x01	; 1
    6cc0:	f1 f7       	brne	.-4      	; 0x6cbe <CPU_speed_low+0x100>
    6cc2:	9a 83       	std	Y+2, r25	; 0x02
    6cc4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    6cc6:	2e 96       	adiw	r28, 0x0e	; 14
    6cc8:	0f b6       	in	r0, 0x3f	; 63
    6cca:	f8 94       	cli
    6ccc:	de bf       	out	0x3e, r29	; 62
    6cce:	0f be       	out	0x3f, r0	; 63
    6cd0:	cd bf       	out	0x3d, r28	; 61
    6cd2:	cf 91       	pop	r28
    6cd4:	df 91       	pop	r29
    6cd6:	08 95       	ret

00006cd8 <CPU_speed_high>:


void CPU_speed_high(void)
{
    6cd8:	df 93       	push	r29
    6cda:	cf 93       	push	r28
    6cdc:	cd b7       	in	r28, 0x3d	; 61
    6cde:	de b7       	in	r29, 0x3e	; 62
    6ce0:	2e 97       	sbiw	r28, 0x0e	; 14
    6ce2:	0f b6       	in	r0, 0x3f	; 63
    6ce4:	f8 94       	cli
    6ce6:	de bf       	out	0x3e, r29	; 62
    6ce8:	0f be       	out	0x3f, r0	; 63
    6cea:	cd bf       	out	0x3d, r28	; 61
	//enable change of Clk prescaler
	CLKPR = 0b10000000;
    6cec:	e1 e6       	ldi	r30, 0x61	; 97
    6cee:	f0 e0       	ldi	r31, 0x00	; 0
    6cf0:	80 e8       	ldi	r24, 0x80	; 128
    6cf2:	80 83       	st	Z, r24
	//Set prescaling to 1 (resulting in cpu speed 8MHz)
	CLKPR = 0b00000000;	
    6cf4:	e1 e6       	ldi	r30, 0x61	; 97
    6cf6:	f0 e0       	ldi	r31, 0x00	; 0
    6cf8:	10 82       	st	Z, r1
    6cfa:	80 e0       	ldi	r24, 0x00	; 0
    6cfc:	90 e0       	ldi	r25, 0x00	; 0
    6cfe:	a0 e8       	ldi	r26, 0x80	; 128
    6d00:	bf e3       	ldi	r27, 0x3F	; 63
    6d02:	8b 87       	std	Y+11, r24	; 0x0b
    6d04:	9c 87       	std	Y+12, r25	; 0x0c
    6d06:	ad 87       	std	Y+13, r26	; 0x0d
    6d08:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6d0a:	6b 85       	ldd	r22, Y+11	; 0x0b
    6d0c:	7c 85       	ldd	r23, Y+12	; 0x0c
    6d0e:	8d 85       	ldd	r24, Y+13	; 0x0d
    6d10:	9e 85       	ldd	r25, Y+14	; 0x0e
    6d12:	20 e0       	ldi	r18, 0x00	; 0
    6d14:	30 e0       	ldi	r19, 0x00	; 0
    6d16:	4a e7       	ldi	r20, 0x7A	; 122
    6d18:	53 e4       	ldi	r21, 0x43	; 67
    6d1a:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6d1e:	dc 01       	movw	r26, r24
    6d20:	cb 01       	movw	r24, r22
    6d22:	8f 83       	std	Y+7, r24	; 0x07
    6d24:	98 87       	std	Y+8, r25	; 0x08
    6d26:	a9 87       	std	Y+9, r26	; 0x09
    6d28:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6d2a:	6f 81       	ldd	r22, Y+7	; 0x07
    6d2c:	78 85       	ldd	r23, Y+8	; 0x08
    6d2e:	89 85       	ldd	r24, Y+9	; 0x09
    6d30:	9a 85       	ldd	r25, Y+10	; 0x0a
    6d32:	20 e0       	ldi	r18, 0x00	; 0
    6d34:	30 e0       	ldi	r19, 0x00	; 0
    6d36:	40 e8       	ldi	r20, 0x80	; 128
    6d38:	5f e3       	ldi	r21, 0x3F	; 63
    6d3a:	0e 94 d7 40 	call	0x81ae	; 0x81ae <__cmpsf2>
    6d3e:	88 23       	and	r24, r24
    6d40:	2c f4       	brge	.+10     	; 0x6d4c <CPU_speed_high+0x74>
		__ticks = 1;
    6d42:	81 e0       	ldi	r24, 0x01	; 1
    6d44:	90 e0       	ldi	r25, 0x00	; 0
    6d46:	9e 83       	std	Y+6, r25	; 0x06
    6d48:	8d 83       	std	Y+5, r24	; 0x05
    6d4a:	3f c0       	rjmp	.+126    	; 0x6dca <CPU_speed_high+0xf2>
	else if (__tmp > 65535)
    6d4c:	6f 81       	ldd	r22, Y+7	; 0x07
    6d4e:	78 85       	ldd	r23, Y+8	; 0x08
    6d50:	89 85       	ldd	r24, Y+9	; 0x09
    6d52:	9a 85       	ldd	r25, Y+10	; 0x0a
    6d54:	20 e0       	ldi	r18, 0x00	; 0
    6d56:	3f ef       	ldi	r19, 0xFF	; 255
    6d58:	4f e7       	ldi	r20, 0x7F	; 127
    6d5a:	57 e4       	ldi	r21, 0x47	; 71
    6d5c:	0e 94 e4 41 	call	0x83c8	; 0x83c8 <__gesf2>
    6d60:	18 16       	cp	r1, r24
    6d62:	4c f5       	brge	.+82     	; 0x6db6 <CPU_speed_high+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6d64:	6b 85       	ldd	r22, Y+11	; 0x0b
    6d66:	7c 85       	ldd	r23, Y+12	; 0x0c
    6d68:	8d 85       	ldd	r24, Y+13	; 0x0d
    6d6a:	9e 85       	ldd	r25, Y+14	; 0x0e
    6d6c:	20 e0       	ldi	r18, 0x00	; 0
    6d6e:	30 e0       	ldi	r19, 0x00	; 0
    6d70:	40 e2       	ldi	r20, 0x20	; 32
    6d72:	51 e4       	ldi	r21, 0x41	; 65
    6d74:	0e 94 e8 41 	call	0x83d0	; 0x83d0 <__mulsf3>
    6d78:	dc 01       	movw	r26, r24
    6d7a:	cb 01       	movw	r24, r22
    6d7c:	bc 01       	movw	r22, r24
    6d7e:	cd 01       	movw	r24, r26
    6d80:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6d84:	dc 01       	movw	r26, r24
    6d86:	cb 01       	movw	r24, r22
    6d88:	9e 83       	std	Y+6, r25	; 0x06
    6d8a:	8d 83       	std	Y+5, r24	; 0x05
    6d8c:	0f c0       	rjmp	.+30     	; 0x6dac <CPU_speed_high+0xd4>
    6d8e:	89 e1       	ldi	r24, 0x19	; 25
    6d90:	90 e0       	ldi	r25, 0x00	; 0
    6d92:	9c 83       	std	Y+4, r25	; 0x04
    6d94:	8b 83       	std	Y+3, r24	; 0x03
    6d96:	8b 81       	ldd	r24, Y+3	; 0x03
    6d98:	9c 81       	ldd	r25, Y+4	; 0x04
    6d9a:	01 97       	sbiw	r24, 0x01	; 1
    6d9c:	f1 f7       	brne	.-4      	; 0x6d9a <CPU_speed_high+0xc2>
    6d9e:	9c 83       	std	Y+4, r25	; 0x04
    6da0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6da2:	8d 81       	ldd	r24, Y+5	; 0x05
    6da4:	9e 81       	ldd	r25, Y+6	; 0x06
    6da6:	01 97       	sbiw	r24, 0x01	; 1
    6da8:	9e 83       	std	Y+6, r25	; 0x06
    6daa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6dac:	8d 81       	ldd	r24, Y+5	; 0x05
    6dae:	9e 81       	ldd	r25, Y+6	; 0x06
    6db0:	00 97       	sbiw	r24, 0x00	; 0
    6db2:	69 f7       	brne	.-38     	; 0x6d8e <CPU_speed_high+0xb6>
    6db4:	14 c0       	rjmp	.+40     	; 0x6dde <CPU_speed_high+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6db6:	6f 81       	ldd	r22, Y+7	; 0x07
    6db8:	78 85       	ldd	r23, Y+8	; 0x08
    6dba:	89 85       	ldd	r24, Y+9	; 0x09
    6dbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    6dbe:	0e 94 43 41 	call	0x8286	; 0x8286 <__fixunssfsi>
    6dc2:	dc 01       	movw	r26, r24
    6dc4:	cb 01       	movw	r24, r22
    6dc6:	9e 83       	std	Y+6, r25	; 0x06
    6dc8:	8d 83       	std	Y+5, r24	; 0x05
    6dca:	8d 81       	ldd	r24, Y+5	; 0x05
    6dcc:	9e 81       	ldd	r25, Y+6	; 0x06
    6dce:	9a 83       	std	Y+2, r25	; 0x02
    6dd0:	89 83       	std	Y+1, r24	; 0x01
    6dd2:	89 81       	ldd	r24, Y+1	; 0x01
    6dd4:	9a 81       	ldd	r25, Y+2	; 0x02
    6dd6:	01 97       	sbiw	r24, 0x01	; 1
    6dd8:	f1 f7       	brne	.-4      	; 0x6dd6 <CPU_speed_high+0xfe>
    6dda:	9a 83       	std	Y+2, r25	; 0x02
    6ddc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    6dde:	2e 96       	adiw	r28, 0x0e	; 14
    6de0:	0f b6       	in	r0, 0x3f	; 63
    6de2:	f8 94       	cli
    6de4:	de bf       	out	0x3e, r29	; 62
    6de6:	0f be       	out	0x3f, r0	; 63
    6de8:	cd bf       	out	0x3d, r28	; 61
    6dea:	cf 91       	pop	r28
    6dec:	df 91       	pop	r29
    6dee:	08 95       	ret

00006df0 <rtc_init_internal>:
#include "uart_lib.h"
#include "uart_drv.h"


void rtc_init_internal(void)
{
    6df0:	df 93       	push	r29
    6df2:	cf 93       	push	r28
    6df4:	00 d0       	rcall	.+0      	; 0x6df6 <rtc_init_internal+0x6>
    6df6:	cd b7       	in	r28, 0x3d	; 61
    6df8:	de b7       	in	r29, 0x3e	; 62
	
	unsigned int wait;

	//init procedure following AT90CAN128 guidelines to avoid register corruption at oscillator shift
	//Waiting Xtal to stabilize after a power is applied
	for (wait=0;wait<0xFFFF;wait++);
    6dfa:	1a 82       	std	Y+2, r1	; 0x02
    6dfc:	19 82       	std	Y+1, r1	; 0x01
    6dfe:	05 c0       	rjmp	.+10     	; 0x6e0a <rtc_init_internal+0x1a>
    6e00:	89 81       	ldd	r24, Y+1	; 0x01
    6e02:	9a 81       	ldd	r25, Y+2	; 0x02
    6e04:	01 96       	adiw	r24, 0x01	; 1
    6e06:	9a 83       	std	Y+2, r25	; 0x02
    6e08:	89 83       	std	Y+1, r24	; 0x01
    6e0a:	89 81       	ldd	r24, Y+1	; 0x01
    6e0c:	9a 81       	ldd	r25, Y+2	; 0x02
    6e0e:	2f ef       	ldi	r18, 0xFF	; 255
    6e10:	8f 3f       	cpi	r24, 0xFF	; 255
    6e12:	92 07       	cpc	r25, r18
    6e14:	a9 f7       	brne	.-22     	; 0x6e00 <rtc_init_internal+0x10>
	
	//disable timer interrupts
	TIMSK2 &= ~0b00000011;	
    6e16:	a0 e7       	ldi	r26, 0x70	; 112
    6e18:	b0 e0       	ldi	r27, 0x00	; 0
    6e1a:	e0 e7       	ldi	r30, 0x70	; 112
    6e1c:	f0 e0       	ldi	r31, 0x00	; 0
    6e1e:	80 81       	ld	r24, Z
    6e20:	8c 7f       	andi	r24, 0xFC	; 252
    6e22:	8c 93       	st	X, r24
	
	//Init RTC clock for 32.768 KHZ external XTAL		
	ASSR  =  (ASSR & ~(1<<EXCLK)) | (1<<AS2); 	
    6e24:	a6 eb       	ldi	r26, 0xB6	; 182
    6e26:	b0 e0       	ldi	r27, 0x00	; 0
    6e28:	e6 eb       	ldi	r30, 0xB6	; 182
    6e2a:	f0 e0       	ldi	r31, 0x00	; 0
    6e2c:	80 81       	ld	r24, Z
    6e2e:	87 7e       	andi	r24, 0xE7	; 231
    6e30:	88 60       	ori	r24, 0x08	; 8
    6e32:	8c 93       	st	X, r24
			
	//Timer 2 cleared & not running
	TCCR2A=0; TCNT2=0; OCR2A=0;     
    6e34:	e0 eb       	ldi	r30, 0xB0	; 176
    6e36:	f0 e0       	ldi	r31, 0x00	; 0
    6e38:	10 82       	st	Z, r1
    6e3a:	e2 eb       	ldi	r30, 0xB2	; 178
    6e3c:	f0 e0       	ldi	r31, 0x00	; 0
    6e3e:	10 82       	st	Z, r1
    6e40:	e3 eb       	ldi	r30, 0xB3	; 179
    6e42:	f0 e0       	ldi	r31, 0x00	; 0
    6e44:	10 82       	st	Z, r1
	
	//CTC mode
	TCCR2A |= (1<<WGM21);
    6e46:	a0 eb       	ldi	r26, 0xB0	; 176
    6e48:	b0 e0       	ldi	r27, 0x00	; 0
    6e4a:	e0 eb       	ldi	r30, 0xB0	; 176
    6e4c:	f0 e0       	ldi	r31, 0x00	; 0
    6e4e:	80 81       	ld	r24, Z
    6e50:	88 60       	ori	r24, 0x08	; 8
    6e52:	8c 93       	st	X, r24
	
	//compare register set for match every 200 msec.			
	OCR2A = 50;
    6e54:	e3 eb       	ldi	r30, 0xB3	; 179
    6e56:	f0 e0       	ldi	r31, 0x00	; 0
    6e58:	82 e3       	ldi	r24, 0x32	; 50
    6e5a:	80 83       	st	Z, r24
	
	//prescaler 64, start count						
	TCCR2A |= 0x05;				
    6e5c:	a0 eb       	ldi	r26, 0xB0	; 176
    6e5e:	b0 e0       	ldi	r27, 0x00	; 0
    6e60:	e0 eb       	ldi	r30, 0xB0	; 176
    6e62:	f0 e0       	ldi	r31, 0x00	; 0
    6e64:	80 81       	ld	r24, Z
    6e66:	85 60       	ori	r24, 0x05	; 5
    6e68:	8c 93       	st	X, r24
	
	//wait while busy	
	while ( ASSR & ( (1<<TCN2UB) | (1<<OCR2UB) | (1<<TCR2UB) ) )
    6e6a:	e6 eb       	ldi	r30, 0xB6	; 182
    6e6c:	f0 e0       	ldi	r31, 0x00	; 0
    6e6e:	80 81       	ld	r24, Z
    6e70:	88 2f       	mov	r24, r24
    6e72:	90 e0       	ldi	r25, 0x00	; 0
    6e74:	87 70       	andi	r24, 0x07	; 7
    6e76:	90 70       	andi	r25, 0x00	; 0
    6e78:	00 97       	sbiw	r24, 0x00	; 0
    6e7a:	b9 f7       	brne	.-18     	; 0x6e6a <rtc_init_internal+0x7a>
	{}
	
	//Clear Output_Compare Interrupt-flags
	TIFR2 |=  (1<<OCF2A);			
    6e7c:	a7 e3       	ldi	r26, 0x37	; 55
    6e7e:	b0 e0       	ldi	r27, 0x00	; 0
    6e80:	e7 e3       	ldi	r30, 0x37	; 55
    6e82:	f0 e0       	ldi	r31, 0x00	; 0
    6e84:	80 81       	ld	r24, Z
    6e86:	82 60       	ori	r24, 0x02	; 2
    6e88:	8c 93       	st	X, r24
	
	  //Reset Time variables
	  rtc_milliseconds = 0;
    6e8a:	10 92 17 06 	sts	0x0617, r1
    6e8e:	10 92 16 06 	sts	0x0616, r1
	  rtc_seconds      = 0;
    6e92:	10 92 77 06 	sts	0x0677, r1
	  rtc_minutes      = 0;
    6e96:	10 92 7c 05 	sts	0x057C, r1
	  rtc_hours        = 0;
    6e9a:	10 92 70 06 	sts	0x0670, r1
	  rtc_days         = 0;
    6e9e:	10 92 d1 05 	sts	0x05D1, r1
	  
	//Enable Compare interrupt  
	TIMSK2 |= (1<<OCIE2A);			
    6ea2:	a0 e7       	ldi	r26, 0x70	; 112
    6ea4:	b0 e0       	ldi	r27, 0x00	; 0
    6ea6:	e0 e7       	ldi	r30, 0x70	; 112
    6ea8:	f0 e0       	ldi	r31, 0x00	; 0
    6eaa:	80 81       	ld	r24, Z
    6eac:	82 60       	ori	r24, 0x02	; 2
    6eae:	8c 93       	st	X, r24
}	  
    6eb0:	0f 90       	pop	r0
    6eb2:	0f 90       	pop	r0
    6eb4:	cf 91       	pop	r28
    6eb6:	df 91       	pop	r29
    6eb8:	08 95       	ret

00006eba <WriteByte>:

#include <avr/io.h>

//Send byte function shared by Write-/ReadFRAM and BMS functions
void WriteByte(unsigned char data)
{
    6eba:	df 93       	push	r29
    6ebc:	cf 93       	push	r28
    6ebe:	00 d0       	rcall	.+0      	; 0x6ec0 <WriteByte+0x6>
    6ec0:	cd b7       	in	r28, 0x3d	; 61
    6ec2:	de b7       	in	r29, 0x3e	; 62
    6ec4:	8a 83       	std	Y+2, r24	; 0x02
	unsigned char temperary;
	
	// Send data byte
	SPDR = data;
    6ec6:	ee e4       	ldi	r30, 0x4E	; 78
    6ec8:	f0 e0       	ldi	r31, 0x00	; 0
    6eca:	8a 81       	ldd	r24, Y+2	; 0x02
    6ecc:	80 83       	st	Z, r24
	// Await data sent
	while(!(SPSR&(1<<SPIF)))
    6ece:	ed e4       	ldi	r30, 0x4D	; 77
    6ed0:	f0 e0       	ldi	r31, 0x00	; 0
    6ed2:	80 81       	ld	r24, Z
    6ed4:	88 23       	and	r24, r24
    6ed6:	dc f7       	brge	.-10     	; 0x6ece <WriteByte+0x14>
{}
	// Clear SPIF flag
	temperary = SPSR;
    6ed8:	ed e4       	ldi	r30, 0x4D	; 77
    6eda:	f0 e0       	ldi	r31, 0x00	; 0
    6edc:	80 81       	ld	r24, Z
    6ede:	89 83       	std	Y+1, r24	; 0x01
	temperary = SPDR;
    6ee0:	ee e4       	ldi	r30, 0x4E	; 78
    6ee2:	f0 e0       	ldi	r31, 0x00	; 0
    6ee4:	80 81       	ld	r24, Z
    6ee6:	89 83       	std	Y+1, r24	; 0x01
    6ee8:	0f 90       	pop	r0
    6eea:	0f 90       	pop	r0
    6eec:	cf 91       	pop	r28
    6eee:	df 91       	pop	r29
    6ef0:	08 95       	ret

00006ef2 <timer16_get_counter>:
//! @param  
//!
//! @return 16-bit counter value
//------------------------------------------------------------------------------
U16 timer16_get_counter(void)
{
    6ef2:	df 93       	push	r29
    6ef4:	cf 93       	push	r28
    6ef6:	00 d0       	rcall	.+0      	; 0x6ef8 <timer16_get_counter+0x6>
    6ef8:	00 d0       	rcall	.+0      	; 0x6efa <timer16_get_counter+0x8>
    6efa:	0f 92       	push	r0
    6efc:	cd b7       	in	r28, 0x3d	; 61
    6efe:	de b7       	in	r29, 0x3e	; 62
    U16 u16_temp;
    
    u16_temp  =  Timer16_get_counter_low();
    6f00:	80 91 c1 06 	lds	r24, 0x06C1
    6f04:	81 30       	cpi	r24, 0x01	; 1
    6f06:	29 f4       	brne	.+10     	; 0x6f12 <timer16_get_counter+0x20>
    6f08:	e4 e8       	ldi	r30, 0x84	; 132
    6f0a:	f0 e0       	ldi	r31, 0x00	; 0
    6f0c:	20 81       	ld	r18, Z
    6f0e:	2d 83       	std	Y+5, r18	; 0x05
    6f10:	04 c0       	rjmp	.+8      	; 0x6f1a <timer16_get_counter+0x28>
    6f12:	e4 e9       	ldi	r30, 0x94	; 148
    6f14:	f0 e0       	ldi	r31, 0x00	; 0
    6f16:	30 81       	ld	r19, Z
    6f18:	3d 83       	std	Y+5, r19	; 0x05
    6f1a:	2d 81       	ldd	r18, Y+5	; 0x05
    6f1c:	82 2f       	mov	r24, r18
    6f1e:	90 e0       	ldi	r25, 0x00	; 0
    6f20:	9a 83       	std	Y+2, r25	; 0x02
    6f22:	89 83       	std	Y+1, r24	; 0x01
    u16_temp |= (Timer16_get_counter_high() << 8 );
    6f24:	80 91 c1 06 	lds	r24, 0x06C1
    6f28:	81 30       	cpi	r24, 0x01	; 1
    6f2a:	51 f4       	brne	.+20     	; 0x6f40 <timer16_get_counter+0x4e>
    6f2c:	e5 e8       	ldi	r30, 0x85	; 133
    6f2e:	f0 e0       	ldi	r31, 0x00	; 0
    6f30:	80 81       	ld	r24, Z
    6f32:	88 2f       	mov	r24, r24
    6f34:	90 e0       	ldi	r25, 0x00	; 0
    6f36:	38 2f       	mov	r19, r24
    6f38:	22 27       	eor	r18, r18
    6f3a:	3c 83       	std	Y+4, r19	; 0x04
    6f3c:	2b 83       	std	Y+3, r18	; 0x03
    6f3e:	09 c0       	rjmp	.+18     	; 0x6f52 <timer16_get_counter+0x60>
    6f40:	e5 e9       	ldi	r30, 0x95	; 149
    6f42:	f0 e0       	ldi	r31, 0x00	; 0
    6f44:	80 81       	ld	r24, Z
    6f46:	88 2f       	mov	r24, r24
    6f48:	90 e0       	ldi	r25, 0x00	; 0
    6f4a:	38 2f       	mov	r19, r24
    6f4c:	22 27       	eor	r18, r18
    6f4e:	3c 83       	std	Y+4, r19	; 0x04
    6f50:	2b 83       	std	Y+3, r18	; 0x03
    6f52:	89 81       	ldd	r24, Y+1	; 0x01
    6f54:	9a 81       	ldd	r25, Y+2	; 0x02
    6f56:	2b 81       	ldd	r18, Y+3	; 0x03
    6f58:	3c 81       	ldd	r19, Y+4	; 0x04
    6f5a:	82 2b       	or	r24, r18
    6f5c:	93 2b       	or	r25, r19
    6f5e:	9a 83       	std	Y+2, r25	; 0x02
    6f60:	89 83       	std	Y+1, r24	; 0x01
    
    return u16_temp;
    6f62:	89 81       	ldd	r24, Y+1	; 0x01
    6f64:	9a 81       	ldd	r25, Y+2	; 0x02
}
    6f66:	0f 90       	pop	r0
    6f68:	0f 90       	pop	r0
    6f6a:	0f 90       	pop	r0
    6f6c:	0f 90       	pop	r0
    6f6e:	0f 90       	pop	r0
    6f70:	cf 91       	pop	r28
    6f72:	df 91       	pop	r29
    6f74:	08 95       	ret

00006f76 <timer16_get_capture>:
//! @param  
//!
//! @return 16-bit capture value
//------------------------------------------------------------------------------
U16 timer16_get_capture(void)
{
    6f76:	df 93       	push	r29
    6f78:	cf 93       	push	r28
    6f7a:	00 d0       	rcall	.+0      	; 0x6f7c <timer16_get_capture+0x6>
    6f7c:	00 d0       	rcall	.+0      	; 0x6f7e <timer16_get_capture+0x8>
    6f7e:	0f 92       	push	r0
    6f80:	cd b7       	in	r28, 0x3d	; 61
    6f82:	de b7       	in	r29, 0x3e	; 62
    U16 u16_temp;
    
    u16_temp  =  Timer16_get_capture_low();
    6f84:	80 91 c1 06 	lds	r24, 0x06C1
    6f88:	81 30       	cpi	r24, 0x01	; 1
    6f8a:	29 f4       	brne	.+10     	; 0x6f96 <timer16_get_capture+0x20>
    6f8c:	e6 e8       	ldi	r30, 0x86	; 134
    6f8e:	f0 e0       	ldi	r31, 0x00	; 0
    6f90:	20 81       	ld	r18, Z
    6f92:	2d 83       	std	Y+5, r18	; 0x05
    6f94:	04 c0       	rjmp	.+8      	; 0x6f9e <timer16_get_capture+0x28>
    6f96:	e6 e9       	ldi	r30, 0x96	; 150
    6f98:	f0 e0       	ldi	r31, 0x00	; 0
    6f9a:	30 81       	ld	r19, Z
    6f9c:	3d 83       	std	Y+5, r19	; 0x05
    6f9e:	2d 81       	ldd	r18, Y+5	; 0x05
    6fa0:	82 2f       	mov	r24, r18
    6fa2:	90 e0       	ldi	r25, 0x00	; 0
    6fa4:	9a 83       	std	Y+2, r25	; 0x02
    6fa6:	89 83       	std	Y+1, r24	; 0x01
    u16_temp |= (Timer16_get_capture_high() << 8 );
    6fa8:	80 91 c1 06 	lds	r24, 0x06C1
    6fac:	81 30       	cpi	r24, 0x01	; 1
    6fae:	51 f4       	brne	.+20     	; 0x6fc4 <timer16_get_capture+0x4e>
    6fb0:	e7 e8       	ldi	r30, 0x87	; 135
    6fb2:	f0 e0       	ldi	r31, 0x00	; 0
    6fb4:	80 81       	ld	r24, Z
    6fb6:	88 2f       	mov	r24, r24
    6fb8:	90 e0       	ldi	r25, 0x00	; 0
    6fba:	38 2f       	mov	r19, r24
    6fbc:	22 27       	eor	r18, r18
    6fbe:	3c 83       	std	Y+4, r19	; 0x04
    6fc0:	2b 83       	std	Y+3, r18	; 0x03
    6fc2:	09 c0       	rjmp	.+18     	; 0x6fd6 <timer16_get_capture+0x60>
    6fc4:	e7 e9       	ldi	r30, 0x97	; 151
    6fc6:	f0 e0       	ldi	r31, 0x00	; 0
    6fc8:	80 81       	ld	r24, Z
    6fca:	88 2f       	mov	r24, r24
    6fcc:	90 e0       	ldi	r25, 0x00	; 0
    6fce:	38 2f       	mov	r19, r24
    6fd0:	22 27       	eor	r18, r18
    6fd2:	3c 83       	std	Y+4, r19	; 0x04
    6fd4:	2b 83       	std	Y+3, r18	; 0x03
    6fd6:	89 81       	ldd	r24, Y+1	; 0x01
    6fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    6fda:	2b 81       	ldd	r18, Y+3	; 0x03
    6fdc:	3c 81       	ldd	r19, Y+4	; 0x04
    6fde:	82 2b       	or	r24, r18
    6fe0:	93 2b       	or	r25, r19
    6fe2:	9a 83       	std	Y+2, r25	; 0x02
    6fe4:	89 83       	std	Y+1, r24	; 0x01
    
    return u16_temp;
    6fe6:	89 81       	ldd	r24, Y+1	; 0x01
    6fe8:	9a 81       	ldd	r25, Y+2	; 0x02
}
    6fea:	0f 90       	pop	r0
    6fec:	0f 90       	pop	r0
    6fee:	0f 90       	pop	r0
    6ff0:	0f 90       	pop	r0
    6ff2:	0f 90       	pop	r0
    6ff4:	cf 91       	pop	r28
    6ff6:	df 91       	pop	r29
    6ff8:	08 95       	ret

00006ffa <uart_set_baudrate>:
//! @return Baudrate Status
//!         ==0: baudrate configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 uart_set_baudrate (U32 baudrate)
{
    6ffa:	df 93       	push	r29
    6ffc:	cf 93       	push	r28
    6ffe:	cd b7       	in	r28, 0x3d	; 61
    7000:	de b7       	in	r29, 0x3e	; 62
    7002:	ae 97       	sbiw	r28, 0x2e	; 46
    7004:	0f b6       	in	r0, 0x3f	; 63
    7006:	f8 94       	cli
    7008:	de bf       	out	0x3e, r29	; 62
    700a:	0f be       	out	0x3f, r0	; 63
    700c:	cd bf       	out	0x3d, r28	; 61
    700e:	6f 87       	std	Y+15, r22	; 0x0f
    7010:	78 8b       	std	Y+16, r23	; 0x10
    7012:	89 8b       	std	Y+17, r24	; 0x11
    7014:	9a 8b       	std	Y+18, r25	; 0x12
    U16 t_meas_0, t_meas_1, t_meas_2, t_meas_3, t_meas_4;
    U16 t_min, t_max;

    if (baudrate != 0)
    7016:	8f 85       	ldd	r24, Y+15	; 0x0f
    7018:	98 89       	ldd	r25, Y+16	; 0x10
    701a:	a9 89       	ldd	r26, Y+17	; 0x11
    701c:	ba 89       	ldd	r27, Y+18	; 0x12
    701e:	00 97       	sbiw	r24, 0x00	; 0
    7020:	a1 05       	cpc	r26, r1
    7022:	b1 05       	cpc	r27, r1
    7024:	39 f1       	breq	.+78     	; 0x7074 <uart_set_baudrate+0x7a>
    {
        // UBRRN Value (rounded to nearest division) with U2Xn=1
        t_meas_4 = (U16)(( (((((U32)FOSC*1000)<<1)/((U32)baudrate*8))+1)>>1)-1);
    7026:	8f 85       	ldd	r24, Y+15	; 0x0f
    7028:	98 89       	ldd	r25, Y+16	; 0x10
    702a:	a9 89       	ldd	r26, Y+17	; 0x11
    702c:	ba 89       	ldd	r27, Y+18	; 0x12
    702e:	88 0f       	add	r24, r24
    7030:	99 1f       	adc	r25, r25
    7032:	aa 1f       	adc	r26, r26
    7034:	bb 1f       	adc	r27, r27
    7036:	88 0f       	add	r24, r24
    7038:	99 1f       	adc	r25, r25
    703a:	aa 1f       	adc	r26, r26
    703c:	bb 1f       	adc	r27, r27
    703e:	88 0f       	add	r24, r24
    7040:	99 1f       	adc	r25, r25
    7042:	aa 1f       	adc	r26, r26
    7044:	bb 1f       	adc	r27, r27
    7046:	9c 01       	movw	r18, r24
    7048:	ad 01       	movw	r20, r26
    704a:	80 e0       	ldi	r24, 0x00	; 0
    704c:	94 e2       	ldi	r25, 0x24	; 36
    704e:	a4 ef       	ldi	r26, 0xF4	; 244
    7050:	b0 e0       	ldi	r27, 0x00	; 0
    7052:	bc 01       	movw	r22, r24
    7054:	cd 01       	movw	r24, r26
    7056:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    705a:	da 01       	movw	r26, r20
    705c:	c9 01       	movw	r24, r18
    705e:	01 96       	adiw	r24, 0x01	; 1
    7060:	a1 1d       	adc	r26, r1
    7062:	b1 1d       	adc	r27, r1
    7064:	b6 95       	lsr	r27
    7066:	a7 95       	ror	r26
    7068:	97 95       	ror	r25
    706a:	87 95       	ror	r24
    706c:	01 97       	sbiw	r24, 0x01	; 1
    706e:	9e 83       	std	Y+6, r25	; 0x06
    7070:	8d 83       	std	Y+5, r24	; 0x05
    7072:	d3 c2       	rjmp	.+1446   	; 0x761a <uart_set_baudrate+0x620>
    }
    else    // Wait for only one "U" ASCII Char (0x55)
            // Autobaud using "USE_TIMER16" definition
    {
        // Autobaud set-up
        Uart_rx_in_pu_on();     // RxD in input + pull up
    7074:	80 91 c0 06 	lds	r24, 0x06C0
    7078:	88 23       	and	r24, r24
    707a:	81 f4       	brne	.+32     	; 0x709c <uart_set_baudrate+0xa2>
    707c:	ad e2       	ldi	r26, 0x2D	; 45
    707e:	b0 e0       	ldi	r27, 0x00	; 0
    7080:	ed e2       	ldi	r30, 0x2D	; 45
    7082:	f0 e0       	ldi	r31, 0x00	; 0
    7084:	80 81       	ld	r24, Z
    7086:	8e 7f       	andi	r24, 0xFE	; 254
    7088:	8c 93       	st	X, r24
    708a:	ae e2       	ldi	r26, 0x2E	; 46
    708c:	b0 e0       	ldi	r27, 0x00	; 0
    708e:	ee e2       	ldi	r30, 0x2E	; 46
    7090:	f0 e0       	ldi	r31, 0x00	; 0
    7092:	80 81       	ld	r24, Z
    7094:	81 60       	ori	r24, 0x01	; 1
    7096:	8c 93       	st	X, r24
    7098:	2c 91       	ld	r18, X
    709a:	0f c0       	rjmp	.+30     	; 0x70ba <uart_set_baudrate+0xc0>
    709c:	aa e2       	ldi	r26, 0x2A	; 42
    709e:	b0 e0       	ldi	r27, 0x00	; 0
    70a0:	ea e2       	ldi	r30, 0x2A	; 42
    70a2:	f0 e0       	ldi	r31, 0x00	; 0
    70a4:	80 81       	ld	r24, Z
    70a6:	8b 7f       	andi	r24, 0xFB	; 251
    70a8:	8c 93       	st	X, r24
    70aa:	ab e2       	ldi	r26, 0x2B	; 43
    70ac:	b0 e0       	ldi	r27, 0x00	; 0
    70ae:	eb e2       	ldi	r30, 0x2B	; 43
    70b0:	f0 e0       	ldi	r31, 0x00	; 0
    70b2:	80 81       	ld	r24, Z
    70b4:	84 60       	ori	r24, 0x04	; 4
    70b6:	8c 93       	st	X, r24
    70b8:	3c 91       	ld	r19, X
        Uart_tx_in_pu_on();     // TxD in input + pull up
    70ba:	80 91 c0 06 	lds	r24, 0x06C0
    70be:	88 23       	and	r24, r24
    70c0:	81 f4       	brne	.+32     	; 0x70e2 <uart_set_baudrate+0xe8>
    70c2:	ad e2       	ldi	r26, 0x2D	; 45
    70c4:	b0 e0       	ldi	r27, 0x00	; 0
    70c6:	ed e2       	ldi	r30, 0x2D	; 45
    70c8:	f0 e0       	ldi	r31, 0x00	; 0
    70ca:	80 81       	ld	r24, Z
    70cc:	8d 7f       	andi	r24, 0xFD	; 253
    70ce:	8c 93       	st	X, r24
    70d0:	ae e2       	ldi	r26, 0x2E	; 46
    70d2:	b0 e0       	ldi	r27, 0x00	; 0
    70d4:	ee e2       	ldi	r30, 0x2E	; 46
    70d6:	f0 e0       	ldi	r31, 0x00	; 0
    70d8:	80 81       	ld	r24, Z
    70da:	82 60       	ori	r24, 0x02	; 2
    70dc:	8c 93       	st	X, r24
    70de:	4c 91       	ld	r20, X
    70e0:	0f c0       	rjmp	.+30     	; 0x7100 <uart_set_baudrate+0x106>
    70e2:	aa e2       	ldi	r26, 0x2A	; 42
    70e4:	b0 e0       	ldi	r27, 0x00	; 0
    70e6:	ea e2       	ldi	r30, 0x2A	; 42
    70e8:	f0 e0       	ldi	r31, 0x00	; 0
    70ea:	80 81       	ld	r24, Z
    70ec:	87 7f       	andi	r24, 0xF7	; 247
    70ee:	8c 93       	st	X, r24
    70f0:	ab e2       	ldi	r26, 0x2B	; 43
    70f2:	b0 e0       	ldi	r27, 0x00	; 0
    70f4:	eb e2       	ldi	r30, 0x2B	; 43
    70f6:	f0 e0       	ldi	r31, 0x00	; 0
    70f8:	80 81       	ld	r24, Z
    70fa:	88 60       	ori	r24, 0x08	; 8
    70fc:	8c 93       	st	X, r24
    70fe:	5c 91       	ld	r21, X
        Timer16_clear();        // Flush, Disable and Reset TIMER16
    7100:	80 91 c1 06 	lds	r24, 0x06C1
    7104:	81 30       	cpi	r24, 0x01	; 1
    7106:	41 f5       	brne	.+80     	; 0x7158 <uart_set_baudrate+0x15e>
    7108:	e1 e8       	ldi	r30, 0x81	; 129
    710a:	f0 e0       	ldi	r31, 0x00	; 0
    710c:	10 82       	st	Z, r1
    710e:	e0 e8       	ldi	r30, 0x80	; 128
    7110:	f0 e0       	ldi	r31, 0x00	; 0
    7112:	10 82       	st	Z, r1
    7114:	e2 e8       	ldi	r30, 0x82	; 130
    7116:	f0 e0       	ldi	r31, 0x00	; 0
    7118:	10 82       	st	Z, r1
    711a:	e5 e8       	ldi	r30, 0x85	; 133
    711c:	f0 e0       	ldi	r31, 0x00	; 0
    711e:	10 82       	st	Z, r1
    7120:	e4 e8       	ldi	r30, 0x84	; 132
    7122:	f0 e0       	ldi	r31, 0x00	; 0
    7124:	10 82       	st	Z, r1
    7126:	e9 e8       	ldi	r30, 0x89	; 137
    7128:	f0 e0       	ldi	r31, 0x00	; 0
    712a:	10 82       	st	Z, r1
    712c:	e8 e8       	ldi	r30, 0x88	; 136
    712e:	f0 e0       	ldi	r31, 0x00	; 0
    7130:	10 82       	st	Z, r1
    7132:	eb e8       	ldi	r30, 0x8B	; 139
    7134:	f0 e0       	ldi	r31, 0x00	; 0
    7136:	10 82       	st	Z, r1
    7138:	ea e8       	ldi	r30, 0x8A	; 138
    713a:	f0 e0       	ldi	r31, 0x00	; 0
    713c:	10 82       	st	Z, r1
    713e:	ed e8       	ldi	r30, 0x8D	; 141
    7140:	f0 e0       	ldi	r31, 0x00	; 0
    7142:	10 82       	st	Z, r1
    7144:	ec e8       	ldi	r30, 0x8C	; 140
    7146:	f0 e0       	ldi	r31, 0x00	; 0
    7148:	10 82       	st	Z, r1
    714a:	e7 e8       	ldi	r30, 0x87	; 135
    714c:	f0 e0       	ldi	r31, 0x00	; 0
    714e:	10 82       	st	Z, r1
    7150:	e6 e8       	ldi	r30, 0x86	; 134
    7152:	f0 e0       	ldi	r31, 0x00	; 0
    7154:	10 82       	st	Z, r1
    7156:	27 c0       	rjmp	.+78     	; 0x71a6 <uart_set_baudrate+0x1ac>
    7158:	e1 e9       	ldi	r30, 0x91	; 145
    715a:	f0 e0       	ldi	r31, 0x00	; 0
    715c:	10 82       	st	Z, r1
    715e:	e0 e9       	ldi	r30, 0x90	; 144
    7160:	f0 e0       	ldi	r31, 0x00	; 0
    7162:	10 82       	st	Z, r1
    7164:	e2 e9       	ldi	r30, 0x92	; 146
    7166:	f0 e0       	ldi	r31, 0x00	; 0
    7168:	10 82       	st	Z, r1
    716a:	e5 e9       	ldi	r30, 0x95	; 149
    716c:	f0 e0       	ldi	r31, 0x00	; 0
    716e:	10 82       	st	Z, r1
    7170:	e4 e9       	ldi	r30, 0x94	; 148
    7172:	f0 e0       	ldi	r31, 0x00	; 0
    7174:	10 82       	st	Z, r1
    7176:	e9 e9       	ldi	r30, 0x99	; 153
    7178:	f0 e0       	ldi	r31, 0x00	; 0
    717a:	10 82       	st	Z, r1
    717c:	e8 e9       	ldi	r30, 0x98	; 152
    717e:	f0 e0       	ldi	r31, 0x00	; 0
    7180:	10 82       	st	Z, r1
    7182:	eb e9       	ldi	r30, 0x9B	; 155
    7184:	f0 e0       	ldi	r31, 0x00	; 0
    7186:	10 82       	st	Z, r1
    7188:	ea e9       	ldi	r30, 0x9A	; 154
    718a:	f0 e0       	ldi	r31, 0x00	; 0
    718c:	10 82       	st	Z, r1
    718e:	ed e9       	ldi	r30, 0x9D	; 157
    7190:	f0 e0       	ldi	r31, 0x00	; 0
    7192:	10 82       	st	Z, r1
    7194:	ec e9       	ldi	r30, 0x9C	; 156
    7196:	f0 e0       	ldi	r31, 0x00	; 0
    7198:	10 82       	st	Z, r1
    719a:	e7 e9       	ldi	r30, 0x97	; 151
    719c:	f0 e0       	ldi	r31, 0x00	; 0
    719e:	10 82       	st	Z, r1
    71a0:	e6 e9       	ldi	r30, 0x96	; 150
    71a2:	f0 e0       	ldi	r31, 0x00	; 0
    71a4:	10 82       	st	Z, r1
// processed on all falling edges,  the start of the whole measurement will be
// done from the start of bit 1 (failling edge detection) of the 'U' character.
//
#ifndef SOF_DETECTED        
        // Wait for falling edge of SOF.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    71a6:	0e 94 45 3b 	call	0x768a	; 0x768a <uart_rx_get_3_data>
    71aa:	88 23       	and	r24, r24
    71ac:	e1 f3       	breq	.-8      	; 0x71a6 <uart_set_baudrate+0x1ac>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    71ae:	0e 94 79 3b 	call	0x76f2	; 0x76f2 <uart_rx_get_data>
    71b2:	88 23       	and	r24, r24
    71b4:	e1 f7       	brne	.-8      	; 0x71ae <uart_set_baudrate+0x1b4>

        // SOF Detected => Start Timer
        Timer16_set_clock(TIMER16_CLKIO_BY_1);     
    71b6:	80 91 c1 06 	lds	r24, 0x06C1
    71ba:	81 30       	cpi	r24, 0x01	; 1
    71bc:	51 f4       	brne	.+20     	; 0x71d2 <uart_set_baudrate+0x1d8>
    71be:	a1 e8       	ldi	r26, 0x81	; 129
    71c0:	b0 e0       	ldi	r27, 0x00	; 0
    71c2:	e1 e8       	ldi	r30, 0x81	; 129
    71c4:	f0 e0       	ldi	r31, 0x00	; 0
    71c6:	80 81       	ld	r24, Z
    71c8:	88 7f       	andi	r24, 0xF8	; 248
    71ca:	81 60       	ori	r24, 0x01	; 1
    71cc:	8c 93       	st	X, r24
    71ce:	8c 91       	ld	r24, X
    71d0:	09 c0       	rjmp	.+18     	; 0x71e4 <uart_set_baudrate+0x1ea>
    71d2:	a1 e9       	ldi	r26, 0x91	; 145
    71d4:	b0 e0       	ldi	r27, 0x00	; 0
    71d6:	e1 e9       	ldi	r30, 0x91	; 145
    71d8:	f0 e0       	ldi	r31, 0x00	; 0
    71da:	80 81       	ld	r24, Z
    71dc:	88 7f       	andi	r24, 0xF8	; 248
    71de:	81 60       	ori	r24, 0x01	; 1
    71e0:	8c 93       	st	X, r24
    71e2:	2c 91       	ld	r18, X

        // SOF + bit[0] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    71e4:	0e 94 45 3b 	call	0x768a	; 0x768a <uart_rx_get_3_data>
    71e8:	88 23       	and	r24, r24
    71ea:	e1 f3       	breq	.-8      	; 0x71e4 <uart_set_baudrate+0x1ea>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    71ec:	0e 94 79 3b 	call	0x76f2	; 0x76f2 <uart_rx_get_data>
    71f0:	88 23       	and	r24, r24
    71f2:	e1 f7       	brne	.-8      	; 0x71ec <uart_set_baudrate+0x1f2>
        //t_meas_0 = TCNT3;
        t_meas_0  =  Timer16_get_counter_low();
    71f4:	80 91 c1 06 	lds	r24, 0x06C1
    71f8:	81 30       	cpi	r24, 0x01	; 1
    71fa:	29 f4       	brne	.+10     	; 0x7206 <uart_set_baudrate+0x20c>
    71fc:	e4 e8       	ldi	r30, 0x84	; 132
    71fe:	f0 e0       	ldi	r31, 0x00	; 0
    7200:	30 81       	ld	r19, Z
    7202:	38 a7       	std	Y+40, r19	; 0x28
    7204:	04 c0       	rjmp	.+8      	; 0x720e <uart_set_baudrate+0x214>
    7206:	e4 e9       	ldi	r30, 0x94	; 148
    7208:	f0 e0       	ldi	r31, 0x00	; 0
    720a:	40 81       	ld	r20, Z
    720c:	48 a7       	std	Y+40, r20	; 0x28
    720e:	58 a5       	ldd	r21, Y+40	; 0x28
    7210:	85 2f       	mov	r24, r21
    7212:	90 e0       	ldi	r25, 0x00	; 0
    7214:	9e 87       	std	Y+14, r25	; 0x0e
    7216:	8d 87       	std	Y+13, r24	; 0x0d
        t_meas_0 |= (Timer16_get_counter_high() << 8 );
    7218:	80 91 c1 06 	lds	r24, 0x06C1
    721c:	81 30       	cpi	r24, 0x01	; 1
    721e:	51 f4       	brne	.+20     	; 0x7234 <uart_set_baudrate+0x23a>
    7220:	e5 e8       	ldi	r30, 0x85	; 133
    7222:	f0 e0       	ldi	r31, 0x00	; 0
    7224:	80 81       	ld	r24, Z
    7226:	88 2f       	mov	r24, r24
    7228:	90 e0       	ldi	r25, 0x00	; 0
    722a:	38 2f       	mov	r19, r24
    722c:	22 27       	eor	r18, r18
    722e:	3f a3       	std	Y+39, r19	; 0x27
    7230:	2e a3       	std	Y+38, r18	; 0x26
    7232:	09 c0       	rjmp	.+18     	; 0x7246 <uart_set_baudrate+0x24c>
    7234:	e5 e9       	ldi	r30, 0x95	; 149
    7236:	f0 e0       	ldi	r31, 0x00	; 0
    7238:	80 81       	ld	r24, Z
    723a:	88 2f       	mov	r24, r24
    723c:	90 e0       	ldi	r25, 0x00	; 0
    723e:	58 2f       	mov	r21, r24
    7240:	44 27       	eor	r20, r20
    7242:	5f a3       	std	Y+39, r21	; 0x27
    7244:	4e a3       	std	Y+38, r20	; 0x26
    7246:	8d 85       	ldd	r24, Y+13	; 0x0d
    7248:	9e 85       	ldd	r25, Y+14	; 0x0e
    724a:	2e a1       	ldd	r18, Y+38	; 0x26
    724c:	3f a1       	ldd	r19, Y+39	; 0x27
    724e:	82 2b       	or	r24, r18
    7250:	93 2b       	or	r25, r19
    7252:	9e 87       	std	Y+14, r25	; 0x0e
    7254:	8d 87       	std	Y+13, r24	; 0x0d

        // SOF + bit[0:2] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    7256:	0e 94 45 3b 	call	0x768a	; 0x768a <uart_rx_get_3_data>
    725a:	88 23       	and	r24, r24
    725c:	e1 f3       	breq	.-8      	; 0x7256 <uart_set_baudrate+0x25c>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    725e:	0e 94 79 3b 	call	0x76f2	; 0x76f2 <uart_rx_get_data>
    7262:	88 23       	and	r24, r24
    7264:	e1 f7       	brne	.-8      	; 0x725e <uart_set_baudrate+0x264>
        t_meas_1  =  Timer16_get_counter_low();
    7266:	80 91 c1 06 	lds	r24, 0x06C1
    726a:	81 30       	cpi	r24, 0x01	; 1
    726c:	29 f4       	brne	.+10     	; 0x7278 <uart_set_baudrate+0x27e>
    726e:	e4 e8       	ldi	r30, 0x84	; 132
    7270:	f0 e0       	ldi	r31, 0x00	; 0
    7272:	30 81       	ld	r19, Z
    7274:	3d a3       	std	Y+37, r19	; 0x25
    7276:	04 c0       	rjmp	.+8      	; 0x7280 <uart_set_baudrate+0x286>
    7278:	e4 e9       	ldi	r30, 0x94	; 148
    727a:	f0 e0       	ldi	r31, 0x00	; 0
    727c:	40 81       	ld	r20, Z
    727e:	4d a3       	std	Y+37, r20	; 0x25
    7280:	5d a1       	ldd	r21, Y+37	; 0x25
    7282:	85 2f       	mov	r24, r21
    7284:	90 e0       	ldi	r25, 0x00	; 0
    7286:	9c 87       	std	Y+12, r25	; 0x0c
    7288:	8b 87       	std	Y+11, r24	; 0x0b
        t_meas_1 |= (Timer16_get_counter_high() << 8 );
    728a:	80 91 c1 06 	lds	r24, 0x06C1
    728e:	81 30       	cpi	r24, 0x01	; 1
    7290:	51 f4       	brne	.+20     	; 0x72a6 <uart_set_baudrate+0x2ac>
    7292:	e5 e8       	ldi	r30, 0x85	; 133
    7294:	f0 e0       	ldi	r31, 0x00	; 0
    7296:	80 81       	ld	r24, Z
    7298:	88 2f       	mov	r24, r24
    729a:	90 e0       	ldi	r25, 0x00	; 0
    729c:	38 2f       	mov	r19, r24
    729e:	22 27       	eor	r18, r18
    72a0:	3c a3       	std	Y+36, r19	; 0x24
    72a2:	2b a3       	std	Y+35, r18	; 0x23
    72a4:	09 c0       	rjmp	.+18     	; 0x72b8 <uart_set_baudrate+0x2be>
    72a6:	e5 e9       	ldi	r30, 0x95	; 149
    72a8:	f0 e0       	ldi	r31, 0x00	; 0
    72aa:	80 81       	ld	r24, Z
    72ac:	88 2f       	mov	r24, r24
    72ae:	90 e0       	ldi	r25, 0x00	; 0
    72b0:	58 2f       	mov	r21, r24
    72b2:	44 27       	eor	r20, r20
    72b4:	5c a3       	std	Y+36, r21	; 0x24
    72b6:	4b a3       	std	Y+35, r20	; 0x23
    72b8:	8b 85       	ldd	r24, Y+11	; 0x0b
    72ba:	9c 85       	ldd	r25, Y+12	; 0x0c
    72bc:	2b a1       	ldd	r18, Y+35	; 0x23
    72be:	3c a1       	ldd	r19, Y+36	; 0x24
    72c0:	82 2b       	or	r24, r18
    72c2:	93 2b       	or	r25, r19
    72c4:	9c 87       	std	Y+12, r25	; 0x0c
    72c6:	8b 87       	std	Y+11, r24	; 0x0b

        // SOF + bit[0:4] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    72c8:	0e 94 45 3b 	call	0x768a	; 0x768a <uart_rx_get_3_data>
    72cc:	88 23       	and	r24, r24
    72ce:	e1 f3       	breq	.-8      	; 0x72c8 <uart_set_baudrate+0x2ce>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    72d0:	0e 94 79 3b 	call	0x76f2	; 0x76f2 <uart_rx_get_data>
    72d4:	88 23       	and	r24, r24
    72d6:	e1 f7       	brne	.-8      	; 0x72d0 <uart_set_baudrate+0x2d6>
        t_meas_2  =  Timer16_get_counter_low();
    72d8:	80 91 c1 06 	lds	r24, 0x06C1
    72dc:	81 30       	cpi	r24, 0x01	; 1
    72de:	29 f4       	brne	.+10     	; 0x72ea <uart_set_baudrate+0x2f0>
    72e0:	e4 e8       	ldi	r30, 0x84	; 132
    72e2:	f0 e0       	ldi	r31, 0x00	; 0
    72e4:	30 81       	ld	r19, Z
    72e6:	3a a3       	std	Y+34, r19	; 0x22
    72e8:	04 c0       	rjmp	.+8      	; 0x72f2 <uart_set_baudrate+0x2f8>
    72ea:	e4 e9       	ldi	r30, 0x94	; 148
    72ec:	f0 e0       	ldi	r31, 0x00	; 0
    72ee:	40 81       	ld	r20, Z
    72f0:	4a a3       	std	Y+34, r20	; 0x22
    72f2:	5a a1       	ldd	r21, Y+34	; 0x22
    72f4:	85 2f       	mov	r24, r21
    72f6:	90 e0       	ldi	r25, 0x00	; 0
    72f8:	9a 87       	std	Y+10, r25	; 0x0a
    72fa:	89 87       	std	Y+9, r24	; 0x09
        t_meas_2 |= (Timer16_get_counter_high() << 8 );
    72fc:	80 91 c1 06 	lds	r24, 0x06C1
    7300:	81 30       	cpi	r24, 0x01	; 1
    7302:	51 f4       	brne	.+20     	; 0x7318 <uart_set_baudrate+0x31e>
    7304:	e5 e8       	ldi	r30, 0x85	; 133
    7306:	f0 e0       	ldi	r31, 0x00	; 0
    7308:	80 81       	ld	r24, Z
    730a:	88 2f       	mov	r24, r24
    730c:	90 e0       	ldi	r25, 0x00	; 0
    730e:	38 2f       	mov	r19, r24
    7310:	22 27       	eor	r18, r18
    7312:	39 a3       	std	Y+33, r19	; 0x21
    7314:	28 a3       	std	Y+32, r18	; 0x20
    7316:	09 c0       	rjmp	.+18     	; 0x732a <uart_set_baudrate+0x330>
    7318:	e5 e9       	ldi	r30, 0x95	; 149
    731a:	f0 e0       	ldi	r31, 0x00	; 0
    731c:	80 81       	ld	r24, Z
    731e:	88 2f       	mov	r24, r24
    7320:	90 e0       	ldi	r25, 0x00	; 0
    7322:	58 2f       	mov	r21, r24
    7324:	44 27       	eor	r20, r20
    7326:	59 a3       	std	Y+33, r21	; 0x21
    7328:	48 a3       	std	Y+32, r20	; 0x20
    732a:	89 85       	ldd	r24, Y+9	; 0x09
    732c:	9a 85       	ldd	r25, Y+10	; 0x0a
    732e:	28 a1       	ldd	r18, Y+32	; 0x20
    7330:	39 a1       	ldd	r19, Y+33	; 0x21
    7332:	82 2b       	or	r24, r18
    7334:	93 2b       	or	r25, r19
    7336:	9a 87       	std	Y+10, r25	; 0x0a
    7338:	89 87       	std	Y+9, r24	; 0x09

        // SOF + bit[0:6] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    733a:	0e 94 45 3b 	call	0x768a	; 0x768a <uart_rx_get_3_data>
    733e:	88 23       	and	r24, r24
    7340:	e1 f3       	breq	.-8      	; 0x733a <uart_set_baudrate+0x340>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    7342:	0e 94 79 3b 	call	0x76f2	; 0x76f2 <uart_rx_get_data>
    7346:	88 23       	and	r24, r24
    7348:	e1 f7       	brne	.-8      	; 0x7342 <uart_set_baudrate+0x348>
        t_meas_3  =  Timer16_get_counter_low();
    734a:	80 91 c1 06 	lds	r24, 0x06C1
    734e:	81 30       	cpi	r24, 0x01	; 1
    7350:	29 f4       	brne	.+10     	; 0x735c <uart_set_baudrate+0x362>
    7352:	e4 e8       	ldi	r30, 0x84	; 132
    7354:	f0 e0       	ldi	r31, 0x00	; 0
    7356:	30 81       	ld	r19, Z
    7358:	3f 8f       	std	Y+31, r19	; 0x1f
    735a:	04 c0       	rjmp	.+8      	; 0x7364 <uart_set_baudrate+0x36a>
    735c:	e4 e9       	ldi	r30, 0x94	; 148
    735e:	f0 e0       	ldi	r31, 0x00	; 0
    7360:	40 81       	ld	r20, Z
    7362:	4f 8f       	std	Y+31, r20	; 0x1f
    7364:	5f 8d       	ldd	r21, Y+31	; 0x1f
    7366:	85 2f       	mov	r24, r21
    7368:	90 e0       	ldi	r25, 0x00	; 0
    736a:	98 87       	std	Y+8, r25	; 0x08
    736c:	8f 83       	std	Y+7, r24	; 0x07
        t_meas_3 |= (Timer16_get_counter_high() << 8 );
    736e:	80 91 c1 06 	lds	r24, 0x06C1
    7372:	81 30       	cpi	r24, 0x01	; 1
    7374:	51 f4       	brne	.+20     	; 0x738a <uart_set_baudrate+0x390>
    7376:	e5 e8       	ldi	r30, 0x85	; 133
    7378:	f0 e0       	ldi	r31, 0x00	; 0
    737a:	80 81       	ld	r24, Z
    737c:	88 2f       	mov	r24, r24
    737e:	90 e0       	ldi	r25, 0x00	; 0
    7380:	38 2f       	mov	r19, r24
    7382:	22 27       	eor	r18, r18
    7384:	3e 8f       	std	Y+30, r19	; 0x1e
    7386:	2d 8f       	std	Y+29, r18	; 0x1d
    7388:	09 c0       	rjmp	.+18     	; 0x739c <uart_set_baudrate+0x3a2>
    738a:	e5 e9       	ldi	r30, 0x95	; 149
    738c:	f0 e0       	ldi	r31, 0x00	; 0
    738e:	80 81       	ld	r24, Z
    7390:	88 2f       	mov	r24, r24
    7392:	90 e0       	ldi	r25, 0x00	; 0
    7394:	58 2f       	mov	r21, r24
    7396:	44 27       	eor	r20, r20
    7398:	5e 8f       	std	Y+30, r21	; 0x1e
    739a:	4d 8f       	std	Y+29, r20	; 0x1d
    739c:	8f 81       	ldd	r24, Y+7	; 0x07
    739e:	98 85       	ldd	r25, Y+8	; 0x08
    73a0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    73a2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    73a4:	82 2b       	or	r24, r18
    73a6:	93 2b       	or	r25, r19
    73a8:	98 87       	std	Y+8, r25	; 0x08
    73aa:	8f 83       	std	Y+7, r24	; 0x07

        // SOF + bit[0:7] Measurement. Only 1 read because looking for _/ edge.
        while (uart_rx_get_data()   == 0);  // Wait for RxD=1
    73ac:	0e 94 79 3b 	call	0x76f2	; 0x76f2 <uart_rx_get_data>
    73b0:	88 23       	and	r24, r24
    73b2:	e1 f3       	breq	.-8      	; 0x73ac <uart_set_baudrate+0x3b2>
        t_meas_4  =  Timer16_get_counter_low();
    73b4:	80 91 c1 06 	lds	r24, 0x06C1
    73b8:	81 30       	cpi	r24, 0x01	; 1
    73ba:	29 f4       	brne	.+10     	; 0x73c6 <uart_set_baudrate+0x3cc>
    73bc:	e4 e8       	ldi	r30, 0x84	; 132
    73be:	f0 e0       	ldi	r31, 0x00	; 0
    73c0:	30 81       	ld	r19, Z
    73c2:	3c 8f       	std	Y+28, r19	; 0x1c
    73c4:	04 c0       	rjmp	.+8      	; 0x73ce <uart_set_baudrate+0x3d4>
    73c6:	e4 e9       	ldi	r30, 0x94	; 148
    73c8:	f0 e0       	ldi	r31, 0x00	; 0
    73ca:	40 81       	ld	r20, Z
    73cc:	4c 8f       	std	Y+28, r20	; 0x1c
    73ce:	5c 8d       	ldd	r21, Y+28	; 0x1c
    73d0:	85 2f       	mov	r24, r21
    73d2:	90 e0       	ldi	r25, 0x00	; 0
    73d4:	9e 83       	std	Y+6, r25	; 0x06
    73d6:	8d 83       	std	Y+5, r24	; 0x05
        t_meas_4 |= (Timer16_get_counter_high() << 8 );
    73d8:	80 91 c1 06 	lds	r24, 0x06C1
    73dc:	81 30       	cpi	r24, 0x01	; 1
    73de:	51 f4       	brne	.+20     	; 0x73f4 <uart_set_baudrate+0x3fa>
    73e0:	e5 e8       	ldi	r30, 0x85	; 133
    73e2:	f0 e0       	ldi	r31, 0x00	; 0
    73e4:	80 81       	ld	r24, Z
    73e6:	88 2f       	mov	r24, r24
    73e8:	90 e0       	ldi	r25, 0x00	; 0
    73ea:	38 2f       	mov	r19, r24
    73ec:	22 27       	eor	r18, r18
    73ee:	3b 8f       	std	Y+27, r19	; 0x1b
    73f0:	2a 8f       	std	Y+26, r18	; 0x1a
    73f2:	09 c0       	rjmp	.+18     	; 0x7406 <uart_set_baudrate+0x40c>
    73f4:	e5 e9       	ldi	r30, 0x95	; 149
    73f6:	f0 e0       	ldi	r31, 0x00	; 0
    73f8:	80 81       	ld	r24, Z
    73fa:	88 2f       	mov	r24, r24
    73fc:	90 e0       	ldi	r25, 0x00	; 0
    73fe:	58 2f       	mov	r21, r24
    7400:	44 27       	eor	r20, r20
    7402:	5b 8f       	std	Y+27, r21	; 0x1b
    7404:	4a 8f       	std	Y+26, r20	; 0x1a
    7406:	8d 81       	ldd	r24, Y+5	; 0x05
    7408:	9e 81       	ldd	r25, Y+6	; 0x06
    740a:	2a 8d       	ldd	r18, Y+26	; 0x1a
    740c:	3b 8d       	ldd	r19, Y+27	; 0x1b
    740e:	82 2b       	or	r24, r18
    7410:	93 2b       	or	r25, r19
    7412:	9e 83       	std	Y+6, r25	; 0x06
    7414:	8d 83       	std	Y+5, r24	; 0x05

        // End of Frame
        Timer16_off();
    7416:	80 91 c1 06 	lds	r24, 0x06C1
    741a:	81 30       	cpi	r24, 0x01	; 1
    741c:	49 f4       	brne	.+18     	; 0x7430 <uart_set_baudrate+0x436>
    741e:	a1 e8       	ldi	r26, 0x81	; 129
    7420:	b0 e0       	ldi	r27, 0x00	; 0
    7422:	e1 e8       	ldi	r30, 0x81	; 129
    7424:	f0 e0       	ldi	r31, 0x00	; 0
    7426:	80 81       	ld	r24, Z
    7428:	88 7f       	andi	r24, 0xF8	; 248
    742a:	8c 93       	st	X, r24
    742c:	3c 91       	ld	r19, X
    742e:	08 c0       	rjmp	.+16     	; 0x7440 <uart_set_baudrate+0x446>
    7430:	a1 e9       	ldi	r26, 0x91	; 145
    7432:	b0 e0       	ldi	r27, 0x00	; 0
    7434:	e1 e9       	ldi	r30, 0x91	; 145
    7436:	f0 e0       	ldi	r31, 0x00	; 0
    7438:	80 81       	ld	r24, Z
    743a:	88 7f       	andi	r24, 0xF8	; 248
    743c:	8c 93       	st	X, r24
    743e:	4c 91       	ld	r20, X
        Uart_rx_in_pu_off();     // RxD in input no pull-up
    7440:	80 91 c0 06 	lds	r24, 0x06C0
    7444:	88 23       	and	r24, r24
    7446:	81 f4       	brne	.+32     	; 0x7468 <uart_set_baudrate+0x46e>
    7448:	ad e2       	ldi	r26, 0x2D	; 45
    744a:	b0 e0       	ldi	r27, 0x00	; 0
    744c:	ed e2       	ldi	r30, 0x2D	; 45
    744e:	f0 e0       	ldi	r31, 0x00	; 0
    7450:	80 81       	ld	r24, Z
    7452:	8e 7f       	andi	r24, 0xFE	; 254
    7454:	8c 93       	st	X, r24
    7456:	ae e2       	ldi	r26, 0x2E	; 46
    7458:	b0 e0       	ldi	r27, 0x00	; 0
    745a:	ee e2       	ldi	r30, 0x2E	; 46
    745c:	f0 e0       	ldi	r31, 0x00	; 0
    745e:	80 81       	ld	r24, Z
    7460:	8e 7f       	andi	r24, 0xFE	; 254
    7462:	8c 93       	st	X, r24
    7464:	5c 91       	ld	r21, X
    7466:	0f c0       	rjmp	.+30     	; 0x7486 <uart_set_baudrate+0x48c>
    7468:	aa e2       	ldi	r26, 0x2A	; 42
    746a:	b0 e0       	ldi	r27, 0x00	; 0
    746c:	ea e2       	ldi	r30, 0x2A	; 42
    746e:	f0 e0       	ldi	r31, 0x00	; 0
    7470:	80 81       	ld	r24, Z
    7472:	8b 7f       	andi	r24, 0xFB	; 251
    7474:	8c 93       	st	X, r24
    7476:	ab e2       	ldi	r26, 0x2B	; 43
    7478:	b0 e0       	ldi	r27, 0x00	; 0
    747a:	eb e2       	ldi	r30, 0x2B	; 43
    747c:	f0 e0       	ldi	r31, 0x00	; 0
    747e:	80 81       	ld	r24, Z
    7480:	8b 7f       	andi	r24, 0xFB	; 251
    7482:	8c 93       	st	X, r24
    7484:	8c 91       	ld	r24, X
        Uart_tx_in_pu_off();     // TxD in input no pull-up
    7486:	80 91 c0 06 	lds	r24, 0x06C0
    748a:	88 23       	and	r24, r24
    748c:	81 f4       	brne	.+32     	; 0x74ae <uart_set_baudrate+0x4b4>
    748e:	ad e2       	ldi	r26, 0x2D	; 45
    7490:	b0 e0       	ldi	r27, 0x00	; 0
    7492:	ed e2       	ldi	r30, 0x2D	; 45
    7494:	f0 e0       	ldi	r31, 0x00	; 0
    7496:	80 81       	ld	r24, Z
    7498:	8d 7f       	andi	r24, 0xFD	; 253
    749a:	8c 93       	st	X, r24
    749c:	ae e2       	ldi	r26, 0x2E	; 46
    749e:	b0 e0       	ldi	r27, 0x00	; 0
    74a0:	ee e2       	ldi	r30, 0x2E	; 46
    74a2:	f0 e0       	ldi	r31, 0x00	; 0
    74a4:	80 81       	ld	r24, Z
    74a6:	8d 7f       	andi	r24, 0xFD	; 253
    74a8:	8c 93       	st	X, r24
    74aa:	2c 91       	ld	r18, X
    74ac:	0f c0       	rjmp	.+30     	; 0x74cc <uart_set_baudrate+0x4d2>
    74ae:	aa e2       	ldi	r26, 0x2A	; 42
    74b0:	b0 e0       	ldi	r27, 0x00	; 0
    74b2:	ea e2       	ldi	r30, 0x2A	; 42
    74b4:	f0 e0       	ldi	r31, 0x00	; 0
    74b6:	80 81       	ld	r24, Z
    74b8:	87 7f       	andi	r24, 0xF7	; 247
    74ba:	8c 93       	st	X, r24
    74bc:	ab e2       	ldi	r26, 0x2B	; 43
    74be:	b0 e0       	ldi	r27, 0x00	; 0
    74c0:	eb e2       	ldi	r30, 0x2B	; 43
    74c2:	f0 e0       	ldi	r31, 0x00	; 0
    74c4:	80 81       	ld	r24, Z
    74c6:	87 7f       	andi	r24, 0xF7	; 247
    74c8:	8c 93       	st	X, r24
    74ca:	3c 91       	ld	r19, X

        // 1-bit (last bit) measurement
        t_meas_4 = t_meas_4 - t_meas_3;       // Bit[7]   length
    74cc:	2d 81       	ldd	r18, Y+5	; 0x05
    74ce:	3e 81       	ldd	r19, Y+6	; 0x06
    74d0:	8f 81       	ldd	r24, Y+7	; 0x07
    74d2:	98 85       	ldd	r25, Y+8	; 0x08
    74d4:	a9 01       	movw	r20, r18
    74d6:	48 1b       	sub	r20, r24
    74d8:	59 0b       	sbc	r21, r25
    74da:	ca 01       	movw	r24, r20
    74dc:	9e 83       	std	Y+6, r25	; 0x06
    74de:	8d 83       	std	Y+5, r24	; 0x05
        // 2-bit measurements
        t_meas_3 = t_meas_3 - t_meas_2;       // Bit[5:6] length
    74e0:	2f 81       	ldd	r18, Y+7	; 0x07
    74e2:	38 85       	ldd	r19, Y+8	; 0x08
    74e4:	89 85       	ldd	r24, Y+9	; 0x09
    74e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    74e8:	a9 01       	movw	r20, r18
    74ea:	48 1b       	sub	r20, r24
    74ec:	59 0b       	sbc	r21, r25
    74ee:	ca 01       	movw	r24, r20
    74f0:	98 87       	std	Y+8, r25	; 0x08
    74f2:	8f 83       	std	Y+7, r24	; 0x07
        t_meas_2 = t_meas_2 - t_meas_1;       // Bit[3:4] length
    74f4:	29 85       	ldd	r18, Y+9	; 0x09
    74f6:	3a 85       	ldd	r19, Y+10	; 0x0a
    74f8:	8b 85       	ldd	r24, Y+11	; 0x0b
    74fa:	9c 85       	ldd	r25, Y+12	; 0x0c
    74fc:	a9 01       	movw	r20, r18
    74fe:	48 1b       	sub	r20, r24
    7500:	59 0b       	sbc	r21, r25
    7502:	ca 01       	movw	r24, r20
    7504:	9a 87       	std	Y+10, r25	; 0x0a
    7506:	89 87       	std	Y+9, r24	; 0x09
        t_meas_1 = t_meas_1 - t_meas_0;       // Bit[1:2] length
    7508:	2b 85       	ldd	r18, Y+11	; 0x0b
    750a:	3c 85       	ldd	r19, Y+12	; 0x0c
    750c:	8d 85       	ldd	r24, Y+13	; 0x0d
    750e:	9e 85       	ldd	r25, Y+14	; 0x0e
    7510:	a9 01       	movw	r20, r18
    7512:	48 1b       	sub	r20, r24
    7514:	59 0b       	sbc	r21, r25
    7516:	ca 01       	movw	r24, r20
    7518:	9c 87       	std	Y+12, r25	; 0x0c
    751a:	8b 87       	std	Y+11, r24	; 0x0b
        // t_meas_0 is already 2-bit length, SOF + bit[0] length

        // Verification if each couple of bits has an length error
        // less than 1/4 (2*1/8) of Bit[7] length
        t_min =  (2* t_meas_4) - (t_meas_4 >> 2);
    751c:	8d 81       	ldd	r24, Y+5	; 0x05
    751e:	9e 81       	ldd	r25, Y+6	; 0x06
    7520:	9c 01       	movw	r18, r24
    7522:	22 0f       	add	r18, r18
    7524:	33 1f       	adc	r19, r19
    7526:	8d 81       	ldd	r24, Y+5	; 0x05
    7528:	9e 81       	ldd	r25, Y+6	; 0x06
    752a:	96 95       	lsr	r25
    752c:	87 95       	ror	r24
    752e:	96 95       	lsr	r25
    7530:	87 95       	ror	r24
    7532:	a9 01       	movw	r20, r18
    7534:	48 1b       	sub	r20, r24
    7536:	59 0b       	sbc	r21, r25
    7538:	ca 01       	movw	r24, r20
    753a:	9c 83       	std	Y+4, r25	; 0x04
    753c:	8b 83       	std	Y+3, r24	; 0x03
        t_max =  (2* t_meas_4) + (t_meas_4 >> 2);
    753e:	8d 81       	ldd	r24, Y+5	; 0x05
    7540:	9e 81       	ldd	r25, Y+6	; 0x06
    7542:	9c 01       	movw	r18, r24
    7544:	22 0f       	add	r18, r18
    7546:	33 1f       	adc	r19, r19
    7548:	8d 81       	ldd	r24, Y+5	; 0x05
    754a:	9e 81       	ldd	r25, Y+6	; 0x06
    754c:	96 95       	lsr	r25
    754e:	87 95       	ror	r24
    7550:	96 95       	lsr	r25
    7552:	87 95       	ror	r24
    7554:	82 0f       	add	r24, r18
    7556:	93 1f       	adc	r25, r19
    7558:	9a 83       	std	Y+2, r25	; 0x02
    755a:	89 83       	std	Y+1, r24	; 0x01
        if ((t_meas_0 > t_max) || (t_meas_0 < t_min)) return 0;
    755c:	2d 85       	ldd	r18, Y+13	; 0x0d
    755e:	3e 85       	ldd	r19, Y+14	; 0x0e
    7560:	89 81       	ldd	r24, Y+1	; 0x01
    7562:	9a 81       	ldd	r25, Y+2	; 0x02
    7564:	82 17       	cp	r24, r18
    7566:	93 07       	cpc	r25, r19
    7568:	38 f0       	brcs	.+14     	; 0x7578 <uart_set_baudrate+0x57e>
    756a:	2d 85       	ldd	r18, Y+13	; 0x0d
    756c:	3e 85       	ldd	r19, Y+14	; 0x0e
    756e:	8b 81       	ldd	r24, Y+3	; 0x03
    7570:	9c 81       	ldd	r25, Y+4	; 0x04
    7572:	28 17       	cp	r18, r24
    7574:	39 07       	cpc	r19, r25
    7576:	10 f4       	brcc	.+4      	; 0x757c <uart_set_baudrate+0x582>
    7578:	1b 8a       	std	Y+19, r1	; 0x13
    757a:	7d c0       	rjmp	.+250    	; 0x7676 <uart_set_baudrate+0x67c>
        if ((t_meas_1 > t_max) || (t_meas_1 < t_min)) return 0;
    757c:	2b 85       	ldd	r18, Y+11	; 0x0b
    757e:	3c 85       	ldd	r19, Y+12	; 0x0c
    7580:	89 81       	ldd	r24, Y+1	; 0x01
    7582:	9a 81       	ldd	r25, Y+2	; 0x02
    7584:	82 17       	cp	r24, r18
    7586:	93 07       	cpc	r25, r19
    7588:	38 f0       	brcs	.+14     	; 0x7598 <uart_set_baudrate+0x59e>
    758a:	2b 85       	ldd	r18, Y+11	; 0x0b
    758c:	3c 85       	ldd	r19, Y+12	; 0x0c
    758e:	8b 81       	ldd	r24, Y+3	; 0x03
    7590:	9c 81       	ldd	r25, Y+4	; 0x04
    7592:	28 17       	cp	r18, r24
    7594:	39 07       	cpc	r19, r25
    7596:	10 f4       	brcc	.+4      	; 0x759c <uart_set_baudrate+0x5a2>
    7598:	1b 8a       	std	Y+19, r1	; 0x13
    759a:	6d c0       	rjmp	.+218    	; 0x7676 <uart_set_baudrate+0x67c>
        if ((t_meas_2 > t_max) || (t_meas_2 < t_min)) return 0;
    759c:	29 85       	ldd	r18, Y+9	; 0x09
    759e:	3a 85       	ldd	r19, Y+10	; 0x0a
    75a0:	89 81       	ldd	r24, Y+1	; 0x01
    75a2:	9a 81       	ldd	r25, Y+2	; 0x02
    75a4:	82 17       	cp	r24, r18
    75a6:	93 07       	cpc	r25, r19
    75a8:	38 f0       	brcs	.+14     	; 0x75b8 <uart_set_baudrate+0x5be>
    75aa:	29 85       	ldd	r18, Y+9	; 0x09
    75ac:	3a 85       	ldd	r19, Y+10	; 0x0a
    75ae:	8b 81       	ldd	r24, Y+3	; 0x03
    75b0:	9c 81       	ldd	r25, Y+4	; 0x04
    75b2:	28 17       	cp	r18, r24
    75b4:	39 07       	cpc	r19, r25
    75b6:	10 f4       	brcc	.+4      	; 0x75bc <uart_set_baudrate+0x5c2>
    75b8:	1b 8a       	std	Y+19, r1	; 0x13
    75ba:	5d c0       	rjmp	.+186    	; 0x7676 <uart_set_baudrate+0x67c>
        if ((t_meas_3 > t_max) || (t_meas_3 < t_min)) return 0;
    75bc:	2f 81       	ldd	r18, Y+7	; 0x07
    75be:	38 85       	ldd	r19, Y+8	; 0x08
    75c0:	89 81       	ldd	r24, Y+1	; 0x01
    75c2:	9a 81       	ldd	r25, Y+2	; 0x02
    75c4:	82 17       	cp	r24, r18
    75c6:	93 07       	cpc	r25, r19
    75c8:	38 f0       	brcs	.+14     	; 0x75d8 <uart_set_baudrate+0x5de>
    75ca:	2f 81       	ldd	r18, Y+7	; 0x07
    75cc:	38 85       	ldd	r19, Y+8	; 0x08
    75ce:	8b 81       	ldd	r24, Y+3	; 0x03
    75d0:	9c 81       	ldd	r25, Y+4	; 0x04
    75d2:	28 17       	cp	r18, r24
    75d4:	39 07       	cpc	r19, r25
    75d6:	10 f4       	brcc	.+4      	; 0x75dc <uart_set_baudrate+0x5e2>
    75d8:	1b 8a       	std	Y+19, r1	; 0x13
    75da:	4d c0       	rjmp	.+154    	; 0x7676 <uart_set_baudrate+0x67c>

        // UBRRN Value (rounded to nearest division) with U2Xn=1
        t_meas_4  = (((((t_meas_0 + t_meas_1 + t_meas_2 + t_meas_3 ) << 1) >> 6) + 1) >> 1) - 1;
    75dc:	2d 85       	ldd	r18, Y+13	; 0x0d
    75de:	3e 85       	ldd	r19, Y+14	; 0x0e
    75e0:	8b 85       	ldd	r24, Y+11	; 0x0b
    75e2:	9c 85       	ldd	r25, Y+12	; 0x0c
    75e4:	28 0f       	add	r18, r24
    75e6:	39 1f       	adc	r19, r25
    75e8:	89 85       	ldd	r24, Y+9	; 0x09
    75ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    75ec:	28 0f       	add	r18, r24
    75ee:	39 1f       	adc	r19, r25
    75f0:	8f 81       	ldd	r24, Y+7	; 0x07
    75f2:	98 85       	ldd	r25, Y+8	; 0x08
    75f4:	82 0f       	add	r24, r18
    75f6:	93 1f       	adc	r25, r19
    75f8:	88 0f       	add	r24, r24
    75fa:	99 1f       	adc	r25, r25
    75fc:	00 24       	eor	r0, r0
    75fe:	88 0f       	add	r24, r24
    7600:	99 1f       	adc	r25, r25
    7602:	00 1c       	adc	r0, r0
    7604:	88 0f       	add	r24, r24
    7606:	99 1f       	adc	r25, r25
    7608:	00 1c       	adc	r0, r0
    760a:	89 2f       	mov	r24, r25
    760c:	90 2d       	mov	r25, r0
    760e:	01 96       	adiw	r24, 0x01	; 1
    7610:	96 95       	lsr	r25
    7612:	87 95       	ror	r24
    7614:	01 97       	sbiw	r24, 0x01	; 1
    7616:	9e 83       	std	Y+6, r25	; 0x06
    7618:	8d 83       	std	Y+5, r24	; 0x05
    #elif (USE_UART ==  UART_1)
        UBRR1H  = (U8)((t_meas_4)>>8);
        UBRR1L  = (U8) (t_meas_4)    ;
        UCSR1A |=  (1<<U2X1);
    #elif (USE_UART ==  BOTH_UART)
        if (uart_selected == UART_0)
    761a:	80 91 c0 06 	lds	r24, 0x06C0
    761e:	88 23       	and	r24, r24
    7620:	91 f4       	brne	.+36     	; 0x7646 <uart_set_baudrate+0x64c>
        {
            UBRR0H  = (U8)((t_meas_4)>>8);
    7622:	e5 ec       	ldi	r30, 0xC5	; 197
    7624:	f0 e0       	ldi	r31, 0x00	; 0
    7626:	8d 81       	ldd	r24, Y+5	; 0x05
    7628:	9e 81       	ldd	r25, Y+6	; 0x06
    762a:	89 2f       	mov	r24, r25
    762c:	99 27       	eor	r25, r25
    762e:	80 83       	st	Z, r24
            UBRR0L  = (U8) (t_meas_4)    ;
    7630:	e4 ec       	ldi	r30, 0xC4	; 196
    7632:	f0 e0       	ldi	r31, 0x00	; 0
    7634:	8d 81       	ldd	r24, Y+5	; 0x05
    7636:	80 83       	st	Z, r24
            UCSR0A |=  (1<<U2X0);
    7638:	a0 ec       	ldi	r26, 0xC0	; 192
    763a:	b0 e0       	ldi	r27, 0x00	; 0
    763c:	e0 ec       	ldi	r30, 0xC0	; 192
    763e:	f0 e0       	ldi	r31, 0x00	; 0
    7640:	80 81       	ld	r24, Z
    7642:	82 60       	ori	r24, 0x02	; 2
    7644:	8c 93       	st	X, r24
        }
        if (uart_selected == UART_1)
    7646:	80 91 c0 06 	lds	r24, 0x06C0
    764a:	81 30       	cpi	r24, 0x01	; 1
    764c:	91 f4       	brne	.+36     	; 0x7672 <uart_set_baudrate+0x678>
        {
            UBRR1H  = (U8)((t_meas_4)>>8);
    764e:	ed ec       	ldi	r30, 0xCD	; 205
    7650:	f0 e0       	ldi	r31, 0x00	; 0
    7652:	8d 81       	ldd	r24, Y+5	; 0x05
    7654:	9e 81       	ldd	r25, Y+6	; 0x06
    7656:	89 2f       	mov	r24, r25
    7658:	99 27       	eor	r25, r25
    765a:	80 83       	st	Z, r24
            UBRR1L  = (U8) (t_meas_4)    ;
    765c:	ec ec       	ldi	r30, 0xCC	; 204
    765e:	f0 e0       	ldi	r31, 0x00	; 0
    7660:	8d 81       	ldd	r24, Y+5	; 0x05
    7662:	80 83       	st	Z, r24
            UCSR1A |=  (1<<U2X1);
    7664:	a8 ec       	ldi	r26, 0xC8	; 200
    7666:	b0 e0       	ldi	r27, 0x00	; 0
    7668:	e8 ec       	ldi	r30, 0xC8	; 200
    766a:	f0 e0       	ldi	r31, 0x00	; 0
    766c:	80 81       	ld	r24, Z
    766e:	82 60       	ori	r24, 0x02	; 2
    7670:	8c 93       	st	X, r24
        }
    #   else
    #       error USE_UART definition is not referenced in "uart_drv.h" file
    #endif
    
    return 1;
    7672:	51 e0       	ldi	r21, 0x01	; 1
    7674:	5b 8b       	std	Y+19, r21	; 0x13
    7676:	8b 89       	ldd	r24, Y+19	; 0x13
}
    7678:	ae 96       	adiw	r28, 0x2e	; 46
    767a:	0f b6       	in	r0, 0x3f	; 63
    767c:	f8 94       	cli
    767e:	de bf       	out	0x3e, r29	; 62
    7680:	0f be       	out	0x3f, r0	; 63
    7682:	cd bf       	out	0x3d, r28	; 61
    7684:	cf 91       	pop	r28
    7686:	df 91       	pop	r29
    7688:	08 95       	ret

0000768a <uart_rx_get_3_data>:
//! @param  none
//!
//! @return UART pin value sampled 3 times
//------------------------------------------------------------------------------
Bool uart_rx_get_3_data (void)
{
    768a:	df 93       	push	r29
    768c:	cf 93       	push	r28
    768e:	0f 92       	push	r0
    7690:	cd b7       	in	r28, 0x3d	; 61
    7692:	de b7       	in	r29, 0x3e	; 62
U8 u8_temp = 0;
    7694:	19 82       	std	Y+1, r1	; 0x01

#if ((USE_UART == UART_0) || (USE_UART == UART_1))
    u8_temp = Uart_rx_get_3_data();
    
#elif (USE_UART ==  BOTH_UART)
    if (uart_selected == UART_0)
    7696:	80 91 c0 06 	lds	r24, 0x06C0
    769a:	88 23       	and	r24, r24
    769c:	69 f4       	brne	.+26     	; 0x76b8 <uart_rx_get_3_data+0x2e>
    {
        u8_temp = (UART_0_PORT_IN  & UART_0_PORT_IN  & UART_0_PORT_IN  & (1<<UART_0_INPUT_PIN)) >> UART_0_INPUT_PIN;
    769e:	ec e2       	ldi	r30, 0x2C	; 44
    76a0:	f0 e0       	ldi	r31, 0x00	; 0
    76a2:	90 81       	ld	r25, Z
    76a4:	ec e2       	ldi	r30, 0x2C	; 44
    76a6:	f0 e0       	ldi	r31, 0x00	; 0
    76a8:	80 81       	ld	r24, Z
    76aa:	98 23       	and	r25, r24
    76ac:	ec e2       	ldi	r30, 0x2C	; 44
    76ae:	f0 e0       	ldi	r31, 0x00	; 0
    76b0:	80 81       	ld	r24, Z
    76b2:	89 23       	and	r24, r25
    76b4:	81 70       	andi	r24, 0x01	; 1
    76b6:	89 83       	std	Y+1, r24	; 0x01
    }
    if (uart_selected == UART_1)
    76b8:	80 91 c0 06 	lds	r24, 0x06C0
    76bc:	81 30       	cpi	r24, 0x01	; 1
    76be:	a1 f4       	brne	.+40     	; 0x76e8 <uart_rx_get_3_data+0x5e>
    {
        u8_temp = (UART_1_PORT_IN  & UART_1_PORT_IN  & UART_1_PORT_IN  & (1<<UART_1_INPUT_PIN)) >> UART_1_INPUT_PIN;
    76c0:	e9 e2       	ldi	r30, 0x29	; 41
    76c2:	f0 e0       	ldi	r31, 0x00	; 0
    76c4:	90 81       	ld	r25, Z
    76c6:	e9 e2       	ldi	r30, 0x29	; 41
    76c8:	f0 e0       	ldi	r31, 0x00	; 0
    76ca:	80 81       	ld	r24, Z
    76cc:	98 23       	and	r25, r24
    76ce:	e9 e2       	ldi	r30, 0x29	; 41
    76d0:	f0 e0       	ldi	r31, 0x00	; 0
    76d2:	80 81       	ld	r24, Z
    76d4:	89 23       	and	r24, r25
    76d6:	88 2f       	mov	r24, r24
    76d8:	90 e0       	ldi	r25, 0x00	; 0
    76da:	84 70       	andi	r24, 0x04	; 4
    76dc:	90 70       	andi	r25, 0x00	; 0
    76de:	95 95       	asr	r25
    76e0:	87 95       	ror	r24
    76e2:	95 95       	asr	r25
    76e4:	87 95       	ror	r24
    76e6:	89 83       	std	Y+1, r24	; 0x01
    }
#   else
#       error USE_UART definition is not referenced in "uart_drv.h" file
#endif

    return u8_temp;
    76e8:	89 81       	ldd	r24, Y+1	; 0x01
}
    76ea:	0f 90       	pop	r0
    76ec:	cf 91       	pop	r28
    76ee:	df 91       	pop	r29
    76f0:	08 95       	ret

000076f2 <uart_rx_get_data>:
//! @param  none
//!
//! @return UART pin value
//------------------------------------------------------------------------------
Bool uart_rx_get_data (void)
{
    76f2:	df 93       	push	r29
    76f4:	cf 93       	push	r28
    76f6:	0f 92       	push	r0
    76f8:	cd b7       	in	r28, 0x3d	; 61
    76fa:	de b7       	in	r29, 0x3e	; 62
U8 u8_temp = 0;
    76fc:	19 82       	std	Y+1, r1	; 0x01

#if ((USE_UART == UART_0) || (USE_UART == UART_1))
    u8_temp = Uart_rx_get_data();
    
#elif (USE_UART ==  BOTH_UART)
    if (uart_selected == UART_0)
    76fe:	80 91 c0 06 	lds	r24, 0x06C0
    7702:	88 23       	and	r24, r24
    7704:	29 f4       	brne	.+10     	; 0x7710 <uart_rx_get_data+0x1e>
    {
        u8_temp = (UART_0_PORT_IN  & (1<<UART_0_INPUT_PIN)) >> UART_0_INPUT_PIN;
    7706:	ec e2       	ldi	r30, 0x2C	; 44
    7708:	f0 e0       	ldi	r31, 0x00	; 0
    770a:	80 81       	ld	r24, Z
    770c:	81 70       	andi	r24, 0x01	; 1
    770e:	89 83       	std	Y+1, r24	; 0x01
    }
    if (uart_selected == UART_1)
    7710:	80 91 c0 06 	lds	r24, 0x06C0
    7714:	81 30       	cpi	r24, 0x01	; 1
    7716:	61 f4       	brne	.+24     	; 0x7730 <uart_rx_get_data+0x3e>
    {
        u8_temp = (UART_1_PORT_IN  & (1<<UART_1_INPUT_PIN)) >> UART_1_INPUT_PIN;
    7718:	e9 e2       	ldi	r30, 0x29	; 41
    771a:	f0 e0       	ldi	r31, 0x00	; 0
    771c:	80 81       	ld	r24, Z
    771e:	88 2f       	mov	r24, r24
    7720:	90 e0       	ldi	r25, 0x00	; 0
    7722:	84 70       	andi	r24, 0x04	; 4
    7724:	90 70       	andi	r25, 0x00	; 0
    7726:	95 95       	asr	r25
    7728:	87 95       	ror	r24
    772a:	95 95       	asr	r25
    772c:	87 95       	ror	r24
    772e:	89 83       	std	Y+1, r24	; 0x01
    }
#   else
#       error USE_UART definition is not referenced in "uart_drv.h" file
#endif

    return u8_temp;
    7730:	89 81       	ldd	r24, Y+1	; 0x01
}
    7732:	0f 90       	pop	r0
    7734:	cf 91       	pop	r28
    7736:	df 91       	pop	r29
    7738:	08 95       	ret

0000773a <uart_init>:
//!         ==0: research of timing failed
//!         ==1: baudrate performed
//!
//------------------------------------------------------------------------------
U8 uart_init (U8 mode, U32 baudrate)
{
    773a:	df 93       	push	r29
    773c:	cf 93       	push	r28
    773e:	cd b7       	in	r28, 0x3d	; 61
    7740:	de b7       	in	r29, 0x3e	; 62
    7742:	2a 97       	sbiw	r28, 0x0a	; 10
    7744:	0f b6       	in	r0, 0x3f	; 63
    7746:	f8 94       	cli
    7748:	de bf       	out	0x3e, r29	; 62
    774a:	0f be       	out	0x3f, r0	; 63
    774c:	cd bf       	out	0x3d, r28	; 61
    774e:	89 83       	std	Y+1, r24	; 0x01
    7750:	4a 83       	std	Y+2, r20	; 0x02
    7752:	5b 83       	std	Y+3, r21	; 0x03
    7754:	6c 83       	std	Y+4, r22	; 0x04
    7756:	7d 83       	std	Y+5, r23	; 0x05
    Uart_clear();       // Flush, Disable and Reset UART
    7758:	80 91 c0 06 	lds	r24, 0x06C0
    775c:	88 23       	and	r24, r24
    775e:	c1 f4       	brne	.+48     	; 0x7790 <uart_init+0x56>
    7760:	e1 ec       	ldi	r30, 0xC1	; 193
    7762:	f0 e0       	ldi	r31, 0x00	; 0
    7764:	10 82       	st	Z, r1
    7766:	a2 ec       	ldi	r26, 0xC2	; 194
    7768:	b0 e0       	ldi	r27, 0x00	; 0
    776a:	e6 ec       	ldi	r30, 0xC6	; 198
    776c:	f0 e0       	ldi	r31, 0x00	; 0
    776e:	80 81       	ld	r24, Z
    7770:	8c 93       	st	X, r24
    7772:	e0 ec       	ldi	r30, 0xC0	; 192
    7774:	f0 e0       	ldi	r31, 0x00	; 0
    7776:	80 e4       	ldi	r24, 0x40	; 64
    7778:	80 83       	st	Z, r24
    777a:	e2 ec       	ldi	r30, 0xC2	; 194
    777c:	f0 e0       	ldi	r31, 0x00	; 0
    777e:	86 e0       	ldi	r24, 0x06	; 6
    7780:	80 83       	st	Z, r24
    7782:	e5 ec       	ldi	r30, 0xC5	; 197
    7784:	f0 e0       	ldi	r31, 0x00	; 0
    7786:	10 82       	st	Z, r1
    7788:	e4 ec       	ldi	r30, 0xC4	; 196
    778a:	f0 e0       	ldi	r31, 0x00	; 0
    778c:	10 82       	st	Z, r1
    778e:	17 c0       	rjmp	.+46     	; 0x77be <uart_init+0x84>
    7790:	e9 ec       	ldi	r30, 0xC9	; 201
    7792:	f0 e0       	ldi	r31, 0x00	; 0
    7794:	10 82       	st	Z, r1
    7796:	aa ec       	ldi	r26, 0xCA	; 202
    7798:	b0 e0       	ldi	r27, 0x00	; 0
    779a:	ee ec       	ldi	r30, 0xCE	; 206
    779c:	f0 e0       	ldi	r31, 0x00	; 0
    779e:	80 81       	ld	r24, Z
    77a0:	8c 93       	st	X, r24
    77a2:	e8 ec       	ldi	r30, 0xC8	; 200
    77a4:	f0 e0       	ldi	r31, 0x00	; 0
    77a6:	80 e4       	ldi	r24, 0x40	; 64
    77a8:	80 83       	st	Z, r24
    77aa:	ea ec       	ldi	r30, 0xCA	; 202
    77ac:	f0 e0       	ldi	r31, 0x00	; 0
    77ae:	86 e0       	ldi	r24, 0x06	; 6
    77b0:	80 83       	st	Z, r24
    77b2:	ed ec       	ldi	r30, 0xCD	; 205
    77b4:	f0 e0       	ldi	r31, 0x00	; 0
    77b6:	10 82       	st	Z, r1
    77b8:	ec ec       	ldi	r30, 0xCC	; 204
    77ba:	f0 e0       	ldi	r31, 0x00	; 0
    77bc:	10 82       	st	Z, r1
    if (Uart_set_baudrate(baudrate) == 0) return 0;  //!<  c.f. macro in "uart_drv.h"
    77be:	8a 81       	ldd	r24, Y+2	; 0x02
    77c0:	9b 81       	ldd	r25, Y+3	; 0x03
    77c2:	ac 81       	ldd	r26, Y+4	; 0x04
    77c4:	bd 81       	ldd	r27, Y+5	; 0x05
    77c6:	bc 01       	movw	r22, r24
    77c8:	cd 01       	movw	r24, r26
    77ca:	0e 94 fd 37 	call	0x6ffa	; 0x6ffa <uart_set_baudrate>
    77ce:	88 23       	and	r24, r24
    77d0:	11 f4       	brne	.+4      	; 0x77d6 <uart_init+0x9c>
    77d2:	1a 86       	std	Y+10, r1	; 0x0a
    77d4:	76 c0       	rjmp	.+236    	; 0x78c2 <uart_init+0x188>
    Uart_hw_init(mode);     //!<  c.f. macro in "uart_drv.h"
    77d6:	80 91 c0 06 	lds	r24, 0x06C0
    77da:	88 23       	and	r24, r24
    77dc:	71 f5       	brne	.+92     	; 0x783a <uart_init+0x100>
    77de:	a0 ec       	ldi	r26, 0xC0	; 192
    77e0:	b0 e0       	ldi	r27, 0x00	; 0
    77e2:	e0 ec       	ldi	r30, 0xC0	; 192
    77e4:	f0 e0       	ldi	r31, 0x00	; 0
    77e6:	80 81       	ld	r24, Z
    77e8:	80 62       	ori	r24, 0x20	; 32
    77ea:	8c 93       	st	X, r24
    77ec:	a1 ec       	ldi	r26, 0xC1	; 193
    77ee:	b0 e0       	ldi	r27, 0x00	; 0
    77f0:	e1 ec       	ldi	r30, 0xC1	; 193
    77f2:	f0 e0       	ldi	r31, 0x00	; 0
    77f4:	80 81       	ld	r24, Z
    77f6:	8b 7f       	andi	r24, 0xFB	; 251
    77f8:	8c 93       	st	X, r24
    77fa:	a1 ec       	ldi	r26, 0xC1	; 193
    77fc:	b0 e0       	ldi	r27, 0x00	; 0
    77fe:	e1 ec       	ldi	r30, 0xC1	; 193
    7800:	f0 e0       	ldi	r31, 0x00	; 0
    7802:	80 81       	ld	r24, Z
    7804:	98 2f       	mov	r25, r24
    7806:	89 81       	ldd	r24, Y+1	; 0x01
    7808:	84 70       	andi	r24, 0x04	; 4
    780a:	89 2b       	or	r24, r25
    780c:	8c 93       	st	X, r24
    780e:	e2 ec       	ldi	r30, 0xC2	; 194
    7810:	f0 e0       	ldi	r31, 0x00	; 0
    7812:	89 81       	ldd	r24, Y+1	; 0x01
    7814:	88 73       	andi	r24, 0x38	; 56
    7816:	80 83       	st	Z, r24
    7818:	a2 ec       	ldi	r26, 0xC2	; 194
    781a:	b0 e0       	ldi	r27, 0x00	; 0
    781c:	e2 ec       	ldi	r30, 0xC2	; 194
    781e:	f0 e0       	ldi	r31, 0x00	; 0
    7820:	80 81       	ld	r24, Z
    7822:	28 2f       	mov	r18, r24
    7824:	89 81       	ldd	r24, Y+1	; 0x01
    7826:	88 2f       	mov	r24, r24
    7828:	90 e0       	ldi	r25, 0x00	; 0
    782a:	83 70       	andi	r24, 0x03	; 3
    782c:	90 70       	andi	r25, 0x00	; 0
    782e:	88 0f       	add	r24, r24
    7830:	99 1f       	adc	r25, r25
    7832:	82 2b       	or	r24, r18
    7834:	8c 93       	st	X, r24
    7836:	8c 91       	ld	r24, X
    7838:	2d c0       	rjmp	.+90     	; 0x7894 <uart_init+0x15a>
    783a:	a8 ec       	ldi	r26, 0xC8	; 200
    783c:	b0 e0       	ldi	r27, 0x00	; 0
    783e:	e8 ec       	ldi	r30, 0xC8	; 200
    7840:	f0 e0       	ldi	r31, 0x00	; 0
    7842:	80 81       	ld	r24, Z
    7844:	80 62       	ori	r24, 0x20	; 32
    7846:	8c 93       	st	X, r24
    7848:	a9 ec       	ldi	r26, 0xC9	; 201
    784a:	b0 e0       	ldi	r27, 0x00	; 0
    784c:	e9 ec       	ldi	r30, 0xC9	; 201
    784e:	f0 e0       	ldi	r31, 0x00	; 0
    7850:	80 81       	ld	r24, Z
    7852:	8b 7f       	andi	r24, 0xFB	; 251
    7854:	8c 93       	st	X, r24
    7856:	a9 ec       	ldi	r26, 0xC9	; 201
    7858:	b0 e0       	ldi	r27, 0x00	; 0
    785a:	e9 ec       	ldi	r30, 0xC9	; 201
    785c:	f0 e0       	ldi	r31, 0x00	; 0
    785e:	80 81       	ld	r24, Z
    7860:	98 2f       	mov	r25, r24
    7862:	89 81       	ldd	r24, Y+1	; 0x01
    7864:	84 70       	andi	r24, 0x04	; 4
    7866:	89 2b       	or	r24, r25
    7868:	8c 93       	st	X, r24
    786a:	ea ec       	ldi	r30, 0xCA	; 202
    786c:	f0 e0       	ldi	r31, 0x00	; 0
    786e:	89 81       	ldd	r24, Y+1	; 0x01
    7870:	88 73       	andi	r24, 0x38	; 56
    7872:	80 83       	st	Z, r24
    7874:	aa ec       	ldi	r26, 0xCA	; 202
    7876:	b0 e0       	ldi	r27, 0x00	; 0
    7878:	ea ec       	ldi	r30, 0xCA	; 202
    787a:	f0 e0       	ldi	r31, 0x00	; 0
    787c:	80 81       	ld	r24, Z
    787e:	28 2f       	mov	r18, r24
    7880:	89 81       	ldd	r24, Y+1	; 0x01
    7882:	88 2f       	mov	r24, r24
    7884:	90 e0       	ldi	r25, 0x00	; 0
    7886:	83 70       	andi	r24, 0x03	; 3
    7888:	90 70       	andi	r25, 0x00	; 0
    788a:	88 0f       	add	r24, r24
    788c:	99 1f       	adc	r25, r25
    788e:	82 2b       	or	r24, r18
    7890:	8c 93       	st	X, r24
    7892:	8c 91       	ld	r24, X
    Uart_enable();          //!<  c.f. macro in "uart_drv.h"
    7894:	80 91 c0 06 	lds	r24, 0x06C0
    7898:	88 23       	and	r24, r24
    789a:	49 f4       	brne	.+18     	; 0x78ae <uart_init+0x174>
    789c:	a1 ec       	ldi	r26, 0xC1	; 193
    789e:	b0 e0       	ldi	r27, 0x00	; 0
    78a0:	e1 ec       	ldi	r30, 0xC1	; 193
    78a2:	f0 e0       	ldi	r31, 0x00	; 0
    78a4:	80 81       	ld	r24, Z
    78a6:	88 61       	ori	r24, 0x18	; 24
    78a8:	8c 93       	st	X, r24
    78aa:	8c 91       	ld	r24, X
    78ac:	08 c0       	rjmp	.+16     	; 0x78be <uart_init+0x184>
    78ae:	a9 ec       	ldi	r26, 0xC9	; 201
    78b0:	b0 e0       	ldi	r27, 0x00	; 0
    78b2:	e9 ec       	ldi	r30, 0xC9	; 201
    78b4:	f0 e0       	ldi	r31, 0x00	; 0
    78b6:	80 81       	ld	r24, Z
    78b8:	88 61       	ori	r24, 0x18	; 24
    78ba:	8c 93       	st	X, r24
    78bc:	8c 91       	ld	r24, X
    return (1);
    78be:	81 e0       	ldi	r24, 0x01	; 1
    78c0:	8a 87       	std	Y+10, r24	; 0x0a
    78c2:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    78c4:	2a 96       	adiw	r28, 0x0a	; 10
    78c6:	0f b6       	in	r0, 0x3f	; 63
    78c8:	f8 94       	cli
    78ca:	de bf       	out	0x3e, r29	; 62
    78cc:	0f be       	out	0x3f, r0	; 63
    78ce:	cd bf       	out	0x3d, r28	; 61
    78d0:	cf 91       	pop	r28
    78d2:	df 91       	pop	r29
    78d4:	08 95       	ret

000078d6 <uart_test_hit>:
//!         ==0: Nothing has been received
//!         ==1: A character has been received
//!
//------------------------------------------------------------------------------
U8 uart_test_hit (void)
{
    78d6:	df 93       	push	r29
    78d8:	cf 93       	push	r28
    78da:	0f 92       	push	r0
    78dc:	cd b7       	in	r28, 0x3d	; 61
    78de:	de b7       	in	r29, 0x3e	; 62
    return (Uart_rx_ready());
    78e0:	80 91 c0 06 	lds	r24, 0x06C0
    78e4:	88 23       	and	r24, r24
    78e6:	49 f4       	brne	.+18     	; 0x78fa <uart_test_hit+0x24>
    78e8:	e0 ec       	ldi	r30, 0xC0	; 192
    78ea:	f0 e0       	ldi	r31, 0x00	; 0
    78ec:	80 81       	ld	r24, Z
    78ee:	98 2f       	mov	r25, r24
    78f0:	99 1f       	adc	r25, r25
    78f2:	99 27       	eor	r25, r25
    78f4:	99 1f       	adc	r25, r25
    78f6:	99 83       	std	Y+1, r25	; 0x01
    78f8:	08 c0       	rjmp	.+16     	; 0x790a <uart_test_hit+0x34>
    78fa:	e8 ec       	ldi	r30, 0xC8	; 200
    78fc:	f0 e0       	ldi	r31, 0x00	; 0
    78fe:	80 81       	ld	r24, Z
    7900:	98 2f       	mov	r25, r24
    7902:	99 1f       	adc	r25, r25
    7904:	99 27       	eor	r25, r25
    7906:	99 1f       	adc	r25, r25
    7908:	99 83       	std	Y+1, r25	; 0x01
    790a:	89 81       	ldd	r24, Y+1	; 0x01
}
    790c:	0f 90       	pop	r0
    790e:	cf 91       	pop	r28
    7910:	df 91       	pop	r29
    7912:	08 95       	ret

00007914 <uart_putchar>:
//!
//! @return character sent
//!
//------------------------------------------------------------------------------
U8 uart_putchar (U8 ch)
{
    7914:	df 93       	push	r29
    7916:	cf 93       	push	r28
    7918:	00 d0       	rcall	.+0      	; 0x791a <uart_putchar+0x6>
    791a:	00 d0       	rcall	.+0      	; 0x791c <uart_putchar+0x8>
    791c:	cd b7       	in	r28, 0x3d	; 61
    791e:	de b7       	in	r29, 0x3e	; 62
    7920:	89 83       	std	Y+1, r24	; 0x01
    while(!Uart_tx_ready());
    7922:	80 91 c0 06 	lds	r24, 0x06C0
    7926:	88 23       	and	r24, r24
    7928:	b9 f4       	brne	.+46     	; 0x7958 <uart_putchar+0x44>
    792a:	e0 ec       	ldi	r30, 0xC0	; 192
    792c:	f0 e0       	ldi	r31, 0x00	; 0
    792e:	80 81       	ld	r24, Z
    7930:	88 2f       	mov	r24, r24
    7932:	90 e0       	ldi	r25, 0x00	; 0
    7934:	80 72       	andi	r24, 0x20	; 32
    7936:	90 70       	andi	r25, 0x00	; 0
    7938:	95 95       	asr	r25
    793a:	87 95       	ror	r24
    793c:	95 95       	asr	r25
    793e:	87 95       	ror	r24
    7940:	95 95       	asr	r25
    7942:	87 95       	ror	r24
    7944:	95 95       	asr	r25
    7946:	87 95       	ror	r24
    7948:	95 95       	asr	r25
    794a:	87 95       	ror	r24
    794c:	1c 82       	std	Y+4, r1	; 0x04
    794e:	00 97       	sbiw	r24, 0x00	; 0
    7950:	c9 f4       	brne	.+50     	; 0x7984 <uart_putchar+0x70>
    7952:	81 e0       	ldi	r24, 0x01	; 1
    7954:	8c 83       	std	Y+4, r24	; 0x04
    7956:	16 c0       	rjmp	.+44     	; 0x7984 <uart_putchar+0x70>
    7958:	e8 ec       	ldi	r30, 0xC8	; 200
    795a:	f0 e0       	ldi	r31, 0x00	; 0
    795c:	80 81       	ld	r24, Z
    795e:	88 2f       	mov	r24, r24
    7960:	90 e0       	ldi	r25, 0x00	; 0
    7962:	80 72       	andi	r24, 0x20	; 32
    7964:	90 70       	andi	r25, 0x00	; 0
    7966:	95 95       	asr	r25
    7968:	87 95       	ror	r24
    796a:	95 95       	asr	r25
    796c:	87 95       	ror	r24
    796e:	95 95       	asr	r25
    7970:	87 95       	ror	r24
    7972:	95 95       	asr	r25
    7974:	87 95       	ror	r24
    7976:	95 95       	asr	r25
    7978:	87 95       	ror	r24
    797a:	1c 82       	std	Y+4, r1	; 0x04
    797c:	00 97       	sbiw	r24, 0x00	; 0
    797e:	11 f4       	brne	.+4      	; 0x7984 <uart_putchar+0x70>
    7980:	81 e0       	ldi	r24, 0x01	; 1
    7982:	8c 83       	std	Y+4, r24	; 0x04
    7984:	8c 81       	ldd	r24, Y+4	; 0x04
    7986:	88 23       	and	r24, r24
    7988:	61 f6       	brne	.-104    	; 0x7922 <uart_putchar+0xe>
    Uart_set_tx_busy();     // Set Busy flag before sending (always)
    Uart_send_byte(ch);
    798a:	80 91 c0 06 	lds	r24, 0x06C0
    798e:	88 23       	and	r24, r24
    7990:	31 f4       	brne	.+12     	; 0x799e <uart_putchar+0x8a>
    7992:	e6 ec       	ldi	r30, 0xC6	; 198
    7994:	f0 e0       	ldi	r31, 0x00	; 0
    7996:	89 81       	ldd	r24, Y+1	; 0x01
    7998:	80 83       	st	Z, r24
    799a:	80 81       	ld	r24, Z
    799c:	05 c0       	rjmp	.+10     	; 0x79a8 <uart_putchar+0x94>
    799e:	ee ec       	ldi	r30, 0xCE	; 206
    79a0:	f0 e0       	ldi	r31, 0x00	; 0
    79a2:	89 81       	ldd	r24, Y+1	; 0x01
    79a4:	80 83       	st	Z, r24
    79a6:	80 81       	ld	r24, Z
    return (ch);
    79a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    79aa:	0f 90       	pop	r0
    79ac:	0f 90       	pop	r0
    79ae:	0f 90       	pop	r0
    79b0:	0f 90       	pop	r0
    79b2:	cf 91       	pop	r28
    79b4:	df 91       	pop	r29
    79b6:	08 95       	ret

000079b8 <uart_getchar>:
//!
//! @return read (received) character on the UART
//!
//------------------------------------------------------------------------------
U8 uart_getchar (void)
{
    79b8:	df 93       	push	r29
    79ba:	cf 93       	push	r28
    79bc:	00 d0       	rcall	.+0      	; 0x79be <uart_getchar+0x6>
    79be:	0f 92       	push	r0
    79c0:	cd b7       	in	r28, 0x3d	; 61
    79c2:	de b7       	in	r29, 0x3e	; 62
    U8 ch;

    while(!Uart_rx_ready());
    79c4:	80 91 c0 06 	lds	r24, 0x06C0
    79c8:	88 23       	and	r24, r24
    79ca:	79 f4       	brne	.+30     	; 0x79ea <uart_getchar+0x32>
    79cc:	e0 ec       	ldi	r30, 0xC0	; 192
    79ce:	f0 e0       	ldi	r31, 0x00	; 0
    79d0:	80 81       	ld	r24, Z
    79d2:	88 1f       	adc	r24, r24
    79d4:	88 27       	eor	r24, r24
    79d6:	88 1f       	adc	r24, r24
    79d8:	88 2f       	mov	r24, r24
    79da:	90 e0       	ldi	r25, 0x00	; 0
    79dc:	90 70       	andi	r25, 0x00	; 0
    79de:	1b 82       	std	Y+3, r1	; 0x03
    79e0:	00 97       	sbiw	r24, 0x00	; 0
    79e2:	89 f4       	brne	.+34     	; 0x7a06 <uart_getchar+0x4e>
    79e4:	81 e0       	ldi	r24, 0x01	; 1
    79e6:	8b 83       	std	Y+3, r24	; 0x03
    79e8:	0e c0       	rjmp	.+28     	; 0x7a06 <uart_getchar+0x4e>
    79ea:	e8 ec       	ldi	r30, 0xC8	; 200
    79ec:	f0 e0       	ldi	r31, 0x00	; 0
    79ee:	80 81       	ld	r24, Z
    79f0:	88 1f       	adc	r24, r24
    79f2:	88 27       	eor	r24, r24
    79f4:	88 1f       	adc	r24, r24
    79f6:	88 2f       	mov	r24, r24
    79f8:	90 e0       	ldi	r25, 0x00	; 0
    79fa:	90 70       	andi	r25, 0x00	; 0
    79fc:	1b 82       	std	Y+3, r1	; 0x03
    79fe:	00 97       	sbiw	r24, 0x00	; 0
    7a00:	11 f4       	brne	.+4      	; 0x7a06 <uart_getchar+0x4e>
    7a02:	81 e0       	ldi	r24, 0x01	; 1
    7a04:	8b 83       	std	Y+3, r24	; 0x03
    7a06:	8b 81       	ldd	r24, Y+3	; 0x03
    7a08:	88 23       	and	r24, r24
    7a0a:	e1 f6       	brne	.-72     	; 0x79c4 <uart_getchar+0xc>
    ch = Uart_get_byte();
    7a0c:	80 91 c0 06 	lds	r24, 0x06C0
    7a10:	88 23       	and	r24, r24
    7a12:	29 f4       	brne	.+10     	; 0x7a1e <uart_getchar+0x66>
    7a14:	e6 ec       	ldi	r30, 0xC6	; 198
    7a16:	f0 e0       	ldi	r31, 0x00	; 0
    7a18:	80 81       	ld	r24, Z
    7a1a:	8a 83       	std	Y+2, r24	; 0x02
    7a1c:	04 c0       	rjmp	.+8      	; 0x7a26 <uart_getchar+0x6e>
    7a1e:	ee ec       	ldi	r30, 0xCE	; 206
    7a20:	f0 e0       	ldi	r31, 0x00	; 0
    7a22:	80 81       	ld	r24, Z
    7a24:	8a 83       	std	Y+2, r24	; 0x02
    7a26:	8a 81       	ldd	r24, Y+2	; 0x02
    7a28:	89 83       	std	Y+1, r24	; 0x01
    Uart_ack_rx_byte();
    return ch;
    7a2a:	89 81       	ldd	r24, Y+1	; 0x01
}
    7a2c:	0f 90       	pop	r0
    7a2e:	0f 90       	pop	r0
    7a30:	0f 90       	pop	r0
    7a32:	cf 91       	pop	r28
    7a34:	df 91       	pop	r29
    7a36:	08 95       	ret

00007a38 <uart_put_string>:
//! @return (none)
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
void uart_put_string (U8 *data_string)
    {
    7a38:	df 93       	push	r29
    7a3a:	cf 93       	push	r28
    7a3c:	00 d0       	rcall	.+0      	; 0x7a3e <uart_put_string+0x6>
    7a3e:	cd b7       	in	r28, 0x3d	; 61
    7a40:	de b7       	in	r29, 0x3e	; 62
    7a42:	9a 83       	std	Y+2, r25	; 0x02
    7a44:	89 83       	std	Y+1, r24	; 0x01
    7a46:	0b c0       	rjmp	.+22     	; 0x7a5e <uart_put_string+0x26>
    while(*data_string) uart_putchar (*data_string++);
    7a48:	e9 81       	ldd	r30, Y+1	; 0x01
    7a4a:	fa 81       	ldd	r31, Y+2	; 0x02
    7a4c:	20 81       	ld	r18, Z
    7a4e:	89 81       	ldd	r24, Y+1	; 0x01
    7a50:	9a 81       	ldd	r25, Y+2	; 0x02
    7a52:	01 96       	adiw	r24, 0x01	; 1
    7a54:	9a 83       	std	Y+2, r25	; 0x02
    7a56:	89 83       	std	Y+1, r24	; 0x01
    7a58:	82 2f       	mov	r24, r18
    7a5a:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
    7a5e:	e9 81       	ldd	r30, Y+1	; 0x01
    7a60:	fa 81       	ldd	r31, Y+2	; 0x02
    7a62:	80 81       	ld	r24, Z
    7a64:	88 23       	and	r24, r24
    7a66:	81 f7       	brne	.-32     	; 0x7a48 <uart_put_string+0x10>
    }
    7a68:	0f 90       	pop	r0
    7a6a:	0f 90       	pop	r0
    7a6c:	cf 91       	pop	r28
    7a6e:	df 91       	pop	r29
    7a70:	08 95       	ret

00007a72 <uart_mini_printf>:
//! Return: 0 = O.K.
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
U8 uart_mini_printf(char *format, ...)
{
    7a72:	0f 93       	push	r16
    7a74:	1f 93       	push	r17
    7a76:	df 93       	push	r29
    7a78:	cf 93       	push	r28
    7a7a:	cd b7       	in	r28, 0x3d	; 61
    7a7c:	de b7       	in	r29, 0x3e	; 62
    7a7e:	af 97       	sbiw	r28, 0x2f	; 47
    7a80:	0f b6       	in	r0, 0x3f	; 63
    7a82:	f8 94       	cli
    7a84:	de bf       	out	0x3e, r29	; 62
    7a86:	0f be       	out	0x3f, r0	; 63
    7a88:	cd bf       	out	0x3d, r28	; 61
    S16     s16_val;
    S32     s32_val;
    U16     u16_val;
    U32     u32_val;

    long_flag = FALSE;
    7a8a:	1f 86       	std	Y+15, r1	; 0x0f
    alt_p_c = FALSE;
    7a8c:	1e 86       	std	Y+14, r1	; 0x0e
    min_size = DATA_BUF_LEN-1;
    7a8e:	8b e0       	ldi	r24, 0x0B	; 11
    7a90:	88 8b       	std	Y+16, r24	; 0x10

    va_start(arg_ptr, format);   // make arg_ptr point to the first unnamed arg
    7a92:	ce 01       	movw	r24, r28
    7a94:	c8 96       	adiw	r24, 0x38	; 56
    7a96:	99 8f       	std	Y+25, r25	; 0x19
    7a98:	88 8f       	std	Y+24, r24	; 0x18
    for (p = (U8 *) format; *p; p++)
    7a9a:	8e a9       	ldd	r24, Y+54	; 0x36
    7a9c:	9f a9       	ldd	r25, Y+55	; 0x37
    7a9e:	9f 8b       	std	Y+23, r25	; 0x17
    7aa0:	8e 8b       	std	Y+22, r24	; 0x16
    7aa2:	73 c3       	rjmp	.+1766   	; 0x818a <uart_mini_printf+0x718>
    {
        if ((*p == '%') || (alt_p_c == TRUE))
    7aa4:	ee 89       	ldd	r30, Y+22	; 0x16
    7aa6:	ff 89       	ldd	r31, Y+23	; 0x17
    7aa8:	80 81       	ld	r24, Z
    7aaa:	85 32       	cpi	r24, 0x25	; 37
    7aac:	21 f0       	breq	.+8      	; 0x7ab6 <uart_mini_printf+0x44>
    7aae:	8e 85       	ldd	r24, Y+14	; 0x0e
    7ab0:	81 30       	cpi	r24, 0x01	; 1
    7ab2:	09 f0       	breq	.+2      	; 0x7ab6 <uart_mini_printf+0x44>
    7ab4:	47 c0       	rjmp	.+142    	; 0x7b44 <uart_mini_printf+0xd2>
        {
            p++;
    7ab6:	8e 89       	ldd	r24, Y+22	; 0x16
    7ab8:	9f 89       	ldd	r25, Y+23	; 0x17
    7aba:	01 96       	adiw	r24, 0x01	; 1
    7abc:	9f 8b       	std	Y+23, r25	; 0x17
    7abe:	8e 8b       	std	Y+22, r24	; 0x16
            uart_putchar(*p);
            alt_p_c = FALSE;
            long_flag = FALSE;
            continue;   // "switch (*p)" section skipped
        }
        switch (*p)
    7ac0:	ee 89       	ldd	r30, Y+22	; 0x16
    7ac2:	ff 89       	ldd	r31, Y+23	; 0x17
    7ac4:	80 81       	ld	r24, Z
    7ac6:	28 2f       	mov	r18, r24
    7ac8:	30 e0       	ldi	r19, 0x00	; 0
    7aca:	3f a7       	std	Y+47, r19	; 0x2f
    7acc:	2e a7       	std	Y+46, r18	; 0x2e
    7ace:	8e a5       	ldd	r24, Y+46	; 0x2e
    7ad0:	9f a5       	ldd	r25, Y+47	; 0x2f
    7ad2:	84 36       	cpi	r24, 0x64	; 100
    7ad4:	91 05       	cpc	r25, r1
    7ad6:	09 f4       	brne	.+2      	; 0x7ada <uart_mini_printf+0x68>
    7ad8:	96 c0       	rjmp	.+300    	; 0x7c06 <uart_mini_printf+0x194>
    7ada:	2e a5       	ldd	r18, Y+46	; 0x2e
    7adc:	3f a5       	ldd	r19, Y+47	; 0x2f
    7ade:	25 36       	cpi	r18, 0x65	; 101
    7ae0:	31 05       	cpc	r19, r1
    7ae2:	94 f4       	brge	.+36     	; 0x7b08 <uart_mini_printf+0x96>
    7ae4:	8e a5       	ldd	r24, Y+46	; 0x2e
    7ae6:	9f a5       	ldd	r25, Y+47	; 0x2f
    7ae8:	88 35       	cpi	r24, 0x58	; 88
    7aea:	91 05       	cpc	r25, r1
    7aec:	09 f4       	brne	.+2      	; 0x7af0 <uart_mini_printf+0x7e>
    7aee:	fc c1       	rjmp	.+1016   	; 0x7ee8 <uart_mini_printf+0x476>
    7af0:	2e a5       	ldd	r18, Y+46	; 0x2e
    7af2:	3f a5       	ldd	r19, Y+47	; 0x2f
    7af4:	23 36       	cpi	r18, 0x63	; 99
    7af6:	31 05       	cpc	r19, r1
    7af8:	69 f1       	breq	.+90     	; 0x7b54 <uart_mini_printf+0xe2>
    7afa:	8e a5       	ldd	r24, Y+46	; 0x2e
    7afc:	9f a5       	ldd	r25, Y+47	; 0x2f
    7afe:	80 33       	cpi	r24, 0x30	; 48
    7b00:	91 05       	cpc	r25, r1
    7b02:	09 f4       	brne	.+2      	; 0x7b06 <uart_mini_printf+0x94>
    7b04:	bb c2       	rjmp	.+1398   	; 0x807c <uart_mini_printf+0x60a>
    7b06:	2d c3       	rjmp	.+1626   	; 0x8162 <uart_mini_printf+0x6f0>
    7b08:	2e a5       	ldd	r18, Y+46	; 0x2e
    7b0a:	3f a5       	ldd	r19, Y+47	; 0x2f
    7b0c:	23 37       	cpi	r18, 0x73	; 115
    7b0e:	31 05       	cpc	r19, r1
    7b10:	e9 f1       	breq	.+122    	; 0x7b8c <uart_mini_printf+0x11a>
    7b12:	8e a5       	ldd	r24, Y+46	; 0x2e
    7b14:	9f a5       	ldd	r25, Y+47	; 0x2f
    7b16:	84 37       	cpi	r24, 0x74	; 116
    7b18:	91 05       	cpc	r25, r1
    7b1a:	3c f4       	brge	.+14     	; 0x7b2a <uart_mini_printf+0xb8>
    7b1c:	2e a5       	ldd	r18, Y+46	; 0x2e
    7b1e:	3f a5       	ldd	r19, Y+47	; 0x2f
    7b20:	2c 36       	cpi	r18, 0x6C	; 108
    7b22:	31 05       	cpc	r19, r1
    7b24:	09 f4       	brne	.+2      	; 0x7b28 <uart_mini_printf+0xb6>
    7b26:	5c c0       	rjmp	.+184    	; 0x7be0 <uart_mini_printf+0x16e>
    7b28:	1c c3       	rjmp	.+1592   	; 0x8162 <uart_mini_printf+0x6f0>
    7b2a:	8e a5       	ldd	r24, Y+46	; 0x2e
    7b2c:	9f a5       	ldd	r25, Y+47	; 0x2f
    7b2e:	85 37       	cpi	r24, 0x75	; 117
    7b30:	91 05       	cpc	r25, r1
    7b32:	09 f4       	brne	.+2      	; 0x7b36 <uart_mini_printf+0xc4>
    7b34:	36 c1       	rjmp	.+620    	; 0x7da2 <uart_mini_printf+0x330>
    7b36:	2e a5       	ldd	r18, Y+46	; 0x2e
    7b38:	3f a5       	ldd	r19, Y+47	; 0x2f
    7b3a:	28 37       	cpi	r18, 0x78	; 120
    7b3c:	31 05       	cpc	r19, r1
    7b3e:	09 f4       	brne	.+2      	; 0x7b42 <uart_mini_printf+0xd0>
    7b40:	d3 c1       	rjmp	.+934    	; 0x7ee8 <uart_mini_printf+0x476>
    7b42:	0f c3       	rjmp	.+1566   	; 0x8162 <uart_mini_printf+0x6f0>
        {
            p++;
        }
        else
        {
            uart_putchar(*p);
    7b44:	ee 89       	ldd	r30, Y+22	; 0x16
    7b46:	ff 89       	ldd	r31, Y+23	; 0x17
    7b48:	80 81       	ld	r24, Z
    7b4a:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
            alt_p_c = FALSE;
    7b4e:	1e 86       	std	Y+14, r1	; 0x0e
            long_flag = FALSE;
    7b50:	1f 86       	std	Y+15, r1	; 0x0f
    7b52:	16 c3       	rjmp	.+1580   	; 0x8180 <uart_mini_printf+0x70e>
            continue;   // "switch (*p)" section skipped
        }
        switch (*p)
        {
            case 'c':
                if (long_flag == TRUE)      // ERROR: 'l' before any 'c'
    7b54:	8f 85       	ldd	r24, Y+15	; 0x0f
    7b56:	81 30       	cpi	r24, 0x01	; 1
    7b58:	39 f4       	brne	.+14     	; 0x7b68 <uart_mini_printf+0xf6>
                {
                    uart_putchar('l');
    7b5a:	8c e6       	ldi	r24, 0x6C	; 108
    7b5c:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    uart_putchar('c');
    7b60:	83 e6       	ldi	r24, 0x63	; 99
    7b62:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
    7b66:	0d c0       	rjmp	.+26     	; 0x7b82 <uart_mini_printf+0x110>
                }
                else
                {
                    s8_val = (S8)(va_arg(arg_ptr, int));    // s8_val = (S8)(va_arg(arg_ptr, S16));
    7b68:	28 8d       	ldd	r18, Y+24	; 0x18
    7b6a:	39 8d       	ldd	r19, Y+25	; 0x19
    7b6c:	c9 01       	movw	r24, r18
    7b6e:	02 96       	adiw	r24, 0x02	; 2
    7b70:	99 8f       	std	Y+25, r25	; 0x19
    7b72:	88 8f       	std	Y+24, r24	; 0x18
    7b74:	f9 01       	movw	r30, r18
    7b76:	80 81       	ld	r24, Z
    7b78:	91 81       	ldd	r25, Z+1	; 0x01
    7b7a:	8d 87       	std	Y+13, r24	; 0x0d
                    uart_putchar((U8)(s8_val));
    7b7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    7b7e:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                }
                // Clean up
                min_size = DATA_BUF_LEN-1;
    7b82:	8b e0       	ldi	r24, 0x0B	; 11
    7b84:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    7b86:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    7b88:	1f 86       	std	Y+15, r1	; 0x0f
    7b8a:	fa c2       	rjmp	.+1524   	; 0x8180 <uart_mini_printf+0x70e>
                break; // case 'c'
                
            case 's':
                if (long_flag == TRUE)      // ERROR: 'l' before any 's'
    7b8c:	8f 85       	ldd	r24, Y+15	; 0x0f
    7b8e:	81 30       	cpi	r24, 0x01	; 1
    7b90:	39 f4       	brne	.+14     	; 0x7ba0 <uart_mini_printf+0x12e>
                {
                    uart_putchar('l');
    7b92:	8c e6       	ldi	r24, 0x6C	; 108
    7b94:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    uart_putchar('s');
    7b98:	83 e7       	ldi	r24, 0x73	; 115
    7b9a:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
    7b9e:	1b c0       	rjmp	.+54     	; 0x7bd6 <uart_mini_printf+0x164>
                }
                else
                {
                    for (sval = va_arg(arg_ptr, U8 *); *sval; sval++)
    7ba0:	28 8d       	ldd	r18, Y+24	; 0x18
    7ba2:	39 8d       	ldd	r19, Y+25	; 0x19
    7ba4:	c9 01       	movw	r24, r18
    7ba6:	02 96       	adiw	r24, 0x02	; 2
    7ba8:	99 8f       	std	Y+25, r25	; 0x19
    7baa:	88 8f       	std	Y+24, r24	; 0x18
    7bac:	f9 01       	movw	r30, r18
    7bae:	80 81       	ld	r24, Z
    7bb0:	91 81       	ldd	r25, Z+1	; 0x01
    7bb2:	9d 8b       	std	Y+21, r25	; 0x15
    7bb4:	8c 8b       	std	Y+20, r24	; 0x14
    7bb6:	0a c0       	rjmp	.+20     	; 0x7bcc <uart_mini_printf+0x15a>
                    {
                        uart_putchar(*sval);
    7bb8:	ec 89       	ldd	r30, Y+20	; 0x14
    7bba:	fd 89       	ldd	r31, Y+21	; 0x15
    7bbc:	80 81       	ld	r24, Z
    7bbe:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    uart_putchar('l');
                    uart_putchar('s');
                }
                else
                {
                    for (sval = va_arg(arg_ptr, U8 *); *sval; sval++)
    7bc2:	8c 89       	ldd	r24, Y+20	; 0x14
    7bc4:	9d 89       	ldd	r25, Y+21	; 0x15
    7bc6:	01 96       	adiw	r24, 0x01	; 1
    7bc8:	9d 8b       	std	Y+21, r25	; 0x15
    7bca:	8c 8b       	std	Y+20, r24	; 0x14
    7bcc:	ec 89       	ldd	r30, Y+20	; 0x14
    7bce:	fd 89       	ldd	r31, Y+21	; 0x15
    7bd0:	80 81       	ld	r24, Z
    7bd2:	88 23       	and	r24, r24
    7bd4:	89 f7       	brne	.-30     	; 0x7bb8 <uart_mini_printf+0x146>
                    {
                        uart_putchar(*sval);
                    }
                }
                // Clean up
                min_size = DATA_BUF_LEN-1;
    7bd6:	8b e0       	ldi	r24, 0x0B	; 11
    7bd8:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    7bda:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    7bdc:	1f 86       	std	Y+15, r1	; 0x0f
    7bde:	d0 c2       	rjmp	.+1440   	; 0x8180 <uart_mini_printf+0x70e>
                break;  // case 's'
                
            case 'l':  // It is not the number "ONE" but the lower case of "L" character
                if (long_flag == TRUE)      // ERROR: two consecutive 'l'
    7be0:	8f 85       	ldd	r24, Y+15	; 0x0f
    7be2:	81 30       	cpi	r24, 0x01	; 1
    7be4:	31 f4       	brne	.+12     	; 0x7bf2 <uart_mini_printf+0x180>
                {
                    uart_putchar('l');
    7be6:	8c e6       	ldi	r24, 0x6C	; 108
    7be8:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    alt_p_c = FALSE;
    7bec:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    7bee:	1f 86       	std	Y+15, r1	; 0x0f
    7bf0:	04 c0       	rjmp	.+8      	; 0x7bfa <uart_mini_printf+0x188>
                }
                else
                {
                    alt_p_c = TRUE;
    7bf2:	81 e0       	ldi	r24, 0x01	; 1
    7bf4:	8e 87       	std	Y+14, r24	; 0x0e
                    long_flag = TRUE;
    7bf6:	81 e0       	ldi	r24, 0x01	; 1
    7bf8:	8f 87       	std	Y+15, r24	; 0x0f
                }
                p--;
    7bfa:	8e 89       	ldd	r24, Y+22	; 0x16
    7bfc:	9f 89       	ldd	r25, Y+23	; 0x17
    7bfe:	01 97       	sbiw	r24, 0x01	; 1
    7c00:	9f 8b       	std	Y+23, r25	; 0x17
    7c02:	8e 8b       	std	Y+22, r24	; 0x16
    7c04:	bd c2       	rjmp	.+1402   	; 0x8180 <uart_mini_printf+0x70e>
                break;  // case 'l'
                
            case 'd':
                n_sign  = FALSE;               
    7c06:	1a 8a       	std	Y+18, r1	; 0x12
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    7c08:	19 8a       	std	Y+17, r1	; 0x11
    7c0a:	0d c0       	rjmp	.+26     	; 0x7c26 <uart_mini_printf+0x1b4>
                {
                    data_buf[data_idx] = '0';
    7c0c:	89 89       	ldd	r24, Y+17	; 0x11
    7c0e:	28 2f       	mov	r18, r24
    7c10:	30 e0       	ldi	r19, 0x00	; 0
    7c12:	ce 01       	movw	r24, r28
    7c14:	4a 96       	adiw	r24, 0x1a	; 26
    7c16:	fc 01       	movw	r30, r24
    7c18:	e2 0f       	add	r30, r18
    7c1a:	f3 1f       	adc	r31, r19
    7c1c:	80 e3       	ldi	r24, 0x30	; 48
    7c1e:	80 83       	st	Z, r24
                p--;
                break;  // case 'l'
                
            case 'd':
                n_sign  = FALSE;               
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    7c20:	89 89       	ldd	r24, Y+17	; 0x11
    7c22:	8f 5f       	subi	r24, 0xFF	; 255
    7c24:	89 8b       	std	Y+17, r24	; 0x11
    7c26:	89 89       	ldd	r24, Y+17	; 0x11
    7c28:	8b 30       	cpi	r24, 0x0B	; 11
    7c2a:	80 f3       	brcs	.-32     	; 0x7c0c <uart_mini_printf+0x19a>
                {
                    data_buf[data_idx] = '0';
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    7c2c:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    7c2e:	8a e0       	ldi	r24, 0x0A	; 10
    7c30:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    7c32:	8f 85       	ldd	r24, Y+15	; 0x0f
    7c34:	88 23       	and	r24, r24
    7c36:	09 f4       	brne	.+2      	; 0x7c3a <uart_mini_printf+0x1c8>
    7c38:	5d c0       	rjmp	.+186    	; 0x7cf4 <uart_mini_printf+0x282>
                {
                    s32_val = va_arg(arg_ptr, S32);
    7c3a:	28 8d       	ldd	r18, Y+24	; 0x18
    7c3c:	39 8d       	ldd	r19, Y+25	; 0x19
    7c3e:	c9 01       	movw	r24, r18
    7c40:	04 96       	adiw	r24, 0x04	; 4
    7c42:	99 8f       	std	Y+25, r25	; 0x19
    7c44:	88 8f       	std	Y+24, r24	; 0x18
    7c46:	f9 01       	movw	r30, r18
    7c48:	80 81       	ld	r24, Z
    7c4a:	91 81       	ldd	r25, Z+1	; 0x01
    7c4c:	a2 81       	ldd	r26, Z+2	; 0x02
    7c4e:	b3 81       	ldd	r27, Z+3	; 0x03
    7c50:	8f 83       	std	Y+7, r24	; 0x07
    7c52:	98 87       	std	Y+8, r25	; 0x08
    7c54:	a9 87       	std	Y+9, r26	; 0x09
    7c56:	ba 87       	std	Y+10, r27	; 0x0a
                    if (s32_val < 0)
    7c58:	8f 81       	ldd	r24, Y+7	; 0x07
    7c5a:	98 85       	ldd	r25, Y+8	; 0x08
    7c5c:	a9 85       	ldd	r26, Y+9	; 0x09
    7c5e:	ba 85       	ldd	r27, Y+10	; 0x0a
    7c60:	bb 23       	and	r27, r27
    7c62:	8c f4       	brge	.+34     	; 0x7c86 <uart_mini_printf+0x214>
                    {
                        n_sign = TRUE;
    7c64:	81 e0       	ldi	r24, 0x01	; 1
    7c66:	8a 8b       	std	Y+18, r24	; 0x12
                        s32_val  = -s32_val;
    7c68:	8f 81       	ldd	r24, Y+7	; 0x07
    7c6a:	98 85       	ldd	r25, Y+8	; 0x08
    7c6c:	a9 85       	ldd	r26, Y+9	; 0x09
    7c6e:	ba 85       	ldd	r27, Y+10	; 0x0a
    7c70:	b0 95       	com	r27
    7c72:	a0 95       	com	r26
    7c74:	90 95       	com	r25
    7c76:	81 95       	neg	r24
    7c78:	9f 4f       	sbci	r25, 0xFF	; 255
    7c7a:	af 4f       	sbci	r26, 0xFF	; 255
    7c7c:	bf 4f       	sbci	r27, 0xFF	; 255
    7c7e:	8f 83       	std	Y+7, r24	; 0x07
    7c80:	98 87       	std	Y+8, r25	; 0x08
    7c82:	a9 87       	std	Y+9, r26	; 0x09
    7c84:	ba 87       	std	Y+10, r27	; 0x0a
                    }
                    while (1)
                    {
                        data_buf[data_idx] = s32_val % 10 + '0';
    7c86:	89 89       	ldd	r24, Y+17	; 0x11
    7c88:	08 2f       	mov	r16, r24
    7c8a:	10 e0       	ldi	r17, 0x00	; 0
    7c8c:	8f 81       	ldd	r24, Y+7	; 0x07
    7c8e:	98 85       	ldd	r25, Y+8	; 0x08
    7c90:	a9 85       	ldd	r26, Y+9	; 0x09
    7c92:	ba 85       	ldd	r27, Y+10	; 0x0a
    7c94:	2a e0       	ldi	r18, 0x0A	; 10
    7c96:	30 e0       	ldi	r19, 0x00	; 0
    7c98:	40 e0       	ldi	r20, 0x00	; 0
    7c9a:	50 e0       	ldi	r21, 0x00	; 0
    7c9c:	bc 01       	movw	r22, r24
    7c9e:	cd 01       	movw	r24, r26
    7ca0:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    7ca4:	dc 01       	movw	r26, r24
    7ca6:	cb 01       	movw	r24, r22
    7ca8:	28 2f       	mov	r18, r24
    7caa:	20 5d       	subi	r18, 0xD0	; 208
    7cac:	ce 01       	movw	r24, r28
    7cae:	4a 96       	adiw	r24, 0x1a	; 26
    7cb0:	fc 01       	movw	r30, r24
    7cb2:	e0 0f       	add	r30, r16
    7cb4:	f1 1f       	adc	r31, r17
    7cb6:	20 83       	st	Z, r18
                        s32_val /= 10;
    7cb8:	8f 81       	ldd	r24, Y+7	; 0x07
    7cba:	98 85       	ldd	r25, Y+8	; 0x08
    7cbc:	a9 85       	ldd	r26, Y+9	; 0x09
    7cbe:	ba 85       	ldd	r27, Y+10	; 0x0a
    7cc0:	2a e0       	ldi	r18, 0x0A	; 10
    7cc2:	30 e0       	ldi	r19, 0x00	; 0
    7cc4:	40 e0       	ldi	r20, 0x00	; 0
    7cc6:	50 e0       	ldi	r21, 0x00	; 0
    7cc8:	bc 01       	movw	r22, r24
    7cca:	cd 01       	movw	r24, r26
    7ccc:	0e 94 bf 42 	call	0x857e	; 0x857e <__divmodsi4>
    7cd0:	da 01       	movw	r26, r20
    7cd2:	c9 01       	movw	r24, r18
    7cd4:	8f 83       	std	Y+7, r24	; 0x07
    7cd6:	98 87       	std	Y+8, r25	; 0x08
    7cd8:	a9 87       	std	Y+9, r26	; 0x09
    7cda:	ba 87       	std	Y+10, r27	; 0x0a
                        data_idx--;
    7cdc:	89 89       	ldd	r24, Y+17	; 0x11
    7cde:	81 50       	subi	r24, 0x01	; 1
    7ce0:	89 8b       	std	Y+17, r24	; 0x11
						if (s32_val==0) break;
    7ce2:	8f 81       	ldd	r24, Y+7	; 0x07
    7ce4:	98 85       	ldd	r25, Y+8	; 0x08
    7ce6:	a9 85       	ldd	r26, Y+9	; 0x09
    7ce8:	ba 85       	ldd	r27, Y+10	; 0x0a
    7cea:	00 97       	sbiw	r24, 0x00	; 0
    7cec:	a1 05       	cpc	r26, r1
    7cee:	b1 05       	cpc	r27, r1
    7cf0:	d9 f1       	breq	.+118    	; 0x7d68 <uart_mini_printf+0x2f6>
    7cf2:	c9 cf       	rjmp	.-110    	; 0x7c86 <uart_mini_printf+0x214>
                   }
                }
                else  // 16-bit
                {
                    s16_val = (S16)(va_arg(arg_ptr, int)); // s16_val = va_arg(arg_ptr, S16);
    7cf4:	28 8d       	ldd	r18, Y+24	; 0x18
    7cf6:	39 8d       	ldd	r19, Y+25	; 0x19
    7cf8:	c9 01       	movw	r24, r18
    7cfa:	02 96       	adiw	r24, 0x02	; 2
    7cfc:	99 8f       	std	Y+25, r25	; 0x19
    7cfe:	88 8f       	std	Y+24, r24	; 0x18
    7d00:	f9 01       	movw	r30, r18
    7d02:	80 81       	ld	r24, Z
    7d04:	91 81       	ldd	r25, Z+1	; 0x01
    7d06:	9c 87       	std	Y+12, r25	; 0x0c
    7d08:	8b 87       	std	Y+11, r24	; 0x0b
                    if (s16_val < 0)
    7d0a:	8b 85       	ldd	r24, Y+11	; 0x0b
    7d0c:	9c 85       	ldd	r25, Y+12	; 0x0c
    7d0e:	99 23       	and	r25, r25
    7d10:	4c f4       	brge	.+18     	; 0x7d24 <uart_mini_printf+0x2b2>
                    {
                        n_sign = TRUE;
    7d12:	81 e0       	ldi	r24, 0x01	; 1
    7d14:	8a 8b       	std	Y+18, r24	; 0x12
                        s16_val  = -s16_val;
    7d16:	8b 85       	ldd	r24, Y+11	; 0x0b
    7d18:	9c 85       	ldd	r25, Y+12	; 0x0c
    7d1a:	90 95       	com	r25
    7d1c:	81 95       	neg	r24
    7d1e:	9f 4f       	sbci	r25, 0xFF	; 255
    7d20:	9c 87       	std	Y+12, r25	; 0x0c
    7d22:	8b 87       	std	Y+11, r24	; 0x0b
                    }
                    while (1)
                    {
                        data_buf[data_idx] = s16_val % 10 + '0';
    7d24:	89 89       	ldd	r24, Y+17	; 0x11
    7d26:	e8 2f       	mov	r30, r24
    7d28:	f0 e0       	ldi	r31, 0x00	; 0
    7d2a:	8b 85       	ldd	r24, Y+11	; 0x0b
    7d2c:	9c 85       	ldd	r25, Y+12	; 0x0c
    7d2e:	2a e0       	ldi	r18, 0x0A	; 10
    7d30:	30 e0       	ldi	r19, 0x00	; 0
    7d32:	b9 01       	movw	r22, r18
    7d34:	0e 94 8a 42 	call	0x8514	; 0x8514 <__divmodhi4>
    7d38:	28 2f       	mov	r18, r24
    7d3a:	20 5d       	subi	r18, 0xD0	; 208
    7d3c:	ce 01       	movw	r24, r28
    7d3e:	4a 96       	adiw	r24, 0x1a	; 26
    7d40:	e8 0f       	add	r30, r24
    7d42:	f9 1f       	adc	r31, r25
    7d44:	20 83       	st	Z, r18
                        s16_val /= 10;
    7d46:	8b 85       	ldd	r24, Y+11	; 0x0b
    7d48:	9c 85       	ldd	r25, Y+12	; 0x0c
    7d4a:	2a e0       	ldi	r18, 0x0A	; 10
    7d4c:	30 e0       	ldi	r19, 0x00	; 0
    7d4e:	b9 01       	movw	r22, r18
    7d50:	0e 94 8a 42 	call	0x8514	; 0x8514 <__divmodhi4>
    7d54:	cb 01       	movw	r24, r22
    7d56:	9c 87       	std	Y+12, r25	; 0x0c
    7d58:	8b 87       	std	Y+11, r24	; 0x0b
                        data_idx--;
    7d5a:	89 89       	ldd	r24, Y+17	; 0x11
    7d5c:	81 50       	subi	r24, 0x01	; 1
    7d5e:	89 8b       	std	Y+17, r24	; 0x11
						if (s16_val==0) break;
    7d60:	8b 85       	ldd	r24, Y+11	; 0x0b
    7d62:	9c 85       	ldd	r25, Y+12	; 0x0c
    7d64:	00 97       	sbiw	r24, 0x00	; 0
    7d66:	f1 f6       	brne	.-68     	; 0x7d24 <uart_mini_printf+0x2b2>
                    }
                }
                if (n_sign) { uart_putchar('-'); }
    7d68:	8a 89       	ldd	r24, Y+18	; 0x12
    7d6a:	88 23       	and	r24, r24
    7d6c:	19 f0       	breq	.+6      	; 0x7d74 <uart_mini_printf+0x302>
    7d6e:	8d e2       	ldi	r24, 0x2D	; 45
    7d70:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                data_idx++;
    7d74:	89 89       	ldd	r24, Y+17	; 0x11
    7d76:	8f 5f       	subi	r24, 0xFF	; 255
    7d78:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    7d7a:	98 89       	ldd	r25, Y+16	; 0x10
    7d7c:	89 89       	ldd	r24, Y+17	; 0x11
    7d7e:	98 17       	cp	r25, r24
    7d80:	10 f4       	brcc	.+4      	; 0x7d86 <uart_mini_printf+0x314>
                {
                    data_idx = min_size;
    7d82:	88 89       	ldd	r24, Y+16	; 0x10
    7d84:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    7d86:	89 89       	ldd	r24, Y+17	; 0x11
    7d88:	28 2f       	mov	r18, r24
    7d8a:	30 e0       	ldi	r19, 0x00	; 0
    7d8c:	ce 01       	movw	r24, r28
    7d8e:	4a 96       	adiw	r24, 0x1a	; 26
    7d90:	82 0f       	add	r24, r18
    7d92:	93 1f       	adc	r25, r19
    7d94:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    7d98:	8b e0       	ldi	r24, 0x0B	; 11
    7d9a:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    7d9c:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    7d9e:	1f 86       	std	Y+15, r1	; 0x0f
    7da0:	ef c1       	rjmp	.+990    	; 0x8180 <uart_mini_printf+0x70e>
                break;  // case 'd'
                
            case 'u':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    7da2:	19 8a       	std	Y+17, r1	; 0x11
    7da4:	0d c0       	rjmp	.+26     	; 0x7dc0 <uart_mini_printf+0x34e>
                {
                    data_buf[data_idx] = '0';
    7da6:	89 89       	ldd	r24, Y+17	; 0x11
    7da8:	28 2f       	mov	r18, r24
    7daa:	30 e0       	ldi	r19, 0x00	; 0
    7dac:	ce 01       	movw	r24, r28
    7dae:	4a 96       	adiw	r24, 0x1a	; 26
    7db0:	fc 01       	movw	r30, r24
    7db2:	e2 0f       	add	r30, r18
    7db4:	f3 1f       	adc	r31, r19
    7db6:	80 e3       	ldi	r24, 0x30	; 48
    7db8:	80 83       	st	Z, r24
                alt_p_c = FALSE;
                long_flag = FALSE;
                break;  // case 'd'
                
            case 'u':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    7dba:	89 89       	ldd	r24, Y+17	; 0x11
    7dbc:	8f 5f       	subi	r24, 0xFF	; 255
    7dbe:	89 8b       	std	Y+17, r24	; 0x11
    7dc0:	89 89       	ldd	r24, Y+17	; 0x11
    7dc2:	8b 30       	cpi	r24, 0x0B	; 11
    7dc4:	80 f3       	brcs	.-32     	; 0x7da6 <uart_mini_printf+0x334>
                {
                    data_buf[data_idx] = '0';
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    7dc6:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    7dc8:	8a e0       	ldi	r24, 0x0A	; 10
    7dca:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    7dcc:	8f 85       	ldd	r24, Y+15	; 0x0f
    7dce:	88 23       	and	r24, r24
    7dd0:	09 f4       	brne	.+2      	; 0x7dd4 <uart_mini_printf+0x362>
    7dd2:	46 c0       	rjmp	.+140    	; 0x7e60 <uart_mini_printf+0x3ee>
                {
                    u32_val = va_arg(arg_ptr, U32);
    7dd4:	28 8d       	ldd	r18, Y+24	; 0x18
    7dd6:	39 8d       	ldd	r19, Y+25	; 0x19
    7dd8:	c9 01       	movw	r24, r18
    7dda:	04 96       	adiw	r24, 0x04	; 4
    7ddc:	99 8f       	std	Y+25, r25	; 0x19
    7dde:	88 8f       	std	Y+24, r24	; 0x18
    7de0:	f9 01       	movw	r30, r18
    7de2:	80 81       	ld	r24, Z
    7de4:	91 81       	ldd	r25, Z+1	; 0x01
    7de6:	a2 81       	ldd	r26, Z+2	; 0x02
    7de8:	b3 81       	ldd	r27, Z+3	; 0x03
    7dea:	89 83       	std	Y+1, r24	; 0x01
    7dec:	9a 83       	std	Y+2, r25	; 0x02
    7dee:	ab 83       	std	Y+3, r26	; 0x03
    7df0:	bc 83       	std	Y+4, r27	; 0x04
                    while (1)
                    {
                        data_buf[data_idx] = u32_val % 10 + '0';
    7df2:	89 89       	ldd	r24, Y+17	; 0x11
    7df4:	08 2f       	mov	r16, r24
    7df6:	10 e0       	ldi	r17, 0x00	; 0
    7df8:	89 81       	ldd	r24, Y+1	; 0x01
    7dfa:	9a 81       	ldd	r25, Y+2	; 0x02
    7dfc:	ab 81       	ldd	r26, Y+3	; 0x03
    7dfe:	bc 81       	ldd	r27, Y+4	; 0x04
    7e00:	2a e0       	ldi	r18, 0x0A	; 10
    7e02:	30 e0       	ldi	r19, 0x00	; 0
    7e04:	40 e0       	ldi	r20, 0x00	; 0
    7e06:	50 e0       	ldi	r21, 0x00	; 0
    7e08:	bc 01       	movw	r22, r24
    7e0a:	cd 01       	movw	r24, r26
    7e0c:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    7e10:	dc 01       	movw	r26, r24
    7e12:	cb 01       	movw	r24, r22
    7e14:	28 2f       	mov	r18, r24
    7e16:	20 5d       	subi	r18, 0xD0	; 208
    7e18:	ce 01       	movw	r24, r28
    7e1a:	4a 96       	adiw	r24, 0x1a	; 26
    7e1c:	fc 01       	movw	r30, r24
    7e1e:	e0 0f       	add	r30, r16
    7e20:	f1 1f       	adc	r31, r17
    7e22:	20 83       	st	Z, r18
                        u32_val /= 10;
    7e24:	89 81       	ldd	r24, Y+1	; 0x01
    7e26:	9a 81       	ldd	r25, Y+2	; 0x02
    7e28:	ab 81       	ldd	r26, Y+3	; 0x03
    7e2a:	bc 81       	ldd	r27, Y+4	; 0x04
    7e2c:	2a e0       	ldi	r18, 0x0A	; 10
    7e2e:	30 e0       	ldi	r19, 0x00	; 0
    7e30:	40 e0       	ldi	r20, 0x00	; 0
    7e32:	50 e0       	ldi	r21, 0x00	; 0
    7e34:	bc 01       	movw	r22, r24
    7e36:	cd 01       	movw	r24, r26
    7e38:	0e 94 9d 42 	call	0x853a	; 0x853a <__udivmodsi4>
    7e3c:	da 01       	movw	r26, r20
    7e3e:	c9 01       	movw	r24, r18
    7e40:	89 83       	std	Y+1, r24	; 0x01
    7e42:	9a 83       	std	Y+2, r25	; 0x02
    7e44:	ab 83       	std	Y+3, r26	; 0x03
    7e46:	bc 83       	std	Y+4, r27	; 0x04
                        data_idx--;
    7e48:	89 89       	ldd	r24, Y+17	; 0x11
    7e4a:	81 50       	subi	r24, 0x01	; 1
    7e4c:	89 8b       	std	Y+17, r24	; 0x11
						if (u32_val==0) break;
    7e4e:	89 81       	ldd	r24, Y+1	; 0x01
    7e50:	9a 81       	ldd	r25, Y+2	; 0x02
    7e52:	ab 81       	ldd	r26, Y+3	; 0x03
    7e54:	bc 81       	ldd	r27, Y+4	; 0x04
    7e56:	00 97       	sbiw	r24, 0x00	; 0
    7e58:	a1 05       	cpc	r26, r1
    7e5a:	b1 05       	cpc	r27, r1
    7e5c:	71 f1       	breq	.+92     	; 0x7eba <uart_mini_printf+0x448>
    7e5e:	c9 cf       	rjmp	.-110    	; 0x7df2 <uart_mini_printf+0x380>
                    }
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
    7e60:	28 8d       	ldd	r18, Y+24	; 0x18
    7e62:	39 8d       	ldd	r19, Y+25	; 0x19
    7e64:	c9 01       	movw	r24, r18
    7e66:	02 96       	adiw	r24, 0x02	; 2
    7e68:	99 8f       	std	Y+25, r25	; 0x19
    7e6a:	88 8f       	std	Y+24, r24	; 0x18
    7e6c:	f9 01       	movw	r30, r18
    7e6e:	80 81       	ld	r24, Z
    7e70:	91 81       	ldd	r25, Z+1	; 0x01
    7e72:	9e 83       	std	Y+6, r25	; 0x06
    7e74:	8d 83       	std	Y+5, r24	; 0x05
                    while (1)
                    {
                        data_buf[data_idx] = u16_val % 10 + '0';
    7e76:	89 89       	ldd	r24, Y+17	; 0x11
    7e78:	e8 2f       	mov	r30, r24
    7e7a:	f0 e0       	ldi	r31, 0x00	; 0
    7e7c:	8d 81       	ldd	r24, Y+5	; 0x05
    7e7e:	9e 81       	ldd	r25, Y+6	; 0x06
    7e80:	2a e0       	ldi	r18, 0x0A	; 10
    7e82:	30 e0       	ldi	r19, 0x00	; 0
    7e84:	b9 01       	movw	r22, r18
    7e86:	0e 94 76 42 	call	0x84ec	; 0x84ec <__udivmodhi4>
    7e8a:	28 2f       	mov	r18, r24
    7e8c:	20 5d       	subi	r18, 0xD0	; 208
    7e8e:	ce 01       	movw	r24, r28
    7e90:	4a 96       	adiw	r24, 0x1a	; 26
    7e92:	e8 0f       	add	r30, r24
    7e94:	f9 1f       	adc	r31, r25
    7e96:	20 83       	st	Z, r18
                        data_idx--;
    7e98:	89 89       	ldd	r24, Y+17	; 0x11
    7e9a:	81 50       	subi	r24, 0x01	; 1
    7e9c:	89 8b       	std	Y+17, r24	; 0x11
                        u16_val /= 10;
    7e9e:	8d 81       	ldd	r24, Y+5	; 0x05
    7ea0:	9e 81       	ldd	r25, Y+6	; 0x06
    7ea2:	2a e0       	ldi	r18, 0x0A	; 10
    7ea4:	30 e0       	ldi	r19, 0x00	; 0
    7ea6:	b9 01       	movw	r22, r18
    7ea8:	0e 94 76 42 	call	0x84ec	; 0x84ec <__udivmodhi4>
    7eac:	cb 01       	movw	r24, r22
    7eae:	9e 83       	std	Y+6, r25	; 0x06
    7eb0:	8d 83       	std	Y+5, r24	; 0x05
						if (u16_val==0) break;
    7eb2:	8d 81       	ldd	r24, Y+5	; 0x05
    7eb4:	9e 81       	ldd	r25, Y+6	; 0x06
    7eb6:	00 97       	sbiw	r24, 0x00	; 0
    7eb8:	f1 f6       	brne	.-68     	; 0x7e76 <uart_mini_printf+0x404>
                    }
                }
                data_idx++;
    7eba:	89 89       	ldd	r24, Y+17	; 0x11
    7ebc:	8f 5f       	subi	r24, 0xFF	; 255
    7ebe:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    7ec0:	98 89       	ldd	r25, Y+16	; 0x10
    7ec2:	89 89       	ldd	r24, Y+17	; 0x11
    7ec4:	98 17       	cp	r25, r24
    7ec6:	10 f4       	brcc	.+4      	; 0x7ecc <uart_mini_printf+0x45a>
                {
                    data_idx = min_size;
    7ec8:	88 89       	ldd	r24, Y+16	; 0x10
    7eca:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    7ecc:	89 89       	ldd	r24, Y+17	; 0x11
    7ece:	28 2f       	mov	r18, r24
    7ed0:	30 e0       	ldi	r19, 0x00	; 0
    7ed2:	ce 01       	movw	r24, r28
    7ed4:	4a 96       	adiw	r24, 0x1a	; 26
    7ed6:	82 0f       	add	r24, r18
    7ed8:	93 1f       	adc	r25, r19
    7eda:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    7ede:	8b e0       	ldi	r24, 0x0B	; 11
    7ee0:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    7ee2:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    7ee4:	1f 86       	std	Y+15, r1	; 0x0f
    7ee6:	4c c1       	rjmp	.+664    	; 0x8180 <uart_mini_printf+0x70e>
                break;  // case 'u':
                
            case 'x':
            case 'X':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    7ee8:	19 8a       	std	Y+17, r1	; 0x11
    7eea:	0d c0       	rjmp	.+26     	; 0x7f06 <uart_mini_printf+0x494>
                {
                    data_buf[data_idx] = '0';
    7eec:	89 89       	ldd	r24, Y+17	; 0x11
    7eee:	28 2f       	mov	r18, r24
    7ef0:	30 e0       	ldi	r19, 0x00	; 0
    7ef2:	ce 01       	movw	r24, r28
    7ef4:	4a 96       	adiw	r24, 0x1a	; 26
    7ef6:	fc 01       	movw	r30, r24
    7ef8:	e2 0f       	add	r30, r18
    7efa:	f3 1f       	adc	r31, r19
    7efc:	80 e3       	ldi	r24, 0x30	; 48
    7efe:	80 83       	st	Z, r24
                long_flag = FALSE;
                break;  // case 'u':
                
            case 'x':
            case 'X':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    7f00:	89 89       	ldd	r24, Y+17	; 0x11
    7f02:	8f 5f       	subi	r24, 0xFF	; 255
    7f04:	89 8b       	std	Y+17, r24	; 0x11
    7f06:	89 89       	ldd	r24, Y+17	; 0x11
    7f08:	8b 30       	cpi	r24, 0x0B	; 11
    7f0a:	80 f3       	brcs	.-32     	; 0x7eec <uart_mini_printf+0x47a>
                {
                    data_buf[data_idx] = '0';
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    7f0c:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    7f0e:	8a e0       	ldi	r24, 0x0A	; 10
    7f10:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    7f12:	8f 85       	ldd	r24, Y+15	; 0x0f
    7f14:	88 23       	and	r24, r24
    7f16:	09 f4       	brne	.+2      	; 0x7f1a <uart_mini_printf+0x4a8>
    7f18:	55 c0       	rjmp	.+170    	; 0x7fc4 <uart_mini_printf+0x552>
                { 
                    u32_val = va_arg(arg_ptr, U32);
    7f1a:	28 8d       	ldd	r18, Y+24	; 0x18
    7f1c:	39 8d       	ldd	r19, Y+25	; 0x19
    7f1e:	c9 01       	movw	r24, r18
    7f20:	04 96       	adiw	r24, 0x04	; 4
    7f22:	99 8f       	std	Y+25, r25	; 0x19
    7f24:	88 8f       	std	Y+24, r24	; 0x18
    7f26:	f9 01       	movw	r30, r18
    7f28:	80 81       	ld	r24, Z
    7f2a:	91 81       	ldd	r25, Z+1	; 0x01
    7f2c:	a2 81       	ldd	r26, Z+2	; 0x02
    7f2e:	b3 81       	ldd	r27, Z+3	; 0x03
    7f30:	89 83       	std	Y+1, r24	; 0x01
    7f32:	9a 83       	std	Y+2, r25	; 0x02
    7f34:	ab 83       	std	Y+3, r26	; 0x03
    7f36:	bc 83       	std	Y+4, r27	; 0x04
    7f38:	3b c0       	rjmp	.+118    	; 0x7fb0 <uart_mini_printf+0x53e>
                    while (u32_val)
                    {
                        u8_temp = (U8)(u32_val & 0x0F);
    7f3a:	89 81       	ldd	r24, Y+1	; 0x01
    7f3c:	8f 70       	andi	r24, 0x0F	; 15
    7f3e:	8b 8b       	std	Y+19, r24	; 0x13
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
    7f40:	89 89       	ldd	r24, Y+17	; 0x11
    7f42:	28 2f       	mov	r18, r24
    7f44:	30 e0       	ldi	r19, 0x00	; 0
    7f46:	3d a7       	std	Y+45, r19	; 0x2d
    7f48:	2c a7       	std	Y+44, r18	; 0x2c
    7f4a:	8b 89       	ldd	r24, Y+19	; 0x13
    7f4c:	8a 30       	cpi	r24, 0x0A	; 10
    7f4e:	28 f4       	brcc	.+10     	; 0x7f5a <uart_mini_printf+0x4e8>
    7f50:	8b 89       	ldd	r24, Y+19	; 0x13
    7f52:	38 2f       	mov	r19, r24
    7f54:	30 5d       	subi	r19, 0xD0	; 208
    7f56:	3b a7       	std	Y+43, r19	; 0x2b
    7f58:	10 c0       	rjmp	.+32     	; 0x7f7a <uart_mini_printf+0x508>
    7f5a:	ee 89       	ldd	r30, Y+22	; 0x16
    7f5c:	ff 89       	ldd	r31, Y+23	; 0x17
    7f5e:	80 81       	ld	r24, Z
    7f60:	88 37       	cpi	r24, 0x78	; 120
    7f62:	19 f4       	brne	.+6      	; 0x7f6a <uart_mini_printf+0x4f8>
    7f64:	81 e6       	ldi	r24, 0x61	; 97
    7f66:	8a a7       	std	Y+42, r24	; 0x2a
    7f68:	02 c0       	rjmp	.+4      	; 0x7f6e <uart_mini_printf+0x4fc>
    7f6a:	91 e4       	ldi	r25, 0x41	; 65
    7f6c:	9a a7       	std	Y+42, r25	; 0x2a
    7f6e:	8b 89       	ldd	r24, Y+19	; 0x13
    7f70:	2a a5       	ldd	r18, Y+42	; 0x2a
    7f72:	82 0f       	add	r24, r18
    7f74:	38 2f       	mov	r19, r24
    7f76:	3a 50       	subi	r19, 0x0A	; 10
    7f78:	3b a7       	std	Y+43, r19	; 0x2b
    7f7a:	ce 01       	movw	r24, r28
    7f7c:	4a 96       	adiw	r24, 0x1a	; 26
    7f7e:	ec a5       	ldd	r30, Y+44	; 0x2c
    7f80:	fd a5       	ldd	r31, Y+45	; 0x2d
    7f82:	e8 0f       	add	r30, r24
    7f84:	f9 1f       	adc	r31, r25
    7f86:	8b a5       	ldd	r24, Y+43	; 0x2b
    7f88:	80 83       	st	Z, r24
                        u32_val >>= 4;
    7f8a:	89 81       	ldd	r24, Y+1	; 0x01
    7f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    7f8e:	ab 81       	ldd	r26, Y+3	; 0x03
    7f90:	bc 81       	ldd	r27, Y+4	; 0x04
    7f92:	68 94       	set
    7f94:	13 f8       	bld	r1, 3
    7f96:	b6 95       	lsr	r27
    7f98:	a7 95       	ror	r26
    7f9a:	97 95       	ror	r25
    7f9c:	87 95       	ror	r24
    7f9e:	16 94       	lsr	r1
    7fa0:	d1 f7       	brne	.-12     	; 0x7f96 <uart_mini_printf+0x524>
    7fa2:	89 83       	std	Y+1, r24	; 0x01
    7fa4:	9a 83       	std	Y+2, r25	; 0x02
    7fa6:	ab 83       	std	Y+3, r26	; 0x03
    7fa8:	bc 83       	std	Y+4, r27	; 0x04
                        data_idx--;
    7faa:	89 89       	ldd	r24, Y+17	; 0x11
    7fac:	81 50       	subi	r24, 0x01	; 1
    7fae:	89 8b       	std	Y+17, r24	; 0x11
                data_buf[DATA_BUF_LEN-1] = 0;
                data_idx = DATA_BUF_LEN - 2;
                if (long_flag)  // 32-bit
                { 
                    u32_val = va_arg(arg_ptr, U32);
                    while (u32_val)
    7fb0:	89 81       	ldd	r24, Y+1	; 0x01
    7fb2:	9a 81       	ldd	r25, Y+2	; 0x02
    7fb4:	ab 81       	ldd	r26, Y+3	; 0x03
    7fb6:	bc 81       	ldd	r27, Y+4	; 0x04
    7fb8:	00 97       	sbiw	r24, 0x00	; 0
    7fba:	a1 05       	cpc	r26, r1
    7fbc:	b1 05       	cpc	r27, r1
    7fbe:	09 f0       	breq	.+2      	; 0x7fc2 <uart_mini_printf+0x550>
    7fc0:	bc cf       	rjmp	.-136    	; 0x7f3a <uart_mini_printf+0x4c8>
    7fc2:	45 c0       	rjmp	.+138    	; 0x804e <uart_mini_printf+0x5dc>
                        data_idx--;
                    }
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
    7fc4:	28 8d       	ldd	r18, Y+24	; 0x18
    7fc6:	39 8d       	ldd	r19, Y+25	; 0x19
    7fc8:	c9 01       	movw	r24, r18
    7fca:	02 96       	adiw	r24, 0x02	; 2
    7fcc:	99 8f       	std	Y+25, r25	; 0x19
    7fce:	88 8f       	std	Y+24, r24	; 0x18
    7fd0:	f9 01       	movw	r30, r18
    7fd2:	80 81       	ld	r24, Z
    7fd4:	91 81       	ldd	r25, Z+1	; 0x01
    7fd6:	9e 83       	std	Y+6, r25	; 0x06
    7fd8:	8d 83       	std	Y+5, r24	; 0x05
    7fda:	35 c0       	rjmp	.+106    	; 0x8046 <uart_mini_printf+0x5d4>
                    while (u16_val)
                    {
                        u8_temp = (U8)(u16_val & 0x0F);
    7fdc:	8d 81       	ldd	r24, Y+5	; 0x05
    7fde:	8f 70       	andi	r24, 0x0F	; 15
    7fe0:	8b 8b       	std	Y+19, r24	; 0x13
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
    7fe2:	89 89       	ldd	r24, Y+17	; 0x11
    7fe4:	28 2f       	mov	r18, r24
    7fe6:	30 e0       	ldi	r19, 0x00	; 0
    7fe8:	39 a7       	std	Y+41, r19	; 0x29
    7fea:	28 a7       	std	Y+40, r18	; 0x28
    7fec:	8b 89       	ldd	r24, Y+19	; 0x13
    7fee:	8a 30       	cpi	r24, 0x0A	; 10
    7ff0:	28 f4       	brcc	.+10     	; 0x7ffc <uart_mini_printf+0x58a>
    7ff2:	8b 89       	ldd	r24, Y+19	; 0x13
    7ff4:	38 2f       	mov	r19, r24
    7ff6:	30 5d       	subi	r19, 0xD0	; 208
    7ff8:	3f a3       	std	Y+39, r19	; 0x27
    7ffa:	10 c0       	rjmp	.+32     	; 0x801c <uart_mini_printf+0x5aa>
    7ffc:	ee 89       	ldd	r30, Y+22	; 0x16
    7ffe:	ff 89       	ldd	r31, Y+23	; 0x17
    8000:	80 81       	ld	r24, Z
    8002:	88 37       	cpi	r24, 0x78	; 120
    8004:	19 f4       	brne	.+6      	; 0x800c <uart_mini_printf+0x59a>
    8006:	81 e6       	ldi	r24, 0x61	; 97
    8008:	8e a3       	std	Y+38, r24	; 0x26
    800a:	02 c0       	rjmp	.+4      	; 0x8010 <uart_mini_printf+0x59e>
    800c:	91 e4       	ldi	r25, 0x41	; 65
    800e:	9e a3       	std	Y+38, r25	; 0x26
    8010:	8b 89       	ldd	r24, Y+19	; 0x13
    8012:	2e a1       	ldd	r18, Y+38	; 0x26
    8014:	82 0f       	add	r24, r18
    8016:	38 2f       	mov	r19, r24
    8018:	3a 50       	subi	r19, 0x0A	; 10
    801a:	3f a3       	std	Y+39, r19	; 0x27
    801c:	ce 01       	movw	r24, r28
    801e:	4a 96       	adiw	r24, 0x1a	; 26
    8020:	e8 a5       	ldd	r30, Y+40	; 0x28
    8022:	f9 a5       	ldd	r31, Y+41	; 0x29
    8024:	e8 0f       	add	r30, r24
    8026:	f9 1f       	adc	r31, r25
    8028:	8f a1       	ldd	r24, Y+39	; 0x27
    802a:	80 83       	st	Z, r24
                        u16_val >>= 4;
    802c:	8d 81       	ldd	r24, Y+5	; 0x05
    802e:	9e 81       	ldd	r25, Y+6	; 0x06
    8030:	92 95       	swap	r25
    8032:	82 95       	swap	r24
    8034:	8f 70       	andi	r24, 0x0F	; 15
    8036:	89 27       	eor	r24, r25
    8038:	9f 70       	andi	r25, 0x0F	; 15
    803a:	89 27       	eor	r24, r25
    803c:	9e 83       	std	Y+6, r25	; 0x06
    803e:	8d 83       	std	Y+5, r24	; 0x05
                        data_idx--;
    8040:	89 89       	ldd	r24, Y+17	; 0x11
    8042:	81 50       	subi	r24, 0x01	; 1
    8044:	89 8b       	std	Y+17, r24	; 0x11
                    }
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
                    while (u16_val)
    8046:	8d 81       	ldd	r24, Y+5	; 0x05
    8048:	9e 81       	ldd	r25, Y+6	; 0x06
    804a:	00 97       	sbiw	r24, 0x00	; 0
    804c:	39 f6       	brne	.-114    	; 0x7fdc <uart_mini_printf+0x56a>
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
                        u16_val >>= 4;
                        data_idx--;
                    }
                }
                data_idx++;
    804e:	89 89       	ldd	r24, Y+17	; 0x11
    8050:	8f 5f       	subi	r24, 0xFF	; 255
    8052:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    8054:	98 89       	ldd	r25, Y+16	; 0x10
    8056:	89 89       	ldd	r24, Y+17	; 0x11
    8058:	98 17       	cp	r25, r24
    805a:	10 f4       	brcc	.+4      	; 0x8060 <uart_mini_printf+0x5ee>
                {
                    data_idx = min_size;
    805c:	88 89       	ldd	r24, Y+16	; 0x10
    805e:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    8060:	89 89       	ldd	r24, Y+17	; 0x11
    8062:	28 2f       	mov	r18, r24
    8064:	30 e0       	ldi	r19, 0x00	; 0
    8066:	ce 01       	movw	r24, r28
    8068:	4a 96       	adiw	r24, 0x1a	; 26
    806a:	82 0f       	add	r24, r18
    806c:	93 1f       	adc	r25, r19
    806e:	0e 94 1c 3d 	call	0x7a38	; 0x7a38 <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    8072:	8b e0       	ldi	r24, 0x0B	; 11
    8074:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    8076:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    8078:	1f 86       	std	Y+15, r1	; 0x0f
    807a:	82 c0       	rjmp	.+260    	; 0x8180 <uart_mini_printf+0x70e>
                break;  // case 'x' & 'X'
                
            case '0':   // Max allowed "min_size" 2 decimal digit, truncated to DATA_BUF_LEN-1.
                min_size = DATA_BUF_LEN-1;
    807c:	8b e0       	ldi	r24, 0x0B	; 11
    807e:	88 8b       	std	Y+16, r24	; 0x10
                if (long_flag == TRUE)      // ERROR: 'l' before '0'
    8080:	8f 85       	ldd	r24, Y+15	; 0x0f
    8082:	81 30       	cpi	r24, 0x01	; 1
    8084:	49 f4       	brne	.+18     	; 0x8098 <uart_mini_printf+0x626>
                {
                    uart_putchar('l');
    8086:	8c e6       	ldi	r24, 0x6C	; 108
    8088:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    uart_putchar('0');
    808c:	80 e3       	ldi	r24, 0x30	; 48
    808e:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    // Clean up
                    alt_p_c = FALSE;
    8092:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    8094:	1f 86       	std	Y+15, r1	; 0x0f
    8096:	74 c0       	rjmp	.+232    	; 0x8180 <uart_mini_printf+0x70e>
                    break;
                }
                u8_temp = *++p;
    8098:	8e 89       	ldd	r24, Y+22	; 0x16
    809a:	9f 89       	ldd	r25, Y+23	; 0x17
    809c:	01 96       	adiw	r24, 0x01	; 1
    809e:	9f 8b       	std	Y+23, r25	; 0x17
    80a0:	8e 8b       	std	Y+22, r24	; 0x16
    80a2:	ee 89       	ldd	r30, Y+22	; 0x16
    80a4:	ff 89       	ldd	r31, Y+23	; 0x17
    80a6:	80 81       	ld	r24, Z
    80a8:	8b 8b       	std	Y+19, r24	; 0x13
                if ((u8_temp >='0') && (u8_temp <='9'))
    80aa:	8b 89       	ldd	r24, Y+19	; 0x13
    80ac:	80 33       	cpi	r24, 0x30	; 48
    80ae:	08 f4       	brcc	.+2      	; 0x80b2 <uart_mini_printf+0x640>
    80b0:	4d c0       	rjmp	.+154    	; 0x814c <uart_mini_printf+0x6da>
    80b2:	8b 89       	ldd	r24, Y+19	; 0x13
    80b4:	8a 33       	cpi	r24, 0x3A	; 58
    80b6:	08 f0       	brcs	.+2      	; 0x80ba <uart_mini_printf+0x648>
    80b8:	49 c0       	rjmp	.+146    	; 0x814c <uart_mini_printf+0x6da>
                {
                    min_size = u8_temp & 0x0F;
    80ba:	8b 89       	ldd	r24, Y+19	; 0x13
    80bc:	8f 70       	andi	r24, 0x0F	; 15
    80be:	88 8b       	std	Y+16, r24	; 0x10
                    u8_temp = *++p;
    80c0:	8e 89       	ldd	r24, Y+22	; 0x16
    80c2:	9f 89       	ldd	r25, Y+23	; 0x17
    80c4:	01 96       	adiw	r24, 0x01	; 1
    80c6:	9f 8b       	std	Y+23, r25	; 0x17
    80c8:	8e 8b       	std	Y+22, r24	; 0x16
    80ca:	ee 89       	ldd	r30, Y+22	; 0x16
    80cc:	ff 89       	ldd	r31, Y+23	; 0x17
    80ce:	80 81       	ld	r24, Z
    80d0:	8b 8b       	std	Y+19, r24	; 0x13
                    if ((u8_temp >='0') && (u8_temp <='9'))
    80d2:	8b 89       	ldd	r24, Y+19	; 0x13
    80d4:	80 33       	cpi	r24, 0x30	; 48
    80d6:	90 f0       	brcs	.+36     	; 0x80fc <uart_mini_printf+0x68a>
    80d8:	8b 89       	ldd	r24, Y+19	; 0x13
    80da:	8a 33       	cpi	r24, 0x3A	; 58
    80dc:	78 f4       	brcc	.+30     	; 0x80fc <uart_mini_printf+0x68a>
                    {
                        min_size <<= 4;
    80de:	88 89       	ldd	r24, Y+16	; 0x10
    80e0:	82 95       	swap	r24
    80e2:	80 7f       	andi	r24, 0xF0	; 240
    80e4:	88 8b       	std	Y+16, r24	; 0x10
                        min_size |= (u8_temp & 0x0F);
    80e6:	8b 89       	ldd	r24, Y+19	; 0x13
    80e8:	98 2f       	mov	r25, r24
    80ea:	9f 70       	andi	r25, 0x0F	; 15
    80ec:	88 89       	ldd	r24, Y+16	; 0x10
    80ee:	89 2b       	or	r24, r25
    80f0:	88 8b       	std	Y+16, r24	; 0x10
                        p++;
    80f2:	8e 89       	ldd	r24, Y+22	; 0x16
    80f4:	9f 89       	ldd	r25, Y+23	; 0x17
    80f6:	01 96       	adiw	r24, 0x01	; 1
    80f8:	9f 8b       	std	Y+23, r25	; 0x17
    80fa:	8e 8b       	std	Y+22, r24	; 0x16
                    }
                    min_size = ((min_size & 0x0F) + ((min_size >> 4) *10));  // Decimal to hexa
    80fc:	88 89       	ldd	r24, Y+16	; 0x10
    80fe:	48 2f       	mov	r20, r24
    8100:	4f 70       	andi	r20, 0x0F	; 15
    8102:	88 89       	ldd	r24, Y+16	; 0x10
    8104:	82 95       	swap	r24
    8106:	8f 70       	andi	r24, 0x0F	; 15
    8108:	88 2f       	mov	r24, r24
    810a:	90 e0       	ldi	r25, 0x00	; 0
    810c:	9c 01       	movw	r18, r24
    810e:	22 0f       	add	r18, r18
    8110:	33 1f       	adc	r19, r19
    8112:	c9 01       	movw	r24, r18
    8114:	88 0f       	add	r24, r24
    8116:	99 1f       	adc	r25, r25
    8118:	88 0f       	add	r24, r24
    811a:	99 1f       	adc	r25, r25
    811c:	82 0f       	add	r24, r18
    811e:	93 1f       	adc	r25, r19
    8120:	84 0f       	add	r24, r20
    8122:	88 8b       	std	Y+16, r24	; 0x10
                    if (min_size > (DATA_BUF_LEN-1))
    8124:	88 89       	ldd	r24, Y+16	; 0x10
    8126:	8c 30       	cpi	r24, 0x0C	; 12
    8128:	10 f0       	brcs	.+4      	; 0x812e <uart_mini_printf+0x6bc>
                    {
                        min_size = (DATA_BUF_LEN-1);
    812a:	8b e0       	ldi	r24, 0x0B	; 11
    812c:	88 8b       	std	Y+16, r24	; 0x10
                    }  // Truncation
                    min_size = DATA_BUF_LEN-1 - min_size;  // "min_size" formatted as "data_ix"
    812e:	9b e0       	ldi	r25, 0x0B	; 11
    8130:	88 89       	ldd	r24, Y+16	; 0x10
    8132:	29 2f       	mov	r18, r25
    8134:	28 1b       	sub	r18, r24
    8136:	82 2f       	mov	r24, r18
    8138:	88 8b       	std	Y+16, r24	; 0x10
                    // Clean up
                    alt_p_c = FALSE;
                    long_flag = FALSE;
                    break;
                }
                p-=2;
    813a:	8e 89       	ldd	r24, Y+22	; 0x16
    813c:	9f 89       	ldd	r25, Y+23	; 0x17
    813e:	02 97       	sbiw	r24, 0x02	; 2
    8140:	9f 8b       	std	Y+23, r25	; 0x17
    8142:	8e 8b       	std	Y+22, r24	; 0x16
                alt_p_c = TRUE;
    8144:	81 e0       	ldi	r24, 0x01	; 1
    8146:	8e 87       	std	Y+14, r24	; 0x0e
                // Clean up
                long_flag = FALSE;
    8148:	1f 86       	std	Y+15, r1	; 0x0f
    814a:	1a c0       	rjmp	.+52     	; 0x8180 <uart_mini_printf+0x70e>
                    }  // Truncation
                    min_size = DATA_BUF_LEN-1 - min_size;  // "min_size" formatted as "data_ix"
                }
                else      // ERROR: any "char" after '0'
                {
                    uart_putchar('0');
    814c:	80 e3       	ldi	r24, 0x30	; 48
    814e:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    uart_putchar(*p);
    8152:	ee 89       	ldd	r30, Y+22	; 0x16
    8154:	ff 89       	ldd	r31, Y+23	; 0x17
    8156:	80 81       	ld	r24, Z
    8158:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                    // Clean up
                    alt_p_c = FALSE;
    815c:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    815e:	1f 86       	std	Y+15, r1	; 0x0f
    8160:	0f c0       	rjmp	.+30     	; 0x8180 <uart_mini_printf+0x70e>
                // Clean up
                long_flag = FALSE;
                break;  // case '0'
                
            default:
                if (long_flag == TRUE)
    8162:	8f 85       	ldd	r24, Y+15	; 0x0f
    8164:	81 30       	cpi	r24, 0x01	; 1
    8166:	19 f4       	brne	.+6      	; 0x816e <uart_mini_printf+0x6fc>
                {
                    uart_putchar('l');
    8168:	8c e6       	ldi	r24, 0x6C	; 108
    816a:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                }
                uart_putchar(*p);
    816e:	ee 89       	ldd	r30, Y+22	; 0x16
    8170:	ff 89       	ldd	r31, Y+23	; 0x17
    8172:	80 81       	ld	r24, Z
    8174:	0e 94 8a 3c 	call	0x7914	; 0x7914 <uart_putchar>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    8178:	8b e0       	ldi	r24, 0x0B	; 11
    817a:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    817c:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    817e:	1f 86       	std	Y+15, r1	; 0x0f
    long_flag = FALSE;
    alt_p_c = FALSE;
    min_size = DATA_BUF_LEN-1;

    va_start(arg_ptr, format);   // make arg_ptr point to the first unnamed arg
    for (p = (U8 *) format; *p; p++)
    8180:	8e 89       	ldd	r24, Y+22	; 0x16
    8182:	9f 89       	ldd	r25, Y+23	; 0x17
    8184:	01 96       	adiw	r24, 0x01	; 1
    8186:	9f 8b       	std	Y+23, r25	; 0x17
    8188:	8e 8b       	std	Y+22, r24	; 0x16
    818a:	ee 89       	ldd	r30, Y+22	; 0x16
    818c:	ff 89       	ldd	r31, Y+23	; 0x17
    818e:	80 81       	ld	r24, Z
    8190:	88 23       	and	r24, r24
    8192:	09 f0       	breq	.+2      	; 0x8196 <uart_mini_printf+0x724>
    8194:	87 cc       	rjmp	.-1778   	; 0x7aa4 <uart_mini_printf+0x32>
        }   // switch (*p ...
        
    }   // for (p = ...
    
    va_end(arg_ptr);
    return 0;
    8196:	80 e0       	ldi	r24, 0x00	; 0
}
    8198:	af 96       	adiw	r28, 0x2f	; 47
    819a:	0f b6       	in	r0, 0x3f	; 63
    819c:	f8 94       	cli
    819e:	de bf       	out	0x3e, r29	; 62
    81a0:	0f be       	out	0x3f, r0	; 63
    81a2:	cd bf       	out	0x3d, r28	; 61
    81a4:	cf 91       	pop	r28
    81a6:	df 91       	pop	r29
    81a8:	1f 91       	pop	r17
    81aa:	0f 91       	pop	r16
    81ac:	08 95       	ret

000081ae <__cmpsf2>:
    81ae:	97 d0       	rcall	.+302    	; 0x82de <__fp_cmp>
    81b0:	08 f4       	brcc	.+2      	; 0x81b4 <__cmpsf2+0x6>
    81b2:	81 e0       	ldi	r24, 0x01	; 1
    81b4:	08 95       	ret

000081b6 <__divsf3>:
    81b6:	0c d0       	rcall	.+24     	; 0x81d0 <__divsf3x>
    81b8:	cd c0       	rjmp	.+410    	; 0x8354 <__fp_round>
    81ba:	c5 d0       	rcall	.+394    	; 0x8346 <__fp_pscB>
    81bc:	40 f0       	brcs	.+16     	; 0x81ce <__divsf3+0x18>
    81be:	bc d0       	rcall	.+376    	; 0x8338 <__fp_pscA>
    81c0:	30 f0       	brcs	.+12     	; 0x81ce <__divsf3+0x18>
    81c2:	21 f4       	brne	.+8      	; 0x81cc <__divsf3+0x16>
    81c4:	5f 3f       	cpi	r21, 0xFF	; 255
    81c6:	19 f0       	breq	.+6      	; 0x81ce <__divsf3+0x18>
    81c8:	ae c0       	rjmp	.+348    	; 0x8326 <__fp_inf>
    81ca:	51 11       	cpse	r21, r1
    81cc:	f7 c0       	rjmp	.+494    	; 0x83bc <__fp_szero>
    81ce:	b1 c0       	rjmp	.+354    	; 0x8332 <__fp_nan>

000081d0 <__divsf3x>:
    81d0:	d2 d0       	rcall	.+420    	; 0x8376 <__fp_split3>
    81d2:	98 f3       	brcs	.-26     	; 0x81ba <__divsf3+0x4>

000081d4 <__divsf3_pse>:
    81d4:	99 23       	and	r25, r25
    81d6:	c9 f3       	breq	.-14     	; 0x81ca <__divsf3+0x14>
    81d8:	55 23       	and	r21, r21
    81da:	b1 f3       	breq	.-20     	; 0x81c8 <__divsf3+0x12>
    81dc:	95 1b       	sub	r25, r21
    81de:	55 0b       	sbc	r21, r21
    81e0:	bb 27       	eor	r27, r27
    81e2:	aa 27       	eor	r26, r26
    81e4:	62 17       	cp	r22, r18
    81e6:	73 07       	cpc	r23, r19
    81e8:	84 07       	cpc	r24, r20
    81ea:	38 f0       	brcs	.+14     	; 0x81fa <__divsf3_pse+0x26>
    81ec:	9f 5f       	subi	r25, 0xFF	; 255
    81ee:	5f 4f       	sbci	r21, 0xFF	; 255
    81f0:	22 0f       	add	r18, r18
    81f2:	33 1f       	adc	r19, r19
    81f4:	44 1f       	adc	r20, r20
    81f6:	aa 1f       	adc	r26, r26
    81f8:	a9 f3       	breq	.-22     	; 0x81e4 <__divsf3_pse+0x10>
    81fa:	33 d0       	rcall	.+102    	; 0x8262 <__divsf3_pse+0x8e>
    81fc:	0e 2e       	mov	r0, r30
    81fe:	3a f0       	brmi	.+14     	; 0x820e <__divsf3_pse+0x3a>
    8200:	e0 e8       	ldi	r30, 0x80	; 128
    8202:	30 d0       	rcall	.+96     	; 0x8264 <__divsf3_pse+0x90>
    8204:	91 50       	subi	r25, 0x01	; 1
    8206:	50 40       	sbci	r21, 0x00	; 0
    8208:	e6 95       	lsr	r30
    820a:	00 1c       	adc	r0, r0
    820c:	ca f7       	brpl	.-14     	; 0x8200 <__divsf3_pse+0x2c>
    820e:	29 d0       	rcall	.+82     	; 0x8262 <__divsf3_pse+0x8e>
    8210:	fe 2f       	mov	r31, r30
    8212:	27 d0       	rcall	.+78     	; 0x8262 <__divsf3_pse+0x8e>
    8214:	66 0f       	add	r22, r22
    8216:	77 1f       	adc	r23, r23
    8218:	88 1f       	adc	r24, r24
    821a:	bb 1f       	adc	r27, r27
    821c:	26 17       	cp	r18, r22
    821e:	37 07       	cpc	r19, r23
    8220:	48 07       	cpc	r20, r24
    8222:	ab 07       	cpc	r26, r27
    8224:	b0 e8       	ldi	r27, 0x80	; 128
    8226:	09 f0       	breq	.+2      	; 0x822a <__divsf3_pse+0x56>
    8228:	bb 0b       	sbc	r27, r27
    822a:	80 2d       	mov	r24, r0
    822c:	bf 01       	movw	r22, r30
    822e:	ff 27       	eor	r31, r31
    8230:	93 58       	subi	r25, 0x83	; 131
    8232:	5f 4f       	sbci	r21, 0xFF	; 255
    8234:	2a f0       	brmi	.+10     	; 0x8240 <__divsf3_pse+0x6c>
    8236:	9e 3f       	cpi	r25, 0xFE	; 254
    8238:	51 05       	cpc	r21, r1
    823a:	68 f0       	brcs	.+26     	; 0x8256 <__divsf3_pse+0x82>
    823c:	74 c0       	rjmp	.+232    	; 0x8326 <__fp_inf>
    823e:	be c0       	rjmp	.+380    	; 0x83bc <__fp_szero>
    8240:	5f 3f       	cpi	r21, 0xFF	; 255
    8242:	ec f3       	brlt	.-6      	; 0x823e <__divsf3_pse+0x6a>
    8244:	98 3e       	cpi	r25, 0xE8	; 232
    8246:	dc f3       	brlt	.-10     	; 0x823e <__divsf3_pse+0x6a>
    8248:	86 95       	lsr	r24
    824a:	77 95       	ror	r23
    824c:	67 95       	ror	r22
    824e:	b7 95       	ror	r27
    8250:	f7 95       	ror	r31
    8252:	9f 5f       	subi	r25, 0xFF	; 255
    8254:	c9 f7       	brne	.-14     	; 0x8248 <__divsf3_pse+0x74>
    8256:	88 0f       	add	r24, r24
    8258:	91 1d       	adc	r25, r1
    825a:	96 95       	lsr	r25
    825c:	87 95       	ror	r24
    825e:	97 f9       	bld	r25, 7
    8260:	08 95       	ret
    8262:	e1 e0       	ldi	r30, 0x01	; 1
    8264:	66 0f       	add	r22, r22
    8266:	77 1f       	adc	r23, r23
    8268:	88 1f       	adc	r24, r24
    826a:	bb 1f       	adc	r27, r27
    826c:	62 17       	cp	r22, r18
    826e:	73 07       	cpc	r23, r19
    8270:	84 07       	cpc	r24, r20
    8272:	ba 07       	cpc	r27, r26
    8274:	20 f0       	brcs	.+8      	; 0x827e <__divsf3_pse+0xaa>
    8276:	62 1b       	sub	r22, r18
    8278:	73 0b       	sbc	r23, r19
    827a:	84 0b       	sbc	r24, r20
    827c:	ba 0b       	sbc	r27, r26
    827e:	ee 1f       	adc	r30, r30
    8280:	88 f7       	brcc	.-30     	; 0x8264 <__divsf3_pse+0x90>
    8282:	e0 95       	com	r30
    8284:	08 95       	ret

00008286 <__fixunssfsi>:
    8286:	7f d0       	rcall	.+254    	; 0x8386 <__fp_splitA>
    8288:	88 f0       	brcs	.+34     	; 0x82ac <__fixunssfsi+0x26>
    828a:	9f 57       	subi	r25, 0x7F	; 127
    828c:	90 f0       	brcs	.+36     	; 0x82b2 <__fixunssfsi+0x2c>
    828e:	b9 2f       	mov	r27, r25
    8290:	99 27       	eor	r25, r25
    8292:	b7 51       	subi	r27, 0x17	; 23
    8294:	a0 f0       	brcs	.+40     	; 0x82be <__fixunssfsi+0x38>
    8296:	d1 f0       	breq	.+52     	; 0x82cc <__fixunssfsi+0x46>
    8298:	66 0f       	add	r22, r22
    829a:	77 1f       	adc	r23, r23
    829c:	88 1f       	adc	r24, r24
    829e:	99 1f       	adc	r25, r25
    82a0:	1a f0       	brmi	.+6      	; 0x82a8 <__fixunssfsi+0x22>
    82a2:	ba 95       	dec	r27
    82a4:	c9 f7       	brne	.-14     	; 0x8298 <__fixunssfsi+0x12>
    82a6:	12 c0       	rjmp	.+36     	; 0x82cc <__fixunssfsi+0x46>
    82a8:	b1 30       	cpi	r27, 0x01	; 1
    82aa:	81 f0       	breq	.+32     	; 0x82cc <__fixunssfsi+0x46>
    82ac:	86 d0       	rcall	.+268    	; 0x83ba <__fp_zero>
    82ae:	b1 e0       	ldi	r27, 0x01	; 1
    82b0:	08 95       	ret
    82b2:	83 c0       	rjmp	.+262    	; 0x83ba <__fp_zero>
    82b4:	67 2f       	mov	r22, r23
    82b6:	78 2f       	mov	r23, r24
    82b8:	88 27       	eor	r24, r24
    82ba:	b8 5f       	subi	r27, 0xF8	; 248
    82bc:	39 f0       	breq	.+14     	; 0x82cc <__fixunssfsi+0x46>
    82be:	b9 3f       	cpi	r27, 0xF9	; 249
    82c0:	cc f3       	brlt	.-14     	; 0x82b4 <__fixunssfsi+0x2e>
    82c2:	86 95       	lsr	r24
    82c4:	77 95       	ror	r23
    82c6:	67 95       	ror	r22
    82c8:	b3 95       	inc	r27
    82ca:	d9 f7       	brne	.-10     	; 0x82c2 <__fixunssfsi+0x3c>
    82cc:	3e f4       	brtc	.+14     	; 0x82dc <__fixunssfsi+0x56>
    82ce:	90 95       	com	r25
    82d0:	80 95       	com	r24
    82d2:	70 95       	com	r23
    82d4:	61 95       	neg	r22
    82d6:	7f 4f       	sbci	r23, 0xFF	; 255
    82d8:	8f 4f       	sbci	r24, 0xFF	; 255
    82da:	9f 4f       	sbci	r25, 0xFF	; 255
    82dc:	08 95       	ret

000082de <__fp_cmp>:
    82de:	99 0f       	add	r25, r25
    82e0:	00 08       	sbc	r0, r0
    82e2:	55 0f       	add	r21, r21
    82e4:	aa 0b       	sbc	r26, r26
    82e6:	e0 e8       	ldi	r30, 0x80	; 128
    82e8:	fe ef       	ldi	r31, 0xFE	; 254
    82ea:	16 16       	cp	r1, r22
    82ec:	17 06       	cpc	r1, r23
    82ee:	e8 07       	cpc	r30, r24
    82f0:	f9 07       	cpc	r31, r25
    82f2:	c0 f0       	brcs	.+48     	; 0x8324 <__fp_cmp+0x46>
    82f4:	12 16       	cp	r1, r18
    82f6:	13 06       	cpc	r1, r19
    82f8:	e4 07       	cpc	r30, r20
    82fa:	f5 07       	cpc	r31, r21
    82fc:	98 f0       	brcs	.+38     	; 0x8324 <__fp_cmp+0x46>
    82fe:	62 1b       	sub	r22, r18
    8300:	73 0b       	sbc	r23, r19
    8302:	84 0b       	sbc	r24, r20
    8304:	95 0b       	sbc	r25, r21
    8306:	39 f4       	brne	.+14     	; 0x8316 <__fp_cmp+0x38>
    8308:	0a 26       	eor	r0, r26
    830a:	61 f0       	breq	.+24     	; 0x8324 <__fp_cmp+0x46>
    830c:	23 2b       	or	r18, r19
    830e:	24 2b       	or	r18, r20
    8310:	25 2b       	or	r18, r21
    8312:	21 f4       	brne	.+8      	; 0x831c <__fp_cmp+0x3e>
    8314:	08 95       	ret
    8316:	0a 26       	eor	r0, r26
    8318:	09 f4       	brne	.+2      	; 0x831c <__fp_cmp+0x3e>
    831a:	a1 40       	sbci	r26, 0x01	; 1
    831c:	a6 95       	lsr	r26
    831e:	8f ef       	ldi	r24, 0xFF	; 255
    8320:	81 1d       	adc	r24, r1
    8322:	81 1d       	adc	r24, r1
    8324:	08 95       	ret

00008326 <__fp_inf>:
    8326:	97 f9       	bld	r25, 7
    8328:	9f 67       	ori	r25, 0x7F	; 127
    832a:	80 e8       	ldi	r24, 0x80	; 128
    832c:	70 e0       	ldi	r23, 0x00	; 0
    832e:	60 e0       	ldi	r22, 0x00	; 0
    8330:	08 95       	ret

00008332 <__fp_nan>:
    8332:	9f ef       	ldi	r25, 0xFF	; 255
    8334:	80 ec       	ldi	r24, 0xC0	; 192
    8336:	08 95       	ret

00008338 <__fp_pscA>:
    8338:	00 24       	eor	r0, r0
    833a:	0a 94       	dec	r0
    833c:	16 16       	cp	r1, r22
    833e:	17 06       	cpc	r1, r23
    8340:	18 06       	cpc	r1, r24
    8342:	09 06       	cpc	r0, r25
    8344:	08 95       	ret

00008346 <__fp_pscB>:
    8346:	00 24       	eor	r0, r0
    8348:	0a 94       	dec	r0
    834a:	12 16       	cp	r1, r18
    834c:	13 06       	cpc	r1, r19
    834e:	14 06       	cpc	r1, r20
    8350:	05 06       	cpc	r0, r21
    8352:	08 95       	ret

00008354 <__fp_round>:
    8354:	09 2e       	mov	r0, r25
    8356:	03 94       	inc	r0
    8358:	00 0c       	add	r0, r0
    835a:	11 f4       	brne	.+4      	; 0x8360 <__fp_round+0xc>
    835c:	88 23       	and	r24, r24
    835e:	52 f0       	brmi	.+20     	; 0x8374 <__fp_round+0x20>
    8360:	bb 0f       	add	r27, r27
    8362:	40 f4       	brcc	.+16     	; 0x8374 <__fp_round+0x20>
    8364:	bf 2b       	or	r27, r31
    8366:	11 f4       	brne	.+4      	; 0x836c <__fp_round+0x18>
    8368:	60 ff       	sbrs	r22, 0
    836a:	04 c0       	rjmp	.+8      	; 0x8374 <__fp_round+0x20>
    836c:	6f 5f       	subi	r22, 0xFF	; 255
    836e:	7f 4f       	sbci	r23, 0xFF	; 255
    8370:	8f 4f       	sbci	r24, 0xFF	; 255
    8372:	9f 4f       	sbci	r25, 0xFF	; 255
    8374:	08 95       	ret

00008376 <__fp_split3>:
    8376:	57 fd       	sbrc	r21, 7
    8378:	90 58       	subi	r25, 0x80	; 128
    837a:	44 0f       	add	r20, r20
    837c:	55 1f       	adc	r21, r21
    837e:	59 f0       	breq	.+22     	; 0x8396 <__fp_splitA+0x10>
    8380:	5f 3f       	cpi	r21, 0xFF	; 255
    8382:	71 f0       	breq	.+28     	; 0x83a0 <__fp_splitA+0x1a>
    8384:	47 95       	ror	r20

00008386 <__fp_splitA>:
    8386:	88 0f       	add	r24, r24
    8388:	97 fb       	bst	r25, 7
    838a:	99 1f       	adc	r25, r25
    838c:	61 f0       	breq	.+24     	; 0x83a6 <__fp_splitA+0x20>
    838e:	9f 3f       	cpi	r25, 0xFF	; 255
    8390:	79 f0       	breq	.+30     	; 0x83b0 <__fp_splitA+0x2a>
    8392:	87 95       	ror	r24
    8394:	08 95       	ret
    8396:	12 16       	cp	r1, r18
    8398:	13 06       	cpc	r1, r19
    839a:	14 06       	cpc	r1, r20
    839c:	55 1f       	adc	r21, r21
    839e:	f2 cf       	rjmp	.-28     	; 0x8384 <__fp_split3+0xe>
    83a0:	46 95       	lsr	r20
    83a2:	f1 df       	rcall	.-30     	; 0x8386 <__fp_splitA>
    83a4:	08 c0       	rjmp	.+16     	; 0x83b6 <__fp_splitA+0x30>
    83a6:	16 16       	cp	r1, r22
    83a8:	17 06       	cpc	r1, r23
    83aa:	18 06       	cpc	r1, r24
    83ac:	99 1f       	adc	r25, r25
    83ae:	f1 cf       	rjmp	.-30     	; 0x8392 <__fp_splitA+0xc>
    83b0:	86 95       	lsr	r24
    83b2:	71 05       	cpc	r23, r1
    83b4:	61 05       	cpc	r22, r1
    83b6:	08 94       	sec
    83b8:	08 95       	ret

000083ba <__fp_zero>:
    83ba:	e8 94       	clt

000083bc <__fp_szero>:
    83bc:	bb 27       	eor	r27, r27
    83be:	66 27       	eor	r22, r22
    83c0:	77 27       	eor	r23, r23
    83c2:	cb 01       	movw	r24, r22
    83c4:	97 f9       	bld	r25, 7
    83c6:	08 95       	ret

000083c8 <__gesf2>:
    83c8:	8a df       	rcall	.-236    	; 0x82de <__fp_cmp>
    83ca:	08 f4       	brcc	.+2      	; 0x83ce <__gesf2+0x6>
    83cc:	8f ef       	ldi	r24, 0xFF	; 255
    83ce:	08 95       	ret

000083d0 <__mulsf3>:
    83d0:	0b d0       	rcall	.+22     	; 0x83e8 <__mulsf3x>
    83d2:	c0 cf       	rjmp	.-128    	; 0x8354 <__fp_round>
    83d4:	b1 df       	rcall	.-158    	; 0x8338 <__fp_pscA>
    83d6:	28 f0       	brcs	.+10     	; 0x83e2 <__mulsf3+0x12>
    83d8:	b6 df       	rcall	.-148    	; 0x8346 <__fp_pscB>
    83da:	18 f0       	brcs	.+6      	; 0x83e2 <__mulsf3+0x12>
    83dc:	95 23       	and	r25, r21
    83de:	09 f0       	breq	.+2      	; 0x83e2 <__mulsf3+0x12>
    83e0:	a2 cf       	rjmp	.-188    	; 0x8326 <__fp_inf>
    83e2:	a7 cf       	rjmp	.-178    	; 0x8332 <__fp_nan>
    83e4:	11 24       	eor	r1, r1
    83e6:	ea cf       	rjmp	.-44     	; 0x83bc <__fp_szero>

000083e8 <__mulsf3x>:
    83e8:	c6 df       	rcall	.-116    	; 0x8376 <__fp_split3>
    83ea:	a0 f3       	brcs	.-24     	; 0x83d4 <__mulsf3+0x4>

000083ec <__mulsf3_pse>:
    83ec:	95 9f       	mul	r25, r21
    83ee:	d1 f3       	breq	.-12     	; 0x83e4 <__mulsf3+0x14>
    83f0:	95 0f       	add	r25, r21
    83f2:	50 e0       	ldi	r21, 0x00	; 0
    83f4:	55 1f       	adc	r21, r21
    83f6:	62 9f       	mul	r22, r18
    83f8:	f0 01       	movw	r30, r0
    83fa:	72 9f       	mul	r23, r18
    83fc:	bb 27       	eor	r27, r27
    83fe:	f0 0d       	add	r31, r0
    8400:	b1 1d       	adc	r27, r1
    8402:	63 9f       	mul	r22, r19
    8404:	aa 27       	eor	r26, r26
    8406:	f0 0d       	add	r31, r0
    8408:	b1 1d       	adc	r27, r1
    840a:	aa 1f       	adc	r26, r26
    840c:	64 9f       	mul	r22, r20
    840e:	66 27       	eor	r22, r22
    8410:	b0 0d       	add	r27, r0
    8412:	a1 1d       	adc	r26, r1
    8414:	66 1f       	adc	r22, r22
    8416:	82 9f       	mul	r24, r18
    8418:	22 27       	eor	r18, r18
    841a:	b0 0d       	add	r27, r0
    841c:	a1 1d       	adc	r26, r1
    841e:	62 1f       	adc	r22, r18
    8420:	73 9f       	mul	r23, r19
    8422:	b0 0d       	add	r27, r0
    8424:	a1 1d       	adc	r26, r1
    8426:	62 1f       	adc	r22, r18
    8428:	83 9f       	mul	r24, r19
    842a:	a0 0d       	add	r26, r0
    842c:	61 1d       	adc	r22, r1
    842e:	22 1f       	adc	r18, r18
    8430:	74 9f       	mul	r23, r20
    8432:	33 27       	eor	r19, r19
    8434:	a0 0d       	add	r26, r0
    8436:	61 1d       	adc	r22, r1
    8438:	23 1f       	adc	r18, r19
    843a:	84 9f       	mul	r24, r20
    843c:	60 0d       	add	r22, r0
    843e:	21 1d       	adc	r18, r1
    8440:	82 2f       	mov	r24, r18
    8442:	76 2f       	mov	r23, r22
    8444:	6a 2f       	mov	r22, r26
    8446:	11 24       	eor	r1, r1
    8448:	9f 57       	subi	r25, 0x7F	; 127
    844a:	50 40       	sbci	r21, 0x00	; 0
    844c:	8a f0       	brmi	.+34     	; 0x8470 <__mulsf3_pse+0x84>
    844e:	e1 f0       	breq	.+56     	; 0x8488 <__mulsf3_pse+0x9c>
    8450:	88 23       	and	r24, r24
    8452:	4a f0       	brmi	.+18     	; 0x8466 <__mulsf3_pse+0x7a>
    8454:	ee 0f       	add	r30, r30
    8456:	ff 1f       	adc	r31, r31
    8458:	bb 1f       	adc	r27, r27
    845a:	66 1f       	adc	r22, r22
    845c:	77 1f       	adc	r23, r23
    845e:	88 1f       	adc	r24, r24
    8460:	91 50       	subi	r25, 0x01	; 1
    8462:	50 40       	sbci	r21, 0x00	; 0
    8464:	a9 f7       	brne	.-22     	; 0x8450 <__mulsf3_pse+0x64>
    8466:	9e 3f       	cpi	r25, 0xFE	; 254
    8468:	51 05       	cpc	r21, r1
    846a:	70 f0       	brcs	.+28     	; 0x8488 <__mulsf3_pse+0x9c>
    846c:	5c cf       	rjmp	.-328    	; 0x8326 <__fp_inf>
    846e:	a6 cf       	rjmp	.-180    	; 0x83bc <__fp_szero>
    8470:	5f 3f       	cpi	r21, 0xFF	; 255
    8472:	ec f3       	brlt	.-6      	; 0x846e <__mulsf3_pse+0x82>
    8474:	98 3e       	cpi	r25, 0xE8	; 232
    8476:	dc f3       	brlt	.-10     	; 0x846e <__mulsf3_pse+0x82>
    8478:	86 95       	lsr	r24
    847a:	77 95       	ror	r23
    847c:	67 95       	ror	r22
    847e:	b7 95       	ror	r27
    8480:	f7 95       	ror	r31
    8482:	e7 95       	ror	r30
    8484:	9f 5f       	subi	r25, 0xFF	; 255
    8486:	c1 f7       	brne	.-16     	; 0x8478 <__mulsf3_pse+0x8c>
    8488:	fe 2b       	or	r31, r30
    848a:	88 0f       	add	r24, r24
    848c:	91 1d       	adc	r25, r1
    848e:	96 95       	lsr	r25
    8490:	87 95       	ror	r24
    8492:	97 f9       	bld	r25, 7
    8494:	08 95       	ret

00008496 <__mulsi3>:
    8496:	62 9f       	mul	r22, r18
    8498:	d0 01       	movw	r26, r0
    849a:	73 9f       	mul	r23, r19
    849c:	f0 01       	movw	r30, r0
    849e:	82 9f       	mul	r24, r18
    84a0:	e0 0d       	add	r30, r0
    84a2:	f1 1d       	adc	r31, r1
    84a4:	64 9f       	mul	r22, r20
    84a6:	e0 0d       	add	r30, r0
    84a8:	f1 1d       	adc	r31, r1
    84aa:	92 9f       	mul	r25, r18
    84ac:	f0 0d       	add	r31, r0
    84ae:	83 9f       	mul	r24, r19
    84b0:	f0 0d       	add	r31, r0
    84b2:	74 9f       	mul	r23, r20
    84b4:	f0 0d       	add	r31, r0
    84b6:	65 9f       	mul	r22, r21
    84b8:	f0 0d       	add	r31, r0
    84ba:	99 27       	eor	r25, r25
    84bc:	72 9f       	mul	r23, r18
    84be:	b0 0d       	add	r27, r0
    84c0:	e1 1d       	adc	r30, r1
    84c2:	f9 1f       	adc	r31, r25
    84c4:	63 9f       	mul	r22, r19
    84c6:	b0 0d       	add	r27, r0
    84c8:	e1 1d       	adc	r30, r1
    84ca:	f9 1f       	adc	r31, r25
    84cc:	bd 01       	movw	r22, r26
    84ce:	cf 01       	movw	r24, r30
    84d0:	11 24       	eor	r1, r1
    84d2:	08 95       	ret

000084d4 <__udivmodqi4>:
    84d4:	99 1b       	sub	r25, r25
    84d6:	79 e0       	ldi	r23, 0x09	; 9
    84d8:	04 c0       	rjmp	.+8      	; 0x84e2 <__udivmodqi4_ep>

000084da <__udivmodqi4_loop>:
    84da:	99 1f       	adc	r25, r25
    84dc:	96 17       	cp	r25, r22
    84de:	08 f0       	brcs	.+2      	; 0x84e2 <__udivmodqi4_ep>
    84e0:	96 1b       	sub	r25, r22

000084e2 <__udivmodqi4_ep>:
    84e2:	88 1f       	adc	r24, r24
    84e4:	7a 95       	dec	r23
    84e6:	c9 f7       	brne	.-14     	; 0x84da <__udivmodqi4_loop>
    84e8:	80 95       	com	r24
    84ea:	08 95       	ret

000084ec <__udivmodhi4>:
    84ec:	aa 1b       	sub	r26, r26
    84ee:	bb 1b       	sub	r27, r27
    84f0:	51 e1       	ldi	r21, 0x11	; 17
    84f2:	07 c0       	rjmp	.+14     	; 0x8502 <__udivmodhi4_ep>

000084f4 <__udivmodhi4_loop>:
    84f4:	aa 1f       	adc	r26, r26
    84f6:	bb 1f       	adc	r27, r27
    84f8:	a6 17       	cp	r26, r22
    84fa:	b7 07       	cpc	r27, r23
    84fc:	10 f0       	brcs	.+4      	; 0x8502 <__udivmodhi4_ep>
    84fe:	a6 1b       	sub	r26, r22
    8500:	b7 0b       	sbc	r27, r23

00008502 <__udivmodhi4_ep>:
    8502:	88 1f       	adc	r24, r24
    8504:	99 1f       	adc	r25, r25
    8506:	5a 95       	dec	r21
    8508:	a9 f7       	brne	.-22     	; 0x84f4 <__udivmodhi4_loop>
    850a:	80 95       	com	r24
    850c:	90 95       	com	r25
    850e:	bc 01       	movw	r22, r24
    8510:	cd 01       	movw	r24, r26
    8512:	08 95       	ret

00008514 <__divmodhi4>:
    8514:	97 fb       	bst	r25, 7
    8516:	09 2e       	mov	r0, r25
    8518:	07 26       	eor	r0, r23
    851a:	0a d0       	rcall	.+20     	; 0x8530 <__divmodhi4_neg1>
    851c:	77 fd       	sbrc	r23, 7
    851e:	04 d0       	rcall	.+8      	; 0x8528 <__divmodhi4_neg2>
    8520:	e5 df       	rcall	.-54     	; 0x84ec <__udivmodhi4>
    8522:	06 d0       	rcall	.+12     	; 0x8530 <__divmodhi4_neg1>
    8524:	00 20       	and	r0, r0
    8526:	1a f4       	brpl	.+6      	; 0x852e <__divmodhi4_exit>

00008528 <__divmodhi4_neg2>:
    8528:	70 95       	com	r23
    852a:	61 95       	neg	r22
    852c:	7f 4f       	sbci	r23, 0xFF	; 255

0000852e <__divmodhi4_exit>:
    852e:	08 95       	ret

00008530 <__divmodhi4_neg1>:
    8530:	f6 f7       	brtc	.-4      	; 0x852e <__divmodhi4_exit>
    8532:	90 95       	com	r25
    8534:	81 95       	neg	r24
    8536:	9f 4f       	sbci	r25, 0xFF	; 255
    8538:	08 95       	ret

0000853a <__udivmodsi4>:
    853a:	a1 e2       	ldi	r26, 0x21	; 33
    853c:	1a 2e       	mov	r1, r26
    853e:	aa 1b       	sub	r26, r26
    8540:	bb 1b       	sub	r27, r27
    8542:	fd 01       	movw	r30, r26
    8544:	0d c0       	rjmp	.+26     	; 0x8560 <__udivmodsi4_ep>

00008546 <__udivmodsi4_loop>:
    8546:	aa 1f       	adc	r26, r26
    8548:	bb 1f       	adc	r27, r27
    854a:	ee 1f       	adc	r30, r30
    854c:	ff 1f       	adc	r31, r31
    854e:	a2 17       	cp	r26, r18
    8550:	b3 07       	cpc	r27, r19
    8552:	e4 07       	cpc	r30, r20
    8554:	f5 07       	cpc	r31, r21
    8556:	20 f0       	brcs	.+8      	; 0x8560 <__udivmodsi4_ep>
    8558:	a2 1b       	sub	r26, r18
    855a:	b3 0b       	sbc	r27, r19
    855c:	e4 0b       	sbc	r30, r20
    855e:	f5 0b       	sbc	r31, r21

00008560 <__udivmodsi4_ep>:
    8560:	66 1f       	adc	r22, r22
    8562:	77 1f       	adc	r23, r23
    8564:	88 1f       	adc	r24, r24
    8566:	99 1f       	adc	r25, r25
    8568:	1a 94       	dec	r1
    856a:	69 f7       	brne	.-38     	; 0x8546 <__udivmodsi4_loop>
    856c:	60 95       	com	r22
    856e:	70 95       	com	r23
    8570:	80 95       	com	r24
    8572:	90 95       	com	r25
    8574:	9b 01       	movw	r18, r22
    8576:	ac 01       	movw	r20, r24
    8578:	bd 01       	movw	r22, r26
    857a:	cf 01       	movw	r24, r30
    857c:	08 95       	ret

0000857e <__divmodsi4>:
    857e:	97 fb       	bst	r25, 7
    8580:	09 2e       	mov	r0, r25
    8582:	05 26       	eor	r0, r21
    8584:	0e d0       	rcall	.+28     	; 0x85a2 <__divmodsi4_neg1>
    8586:	57 fd       	sbrc	r21, 7
    8588:	04 d0       	rcall	.+8      	; 0x8592 <__divmodsi4_neg2>
    858a:	d7 df       	rcall	.-82     	; 0x853a <__udivmodsi4>
    858c:	0a d0       	rcall	.+20     	; 0x85a2 <__divmodsi4_neg1>
    858e:	00 1c       	adc	r0, r0
    8590:	38 f4       	brcc	.+14     	; 0x85a0 <__divmodsi4_exit>

00008592 <__divmodsi4_neg2>:
    8592:	50 95       	com	r21
    8594:	40 95       	com	r20
    8596:	30 95       	com	r19
    8598:	21 95       	neg	r18
    859a:	3f 4f       	sbci	r19, 0xFF	; 255
    859c:	4f 4f       	sbci	r20, 0xFF	; 255
    859e:	5f 4f       	sbci	r21, 0xFF	; 255

000085a0 <__divmodsi4_exit>:
    85a0:	08 95       	ret

000085a2 <__divmodsi4_neg1>:
    85a2:	f6 f7       	brtc	.-4      	; 0x85a0 <__divmodsi4_exit>
    85a4:	90 95       	com	r25
    85a6:	80 95       	com	r24
    85a8:	70 95       	com	r23
    85aa:	61 95       	neg	r22
    85ac:	7f 4f       	sbci	r23, 0xFF	; 255
    85ae:	8f 4f       	sbci	r24, 0xFF	; 255
    85b0:	9f 4f       	sbci	r25, 0xFF	; 255
    85b2:	08 95       	ret

000085b4 <_exit>:
    85b4:	f8 94       	cli

000085b6 <__stop_program>:
    85b6:	ff cf       	rjmp	.-2      	; 0x85b6 <__stop_program>
