 arch	                                                            circuit	               script_params	                              vtr_flow_elapsed_time	  error	  odin_synth_time	  max_odin_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	            vpr_build_info	                  vpr_compiler	                                 vpr_compiled	         hostname	                             rundir	                                               max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  placement_technique	        reward	  uniform_percentage	  median_percentage	  wmedian_percentage	  wcent_percentage	  fr_percentage	  critUni_percentage	  centroid_percentage	  num_global_nets	  num_routed_nets	 
 timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	            verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  11.18	                  	       0.10	             16868	         2	          0.07	            -1	            -1	            34000	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  78036	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.48	       8129	                   0.82	        0.01	               4.30225	         -3431.2	               -4.30225	              4.30225	                                                        1.44	                            0.00221883	                         0.00189056	             0.332855	                          0.276815	              36	              14989	              13	                                      4.25198e+07	             9.78293e+06	            1.97160e+06	                        2514.80	                               3.95	                       0.858404	                                   0.745293	                       13920	                        12	                                 2865	                         3248	                                2720830	                      841873	                     4.80283	              4.80283	                                             -4396.13	   -4.80283	   -333.043	  -1.222	    2.42825e+06	                   3097.26	                          0.52	                               1.17	                  0.0908003	                             0.083564	                  simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
 timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  11.30	                  	       0.10	             16812	         2	          0.09	            -1	            -1	            33964	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  72976	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.48	       7795	                   0.80	        0.01	               4.19875	         -3746.85	              -4.19875	              4.19875	                                                        1.51	                            0.00225318	                         0.00188004	             0.321532	                          0.268189	              36	              15178	              19	                                      4.25198e+07	             9.78293e+06	            2.00618e+06	                        2558.90	                               4.03	                       0.749497	                                   0.648801	                       13946	                        13	                                 3261	                         3682	                                2514797	                      701572	                     4.31294	              4.31294	                                             -4474.23	   -4.31294	   -221.82	   -1.31644	  2.47848e+06	                   3161.33	                          0.52	                               1.13	                  0.0959022	                             0.0877691	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
 timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	       verilog/mkPktMerge.v	  common_--clock_modeling_dedicated_network	  22.37	                  	       0.11	             16676	         2	          0.13	            -1	            -1	            34076	        -1	        -1	           29	       311	     15	            0	         success	     v8.0.0-3151-g91780fa55	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2020-11-24T20:22:40	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/gold/vtr-verilog-to-routing	  79956	        311	                 156	                  1019	                 1160	                   1	                   965	                   511	                     28	            28	             784	                memory	                     auto	         0.54	       8112	                   0.87	        0.01	               3.69443	         -3407.04	              -3.69443	              3.69443	                                                        1.57	                            0.00225719	                         0.00190507	             0.355958	                          0.294805	              34	              17399	              27	                                      4.25198e+07	             9.78293e+06	            1.88937e+06	                        2409.91	                               14.08	                      1.30207	                                    1.12537	                        15144	                        16	                                 2972	                         3334	                                4947375	                      3225796	                    5.71648	              5.71648	                                             -4475.84	   -5.71648	   -1572.89	  -3.41863	  2.32027e+06	                   2959.53	                          0.48	                               1.82	                  0.108792	                              0.0992577	                 simple RL 'Softmax agent'	  -1	      -1	                  -1	                 -1	                  -1	                -1	             -1	                  -1	                   15	               950	             
