clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,c:/385/lab67redo/lab67redo.tmp/hdmi_text_controller_v2_0_project1/hdmi_text_controller_v2_0_project1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/c:/385/lab67redo/lab67redo.tmp/hdmi_text_controller_v2_0_project1/hdmi_text_controller_v2_0_project1.gen/sources_1/ip/clk_wiz_0"incdir="../../../../hdmi_text_controller_v2_0_project1.gen/sources_1/ip/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,c:/385/lab67redo/lab67redo.tmp/hdmi_text_controller_v2_0_project1/hdmi_text_controller_v2_0_project1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,incdir="$ref_dir/c:/385/lab67redo/lab67redo.tmp/hdmi_text_controller_v2_0_project1/hdmi_text_controller_v2_0_project1.gen/sources_1/ip/clk_wiz_0"incdir="../../../../hdmi_text_controller_v2_0_project1.gen/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
