
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   957639666                       # Number of ticks simulated
final_tick                               391056953403                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197914                       # Simulator instruction rate (inst/s)
host_op_rate                                   256337                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32763                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342348                       # Number of bytes of host memory used
host_seconds                                 29229.21                       # Real time elapsed on the host
sim_insts                                  5784881110                       # Number of instructions simulated
sim_ops                                    7492538534                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        26752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        11392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        11392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        11904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        53632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         8064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         8320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               164736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        75264                       # Number of bytes written to this memory
system.physmem.bytes_written::total             75264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          209                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           89                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           89                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           93                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          419                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           63                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           65                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1287                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             588                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  588                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1871268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27935351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1871268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11895915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1737606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16306760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1871268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11895915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1871268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12430563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1737606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     56004364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3742535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8420704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3742535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8688028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               172022950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1871268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1871268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1737606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1871268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1871268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1737606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3742535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3742535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18445351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78593236                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78593236                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78593236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1871268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27935351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1871268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11895915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1737606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16306760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1871268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11895915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1871268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12430563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1737606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     56004364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3742535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8420704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3742535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8688028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              250616185                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180077                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162060                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        74377                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62521                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9872                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          524                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1892256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130126                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180077                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72393                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               222840                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35723                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         40012                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110371                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2179354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.609331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.942976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1956514     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7883      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16281      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6747      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36189      1.66%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32541      1.49%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6205      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13381      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103613      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2179354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078414                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.492108                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1881958                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        50683                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           221915                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          723                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24067                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16019                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325183                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24067                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1884347                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          32772                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        11470                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220318                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6372                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323501                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2345                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          118                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563620                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6228054                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6228054                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214643                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          161                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17843                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1360                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7522                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1256702                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          974                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       124062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2179354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.372951                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1732341     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       133806      6.14%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110036      5.05%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47899      2.20%     92.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60212      2.76%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57997      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32745      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2720      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1598      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2179354                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3152     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24491     86.33%     97.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          726      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792817     63.09%     63.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11011      0.88%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298641     23.76%     87.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154158     12.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1256702                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.547225                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28369                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022574                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4722100                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1443153                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1285071                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2256                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15862                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1698                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24067                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          29436                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1609                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1319041                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308561                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12859                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1246429                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10272                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451620                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163178                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154114                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542752                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243928                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243802                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673528                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1332212                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541608                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505571                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143593                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11260                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2155287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367097                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1728110     80.18%     80.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156441      7.26%     87.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73205      3.40%     90.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        71997      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19617      0.91%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83799      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6525      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4641      0.22%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10952      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2155287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10952                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3463486                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2662380                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 117145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.296499                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.296499                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435445                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435445                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6151636                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1450974                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567803                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          189848                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       155481                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20210                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76539                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           72659                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19174                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          914                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1818314                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1062922                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             189848                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        91833                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               220635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56294                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         37442                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           112821                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2112242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.618296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1891607     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10091      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16041      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           21431      1.01%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22684      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19388      0.92%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10057      0.48%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           16037      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          104906      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2112242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082668                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462845                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1799596                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        56557                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           220079                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          324                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         35684                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30987                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          168                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1303118                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         35684                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1805015                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          12257                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        32634                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           214983                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        11667                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1301565                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1466                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1817776                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6051602                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6051602                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1541024                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          276744                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          303                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37067                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       122610                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        64815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          728                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14401                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1298571                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1221840                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          259                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       163371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       399782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2112242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578456                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272437                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1596817     75.60%     75.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       211026      9.99%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       107456      5.09%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        81178      3.84%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        63816      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        25605      1.21%     98.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16575      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         8523      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1246      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2112242                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            279     12.79%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           798     36.59%     49.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1104     50.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1028426     84.17%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18162      1.49%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          151      0.01%     85.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       110563      9.05%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64538      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1221840                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532045                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2181                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001785                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4558361                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1462253                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1201062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1224021                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2351                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        22511                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1132                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         35684                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9658                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1298875                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       122610                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        64815                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1002                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12040                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22940                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1202970                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       103739                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18869                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              168264                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          170484                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             64525                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.523828                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1201130                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1201062                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           690900                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1863311                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.522997                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370792                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       898460                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1105596                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       193286                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20271                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2076558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.532418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1623346     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       224690     10.82%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        84763      4.08%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        40306      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        33680      1.62%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19727      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        17792      0.86%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         7677      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24577      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2076558                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       898460                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1105596                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                163782                       # Number of memory references committed
system.switch_cpus1.commit.loads               100099                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            159461                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           996097                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22769                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24577                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3350863                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2633454                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 184257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             898460                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1105596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       898460                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.556039                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.556039                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.391230                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.391230                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5411962                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1675461                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1206189                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          174266                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       156288                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        15352                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       117754                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          114327                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS            9536                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          462                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1847629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                994546                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             174266                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123863                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               220382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          50908                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         20413                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           113086                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        14861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2123906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.521279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.763753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1903524     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           34464      1.62%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16218      0.76%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           33749      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4            9243      0.44%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           31568      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            4542      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            7848      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           82750      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2123906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075883                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.433071                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1836103                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        32622                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           219801                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          232                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35142                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        15439                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1102838                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35142                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1837809                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          17539                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        10415                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           218187                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         4808                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1100479                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           806                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1434829                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      4973698                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      4973698                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1129781                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          305032                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          132                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            13021                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       206862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        29734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          312                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         6322                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1093094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1011770                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          921                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       219679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       467390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2123906                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.476372                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.088320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1683463     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       131342      6.18%     85.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       153464      7.23%     92.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        87054      4.10%     96.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        44199      2.08%     98.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        11638      0.55%     99.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        12149      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          318      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          279      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2123906                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1675     57.92%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           666     23.03%     80.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          551     19.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       788012     77.88%     77.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         7341      0.73%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           66      0.01%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       187030     18.49%     97.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        29321      2.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1011770                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.440571                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2892                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4151259                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1312915                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses       983520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1014662                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          818                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        45507                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1190                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35142                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12952                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          607                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1093226                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           52                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       206862                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        29734                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           66                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         9417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         6706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        16123                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts       998225                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       184331                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        13545                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              213642                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          151976                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             29311                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.434673                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                983955                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count               983520                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           597065                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1267643                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.428269                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.471004                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       780953                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       871425                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       221841                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        15079                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2088764                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.417196                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.288642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1768048     84.65%     84.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       123348      5.91%     90.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        81645      3.91%     94.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        25173      1.21%     95.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        44147      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         7900      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5140      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4564      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28799      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2088764                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       780953                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        871425                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                189896                       # Number of memory references committed
system.switch_cpus2.commit.loads               161352                       # Number of loads committed
system.switch_cpus2.commit.membars                 66                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            134368                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           759324                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        10192                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28799                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3153231                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2221696                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 172593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             780953                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               871425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       780953                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.940637                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.940637                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.340062                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.340062                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4650575                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1275091                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1182222                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          189999                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       155551                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20047                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        77094                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           73038                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19191                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          929                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1820107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1063744                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             189999                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        92229                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               220997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          55813                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         36963                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           112736                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2113600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.618532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.966737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1892603     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10157      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16103      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           21652      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22642      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19183      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10248      0.48%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16056      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          104956      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2113600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082734                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463202                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1801670                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        55794                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           220403                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          365                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         35366                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31058                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1304478                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         35366                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1807011                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          12011                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        32330                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           215422                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        11458                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1302768                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1488                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1818617                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6058690                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6058690                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1544652                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          273965                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            36295                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       122783                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        65029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          709                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14453                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1299677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1223427                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          251                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       162362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       398253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2113600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578836                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.272110                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1597496     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       211214      9.99%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       107268      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81741      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        63933      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        25826      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16472      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8440      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1210      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2113600                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            302     13.60%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           805     36.26%     49.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1113     50.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1029597     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18198      1.49%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       110736      9.05%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        64744      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1223427                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532736                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2220                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001815                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4562925                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1462350                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1203043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1225647                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2320                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22416                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1165                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         35366                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9438                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1162                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1299981                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       122783                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        65029                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           985                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        22777                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1204909                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       103937                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18518                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              168667                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170869                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             64730                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524672                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1203113                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1203043                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           691669                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1866111                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523860                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370647                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       900606                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1108305                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       191681                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20108                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2078234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533292                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.381631                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1623890     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       225094     10.83%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        85178      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        40359      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        33848      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        19805      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        17706      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7707      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24647      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2078234                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       900606                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1108305                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                164231                       # Number of memory references committed
system.switch_cpus3.commit.loads               100367                       # Number of loads committed
system.switch_cpus3.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            159874                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           998545                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22836                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24647                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3353573                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2635342                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 182899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             900606                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1108305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       900606                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.549949                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.549949                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392165                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392165                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5420809                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1677347                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1207404                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          189984                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       155539                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20046                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        77087                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           73031                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           19188                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          929                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1819902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1063652                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             189984                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        92219                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               220976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          55812                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         37862                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           112726                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        19908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2114273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.618277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.966370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1893297     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10156      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16102      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           21648      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           22641      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           19183      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           10245      0.48%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16055      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          104946      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2114273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082728                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463162                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1801460                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        56697                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           220383                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          365                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         35366                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        31056                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1304359                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         35366                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1806800                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          12226                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        33015                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           215404                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        11460                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1302657                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1488                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1818468                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6058152                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6058152                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1544507                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          273961                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          304                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          152                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            36303                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       122765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        65020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          709                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        14450                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1299569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1223306                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          251                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       162364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       398282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2114273                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578594                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.271897                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1598215     75.59%     75.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       211200      9.99%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       107257      5.07%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        81735      3.87%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        63923      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        25822      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16472      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         8439      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1210      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2114273                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            302     13.60%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     13.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           805     36.26%     49.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1113     50.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1029507     84.16%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18194      1.49%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          152      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       110718      9.05%     94.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        64735      5.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1223306                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532683                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2220                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001815                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4563356                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1462244                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1202926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1225526                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2320                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        22412                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1165                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         35366                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           9649                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1165                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1299873                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       122765                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        65020                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          152                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        22776                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1204792                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       103923                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18514                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              168644                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          170855                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             64721                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524621                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1202996                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1202926                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           691600                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1865934                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523809                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370645                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       900522                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1108195                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       191683                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20107                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2078907                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533066                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381391                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1624609     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       225074     10.83%     88.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        85167      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        40354      1.94%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        33846      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19800      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        17705      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         7705      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24647      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2078907                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       900522                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1108195                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                164208                       # Number of memory references committed
system.switch_cpus4.commit.loads               100353                       # Number of loads committed
system.switch_cpus4.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            159860                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           998444                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        22833                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24647                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3354138                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2635126                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 182226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             900522                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1108195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       900522                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.550186                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.550186                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392128                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392128                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5420262                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1677191                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1207289                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          180157                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       146830                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19224                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        73846                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           68637                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           17943                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          834                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1747355                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1064762                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             180157                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        86580                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               218493                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          60059                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         55235                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           109317                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2061234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.628114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.994665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1842741     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11489      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18311      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           27401      1.33%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11585      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           13660      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           14304      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10032      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111711      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2061234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078449                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463646                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1726329                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        76892                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           216911                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1255                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39844                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        29316                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1290979                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39844                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1730501                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          36657                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        27601                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           214115                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12513                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1288144                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          612                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2383                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          717                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1763377                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6004990                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6004990                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1451020                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          312351                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          279                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            37653                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       130462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        71854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3641                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        13815                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1283700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1197518                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1827                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       199304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       458921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2061234                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580971                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266702                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1551781     75.28%     75.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       206434     10.02%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113906      5.53%     90.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        74954      3.64%     94.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        68663      3.33%     97.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        21456      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        15229      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5384      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3427      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2061234                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            331     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1223     41.15%     52.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1418     47.71%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       986004     82.34%     82.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        22010      1.84%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       118824      9.92%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        70547      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1197518                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.521454                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2972                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002482                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4461069                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1483341                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1175145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1200490                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5596                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27700                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         4635                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          964                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39844                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          27380                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1416                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1283978                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           89                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       130462                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        71854                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22257                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1179754                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       112225                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17764                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              182641                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          159883                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             70416                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513718                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1175239                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1175145                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           695497                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1765815                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.511712                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.393867                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       869239                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1060153                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       224758                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        19556                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2021390                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.524467                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.374737                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1591794     78.75%     78.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       204516     10.12%     88.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        84931      4.20%     93.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        43419      2.15%     95.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        32600      1.61%     96.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18565      0.92%     97.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        11375      0.56%     98.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9477      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24713      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2021390                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       869239                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1060153                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                169977                       # Number of memory references committed
system.switch_cpus5.commit.loads               102758                       # Number of loads committed
system.switch_cpus5.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            147211                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           958541                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        20692                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24713                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3281588                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2609678                       # The number of ROB writes
system.switch_cpus5.timesIdled                  31347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 235265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             869239                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1060153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       869239                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.641965                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.641965                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.378506                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.378506                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5354925                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1606894                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1222627                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          209604                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       174652                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20670                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        79199                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           74204                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22003                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          924                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1808989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1149292                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             209604                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        96207                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               238303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          58613                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         49913                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           113947                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2134955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.662021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.043567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1896652     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14316      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18023      0.84%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           28913      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12132      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15654      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18046      0.85%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8543      0.40%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          122676      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2134955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.091271                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.500454                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1798265                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        61956                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           237032                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          170                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         37531                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31587                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1403406                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         37531                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1800681                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5558                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        50717                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           234761                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5706                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1393575                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           769                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3936                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1946751                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6475362                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6475362                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1593295                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          353456                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          339                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21578                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       131807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14885                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1358272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1291743                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1671                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       185666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       392791                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2134955                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.605045                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327728                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1589567     74.45%     74.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       247357     11.59%     86.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       101683      4.76%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        57476      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77285      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        24475      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        23749      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12321      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1042      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2134955                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9054     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1266     11.02%     89.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1165     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1088353     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        17521      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       118731      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        66980      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1291743                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.562484                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11485                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008891                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4731597                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1544300                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1255771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1303228                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          986                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        28122                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1431                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         37531                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4167                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          525                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1358615                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       131807                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67331                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23640                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1267522                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       116287                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        24221                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              183232                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          178716                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             66945                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.551937                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1255812                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1255771                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           752639                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2021344                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.546820                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372346                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       927040                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1142465                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       216160                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20630                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2097424                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544699                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.364616                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1613684     76.94%     76.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       245433     11.70%     88.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88839      4.24%     92.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        44295      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40370      1.92%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17158      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        16946      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8069      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        22630      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2097424                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       927040                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1142465                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                169585                       # Number of memory references committed
system.switch_cpus6.commit.loads               103685                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165623                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1028584                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23608                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        22630                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3433406                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2754786                       # The number of ROB writes
system.switch_cpus6.timesIdled                  29231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 161544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             927040                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1142465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       927040                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.477238                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.477238                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403675                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403675                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5701291                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1756639                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1296622                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2296499                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          208983                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       174236                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20779                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79593                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           74241                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21964                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          935                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1809499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1145967                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             208983                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        96205                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               237770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58888                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         49323                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           114041                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2134510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.660299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.040872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1896740     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           14234      0.67%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18148      0.85%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           28923      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12071      0.57%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           15565      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           18071      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            8484      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          122274      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2134510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.091001                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.499006                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1798973                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        61098                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           236571                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          168                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37699                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31407                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1399869                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37699                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1801320                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5362                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        50232                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           234378                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         5518                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1390447                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           731                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1941821                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6462374                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6462374                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1588035                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          353786                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          329                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20808                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       131658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          792                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14780                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1354513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1288091                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1644                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       185858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       393356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2134510                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.603460                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.326521                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1590677     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       247045     11.57%     86.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       100753      4.72%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        57351      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        77303      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        24332      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        23736      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        12305      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1008      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2134510                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           9017     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1245     10.90%     89.84% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1161     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1085312     84.26%     84.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        17464      1.36%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       118474      9.20%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66684      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1288091                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560893                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              11423                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008868                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4723759                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1540721                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1252157                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1299514                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          990                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28312                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1399                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37699                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4014                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          528                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1354844                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          999                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       131658                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67072                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11512                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23589                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1263932                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       116048                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        24159                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              182698                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          178050                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             66650                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550373                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1252198                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1252157                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           750109                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2016830                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545246                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371925                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       923944                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1138727                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       216127                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20737                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2096811                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.543076                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362568                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1614631     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       244546     11.66%     88.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        88683      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44002      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        40363      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17157      0.82%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16874      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8112      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        22443      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2096811                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       923944                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1138727                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                169019                       # Number of memory references committed
system.switch_cpus7.commit.loads               103346                       # Number of loads committed
system.switch_cpus7.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            165109                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1025206                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23541                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        22443                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3429209                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2747412                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 161989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             923944                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1138727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       923944                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.485539                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.485539                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.402327                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.402327                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5685957                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1751144                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1292800                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           316                       # number of misc regfile writes
system.l2.replacements                           1291                       # number of replacements
system.l2.tagsinuse                      32755.609322                       # Cycle average of tags in use
system.l2.total_refs                           866348                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34050                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.443407                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1562.916674                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.137040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    111.230763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.569426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     46.543190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.042091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     71.560002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.589568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     46.536532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.589646                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     47.800217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.684016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    194.604021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     20.464881                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     27.676237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     20.450495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     28.865484                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5148.113808                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3187.519602                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4897.645015                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3248.203258                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3160.913856                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           5956.270784                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2450.022704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2449.660011                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.047696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000367                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001459                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.005939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.000845                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000624                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.000881                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.157108                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.097275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.149464                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.099127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.096463                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.181771                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.074769                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.074758                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999622                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          491                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          278                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          277                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          549                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          259                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2684                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1091                       # number of Writeback hits
system.l2.Writeback_hits::total                  1091                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          491                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          549                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          262                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2689                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          491                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          281                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          278                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          281                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          277                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          549                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          266                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          262                       # number of overall hits
system.l2.overall_hits::total                    2689                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          209                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           89                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           93                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          377                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           63                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           65                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1245                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  42                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           93                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          419                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           65                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1287                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          209                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           89                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          122                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           89                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           93                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          419                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           63                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           65                       # number of overall misses
system.l2.overall_misses::total                  1287                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2170859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     31779209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2194034                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     13510235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1925161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     18311793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2087663                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     13426771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2126616                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     13823453                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      1970021                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     56366827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4288557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data      9392362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4149537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data      9415655                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       186938753                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      6147907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6147907                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2170859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     31779209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2194034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     13510235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1925161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     18311793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2087663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     13426771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2126616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     13823453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      1970021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     62514734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4288557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data      9392362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4149537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data      9415655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        193086660                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2170859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     31779209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2194034                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     13510235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1925161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     18311793                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2087663                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     13426771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2126616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     13823453                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      1970021                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     62514734                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4288557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data      9392362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4149537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data      9415655                       # number of overall miss cycles
system.l2.overall_miss_latency::total       193086660                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          926                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          324                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3929                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1091                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1091                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                47                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          370                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3976                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          370                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3976                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.298571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.240541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.305000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.240541                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.251351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.407127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.192661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.200617                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.316875                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893617                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.298571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.240541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.305000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.240541                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.251351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.432851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.191489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.198777                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.323692                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.298571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.240541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.305000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.240541                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.251351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.432851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.191489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.198777                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.323692                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155061.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152053.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 156716.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151800.393258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148089.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150096.663934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149118.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150862.595506                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151901.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 148639.279570                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151540.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149514.129973                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153162.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 149085.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148197.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 144856.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150151.608835                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 146378.738095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146378.738095                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155061.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152053.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 156716.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151800.393258                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148089.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150096.663934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149118.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150862.595506                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151901.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 148639.279570                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151540.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149199.842482                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153162.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149085.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148197.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 144856.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150028.484848                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155061.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152053.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 156716.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151800.393258                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148089.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150096.663934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149118.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150862.595506                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151901.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 148639.279570                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151540.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149199.842482                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153162.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149085.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148197.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 144856.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150028.484848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  588                       # number of writebacks
system.l2.writebacks::total                       588                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           93                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1245                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             42                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1287                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1355989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19600332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1382471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      8326737                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1169041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     11201265                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1275831                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      8243860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1311349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      8408558                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1213204                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     34410066                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2661254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      5724150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2519292                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      5629674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    114433073                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      3700880                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3700880                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1355989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     19600332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1382471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      8326737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1169041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     11201265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1275831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      8243860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1311349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      8408558                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1213204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     38110946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2661254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      5724150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2519292                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      5629674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    118133953                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1355989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     19600332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1382471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      8326737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1169041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     11201265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1275831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      8243860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1311349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      8408558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1213204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     38110946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2661254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      5724150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2519292                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      5629674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    118133953                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.298571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.240541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.305000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.240541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.407127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.192661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.200617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.316875                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893617                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.298571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.240541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.305000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.240541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.251351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.432851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.191489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.198777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.323692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.298571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.240541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.305000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.240541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.251351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.432851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.191489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.198777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.323692                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96856.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93781.492823                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98747.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93558.842697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89926.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91813.647541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91130.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92627.640449                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93667.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90414.602151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93323.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91273.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95044.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90859.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89974.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86610.369231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 91914.114859                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 88116.190476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88116.190476                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96856.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93781.492823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98747.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93558.842697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89926.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91813.647541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91130.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92627.640449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93667.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90414.602151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93323.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 90956.911695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95044.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 90859.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89974.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 86610.369231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91790.173271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96856.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93781.492823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98747.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93558.842697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89926.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91813.647541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91130.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92627.640449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93667.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90414.602151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93323.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 90956.911695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95044.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 90859.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89974.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 86610.369231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91790.173271                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.136140                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118188                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.289048                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.136140                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021052                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891244                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110356                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110356                       # number of overall hits
system.cpu0.icache.overall_hits::total         110356                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2532114                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2532114                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2532114                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2532114                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2532114                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2532114                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110371                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110371                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110371                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110371                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 168807.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 168807.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 168807.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 168807.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 168807.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 168807.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2334564                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2334564                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2334564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2334564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2334564                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2334564                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166754.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 166754.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 166754.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 166754.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 166754.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 166754.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231478                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294175.186192                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.312132                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.687868                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.391844                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.608156                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280783                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280783                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           75                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433721                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433721                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433721                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433721                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2460                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    263941444                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    263941444                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    263941444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    263941444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    263941444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    263941444                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283243                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283243                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436181                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436181                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436181                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436181                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008685                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008685                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005640                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005640                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005640                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005640                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107293.269919                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107293.269919                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107293.269919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107293.269919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107293.269919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107293.269919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          165                       # number of writebacks
system.cpu0.dcache.writebacks::total              165                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1760                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1760                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1760                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1760                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1760                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     67601524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     67601524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     67601524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     67601524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     67601524                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     67601524                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002471                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001605                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001605                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001605                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001605                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96573.605714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96573.605714                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96573.605714                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96573.605714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96573.605714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96573.605714                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               488.568577                       # Cycle average of tags in use
system.cpu1.icache.total_refs               731806472                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1496536.752556                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.568577                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021745                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.782962                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       112806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         112806                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       112806                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          112806                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       112806                       # number of overall hits
system.cpu1.icache.overall_hits::total         112806                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2578624                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2578624                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2578624                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2578624                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2578624                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2578624                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       112821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       112821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       112821                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       112821                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       112821                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       112821                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171908.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171908.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171908.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171908.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171908.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171908.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2322201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2322201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2322201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2322201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2322201                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2322201                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165871.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165871.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165871.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165871.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165871.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165871.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   370                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               110530950                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              176567.012780                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   139.690003                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   116.309997                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.545664                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.454336                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        76107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          76107                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        63397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         63397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       139504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          139504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       139504                       # number of overall hits
system.cpu1.dcache.overall_hits::total         139504                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1220                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1220                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1220                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1220                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1220                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1220                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    134986981                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    134986981                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    134986981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    134986981                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    134986981                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    134986981                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        77327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        77327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        63397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        63397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       140724                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       140724                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       140724                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       140724                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015777                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015777                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110645.066393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110645.066393                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110645.066393                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110645.066393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110645.066393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110645.066393                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           82                       # number of writebacks
system.cpu1.dcache.writebacks::total               82                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          850                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          850                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          370                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     32914392                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     32914392                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     32914392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     32914392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     32914392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32914392                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88957.816216                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88957.816216                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88957.816216                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88957.816216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88957.816216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88957.816216                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               538.041301                       # Cycle average of tags in use
system.cpu2.icache.total_refs               627179614                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1163598.541744                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.041301                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019297                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.862246                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113073                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113073                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113073                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113073                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113073                       # number of overall hits
system.cpu2.icache.overall_hits::total         113073                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2169561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2169561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2169561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2169561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2169561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2169561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113086                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113086                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113086                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113086                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113086                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113086                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000115                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000115                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166889.307692                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166889.307692                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166889.307692                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166889.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166889.307692                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166889.307692                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2033261                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2033261                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2033261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2033261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2033261                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2033261                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156404.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156404.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156404.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156404.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156404.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156404.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   400                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               147678854                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   656                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              225120.204268                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   137.446570                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   118.553430                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.536901                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.463099                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       170060                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         170060                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        28412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         28412                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           66                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           66                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198472                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198472                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198472                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198472                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1349                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1349                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1349                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1349                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1349                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1349                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    135451075                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    135451075                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    135451075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    135451075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    135451075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    135451075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       171409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       171409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        28412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        28412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199821                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199821                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199821                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199821                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007870                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007870                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006751                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006751                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006751                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006751                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100408.506301                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100408.506301                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100408.506301                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100408.506301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100408.506301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100408.506301                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu2.dcache.writebacks::total               40                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          949                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          949                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          949                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          949                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          949                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          949                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          400                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          400                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          400                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     37716787                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     37716787                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     37716787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     37716787                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     37716787                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     37716787                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002334                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002334                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94291.967500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94291.967500                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94291.967500                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94291.967500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94291.967500                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94291.967500                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.588718                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731806387                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496536.578732                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.588718                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021777                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.782995                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       112721                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         112721                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       112721                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          112721                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       112721                       # number of overall hits
system.cpu3.icache.overall_hits::total         112721                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2466466                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2466466                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2466466                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2466466                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2466466                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2466466                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       112736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       112736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       112736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       112736                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       112736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       112736                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000133                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164431.066667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164431.066667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164431.066667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164431.066667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164431.066667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164431.066667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2210363                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2210363                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2210363                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2210363                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2210363                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2210363                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157883.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157883.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157883.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157883.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157883.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157883.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   370                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110531310                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              176567.587859                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   139.733010                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   116.266990                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.545832                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.454168                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76287                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76287                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        63577                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         63577                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          152                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       139864                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          139864                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       139864                       # number of overall hits
system.cpu3.dcache.overall_hits::total         139864                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1212                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1212                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1212                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1212                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1212                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    134771854                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    134771854                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    134771854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    134771854                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    134771854                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    134771854                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        77499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        77499                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        63577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        63577                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       141076                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       141076                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       141076                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       141076                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015639                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015639                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008591                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008591                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008591                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008591                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111197.899340                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111197.899340                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111197.899340                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111197.899340                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111197.899340                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111197.899340                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu3.dcache.writebacks::total               81                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          842                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          842                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          842                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          842                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          370                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     32959136                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     32959136                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     32959136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     32959136                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     32959136                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     32959136                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002623                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002623                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89078.745946                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89078.745946                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89078.745946                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89078.745946                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89078.745946                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89078.745946                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               488.588780                       # Cycle average of tags in use
system.cpu4.icache.total_refs               731806377                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1496536.558282                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.588780                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021777                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.782995                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       112711                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         112711                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       112711                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          112711                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       112711                       # number of overall hits
system.cpu4.icache.overall_hits::total         112711                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           15                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.cpu4.icache.overall_misses::total           15                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2501315                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2501315                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2501315                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2501315                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2501315                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2501315                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       112726                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       112726                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       112726                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       112726                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       112726                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       112726                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000133                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000133                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000133                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000133                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000133                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 166754.333333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 166754.333333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 166754.333333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 166754.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 166754.333333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 166754.333333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2257915                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2257915                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2257915                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2257915                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2257915                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2257915                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161279.642857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161279.642857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161279.642857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161279.642857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161279.642857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161279.642857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   370                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               110531287                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   626                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              176567.551118                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   139.720710                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   116.279290                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.545784                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.454216                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76273                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76273                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        63568                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         63568                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          152                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          152                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       139841                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          139841                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       139841                       # number of overall hits
system.cpu4.dcache.overall_hits::total         139841                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1212                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1212                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1212                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1212                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1212                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    134409398                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    134409398                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    134409398                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    134409398                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    134409398                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    134409398                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        77485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        77485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        63568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        63568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       141053                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       141053                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       141053                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       141053                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015642                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015642                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008593                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008593                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008593                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008593                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110898.843234                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110898.843234                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110898.843234                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110898.843234                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110898.843234                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110898.843234                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu4.dcache.writebacks::total               81                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          842                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          842                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          842                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          842                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          370                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          370                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          370                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     33006945                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     33006945                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     33006945                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     33006945                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     33006945                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     33006945                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002623                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002623                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89207.959459                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89207.959459                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89207.959459                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89207.959459                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89207.959459                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89207.959459                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               501.683212                       # Cycle average of tags in use
system.cpu5.icache.total_refs               735400288                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1464940.812749                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.683212                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          489                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.020326                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.783654                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.803980                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       109301                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         109301                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       109301                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          109301                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       109301                       # number of overall hits
system.cpu5.icache.overall_hits::total         109301                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2374185                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2374185                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2374185                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2374185                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2374185                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2374185                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       109317                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       109317                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       109317                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       109317                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       109317                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       109317                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000146                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000146                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148386.562500                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148386.562500                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148386.562500                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148386.562500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148386.562500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148386.562500                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2090923                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2090923                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2090923                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2090923                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2090923                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2090923                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160840.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160840.230769                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160840.230769                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160840.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160840.230769                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160840.230769                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   968                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               122588998                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1224                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              100154.410131                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   190.044508                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    65.955492                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.742361                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.257639                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        82400                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          82400                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        66544                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         66544                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          134                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          132                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       148944                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          148944                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       148944                       # number of overall hits
system.cpu5.dcache.overall_hits::total         148944                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2205                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2205                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          325                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          325                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2530                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2530                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2530                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2530                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    271479812                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    271479812                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     54977671                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     54977671                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    326457483                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    326457483                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    326457483                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    326457483                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        84605                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        84605                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        66869                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        66869                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       151474                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       151474                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       151474                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       151474                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.026062                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026062                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.004860                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.004860                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.016703                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.016703                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.016703                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.016703                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 123120.096145                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 123120.096145                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 169162.064615                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 169162.064615                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 129034.578261                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 129034.578261                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 129034.578261                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 129034.578261                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          498                       # number of writebacks
system.cpu5.dcache.writebacks::total              498                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1279                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1279                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          283                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1562                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1562                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1562                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1562                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          926                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           42                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          968                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          968                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     96713427                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     96713427                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      6500580                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6500580                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    103214007                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    103214007                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    103214007                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    103214007                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010945                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010945                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000628                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000628                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006391                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006391                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006391                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006391                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104442.145788                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 104442.145788                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 154775.714286                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 154775.714286                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 106626.040289                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 106626.040289                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 106626.040289                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 106626.040289                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.566418                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735274749                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516030.410309                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.566418                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.034562                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.763728                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       113908                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         113908                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       113908                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          113908                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       113908                       # number of overall hits
system.cpu6.icache.overall_hits::total         113908                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.cpu6.icache.overall_misses::total           39                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5979541                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5979541                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5979541                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5979541                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5979541                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5979541                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       113947                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       113947                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       113947                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       113947                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       113947                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       113947                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000342                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153321.564103                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153321.564103                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153321.564103                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153321.564103                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153321.564103                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153321.564103                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4810458                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4810458                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4810458                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4810458                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4810458                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4810458                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160348.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160348.600000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160348.600000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160348.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160348.600000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160348.600000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   329                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106620889                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              182257.929915                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   123.853163                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   132.146837                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.483801                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.516199                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        89273                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          89273                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        65565                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         65565                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          172                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          161                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       154838                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          154838                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       154838                       # number of overall hits
system.cpu6.dcache.overall_hits::total         154838                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          850                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          857                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           857                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          857                       # number of overall misses
system.cpu6.dcache.overall_misses::total          857                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     79841233                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     79841233                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542791                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542791                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     80384024                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     80384024                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     80384024                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     80384024                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90123                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90123                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        65572                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        65572                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       155695                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       155695                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       155695                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       155695                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009432                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009432                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005504                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005504                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005504                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005504                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 93930.862353                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 93930.862353                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77541.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77541.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 93796.994166                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 93796.994166                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 93796.994166                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 93796.994166                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu6.dcache.writebacks::total               72                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          523                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          523                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          528                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          528                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          327                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          329                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          329                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     27482313                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     27482313                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133378                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133378                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     27615691                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     27615691                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     27615691                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     27615691                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002113                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002113                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 84043.770642                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 84043.770642                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        66689                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        66689                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 83938.270517                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 83938.270517                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 83938.270517                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 83938.270517                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               476.550591                       # Cycle average of tags in use
system.cpu7.icache.total_refs               735274841                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1516030.600000                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    21.550591                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.034536                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.763703                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       114000                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         114000                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       114000                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          114000                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       114000                       # number of overall hits
system.cpu7.icache.overall_hits::total         114000                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.cpu7.icache.overall_misses::total           41                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5921373                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5921373                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5921373                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5921373                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5921373                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5921373                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       114041                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       114041                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       114041                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       114041                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       114041                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       114041                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000360                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000360                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000360                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000360                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000360                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 144423.731707                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 144423.731707                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 144423.731707                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 144423.731707                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 144423.731707                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 144423.731707                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           30                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           30                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           30                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4575551                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4575551                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4575551                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4575551                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4575551                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4575551                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 152518.366667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 152518.366667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 152518.366667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 152518.366667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 152518.366667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 152518.366667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   327                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               106620500                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              182882.504288                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   123.847465                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   132.152535                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.483779                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.516221                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        89122                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          89122                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65341                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65341                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          161                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          161                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          158                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       154463                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          154463                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       154463                       # number of overall hits
system.cpu7.dcache.overall_hits::total         154463                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          839                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          839                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            8                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          847                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           847                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          847                       # number of overall misses
system.cpu7.dcache.overall_misses::total          847                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     78792675                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     78792675                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       800669                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       800669                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     79593344                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     79593344                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     79593344                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     79593344                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        89961                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        89961                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65349                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65349                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       155310                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       155310                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       155310                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       155310                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009326                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009326                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005454                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005454                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005454                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005454                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 93912.604291                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 93912.604291                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 100083.625000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 100083.625000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 93970.890201                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 93970.890201                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 93970.890201                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 93970.890201                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu7.dcache.writebacks::total               72                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          515                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          520                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          520                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          520                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          520                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          324                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          327                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          327                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     27246374                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     27246374                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       233057                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       233057                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     27479431                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     27479431                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     27479431                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     27479431                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002105                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002105                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 84093.746914                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 84093.746914                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 77685.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 77685.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 84034.957187                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 84034.957187                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 84034.957187                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 84034.957187                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
