{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508093582763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508093582764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 12:53:02 2017 " "Processing started: Sun Oct 15 12:53:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508093582764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093582764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093582765 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1508093583135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601877 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SignExt.v(9) " "Verilog HDL information at SignExt.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "SignExt.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/SignExt.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508093601878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExt.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "SignExt.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/SignExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/InstructionMem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBanc.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBanc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBanc " "Found entity 1: RegisterBanc" {  } { { "RegisterBanc.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/RegisterBanc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rs RS IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rs\" differs only in case from object \"RS\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt RT IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rt\" differs only in case from object \"RT\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE IF_ID.v(6) " "Verilog HDL Declaration information at IF_ID.v(6): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pc PC IF_ID.v(9) " "Verilog HDL Declaration information at IF_ID.v(9): object \"Pc\" differs only in case from object \"PC\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jaddr JADDR IF_ID.v(7) " "Verilog HDL Declaration information at IF_ID.v(7): object \"Jaddr\" differs only in case from object \"JADDR\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm IMM IF_ID.v(8) " "Verilog HDL Declaration information at IF_ID.v(8): object \"Imm\" differs only in case from object \"IMM\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE ID_Ex.v(5) " "Verilog HDL Declaration information at ID_Ex.v(5): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memWD MEMWD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"memWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BSelector BSELECTOR ID_Ex.v(6) " "Verilog HDL Declaration information at ID_Ex.v(6): object \"BSelector\" differs only in case from object \"BSELECTOR\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD ID_Ex.v(7) " "Verilog HDL Declaration information at ID_Ex.v(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue1 RVALUE1 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue1\" differs only in case from object \"RVALUE1\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue2 RVALUE2 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue2\" differs only in case from object \"RVALUE2\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmValue IMMVALUE ID_Ex.v(9) " "Verilog HDL Declaration information at ID_Ex.v(9): object \"ImmValue\" differs only in case from object \"IMMVALUE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_Ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_Ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ID_Ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemoryAddress MEMORYADDRESS EX_MEM.v(9) " "Verilog HDL Declaration information at EX_MEM.v(9): object \"MemoryAddress\" differs only in case from object \"MEMORYADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS EX_MEM.v(6) " "Verilog HDL Declaration information at EX_MEM.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataIn DATAIN EX_MEM.v(8) " "Verilog HDL Declaration information at EX_MEM.v(8): object \"DataIn\" differs only in case from object \"DATAIN\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE EX_MEM.v(10) " "Verilog HDL Declaration information at EX_MEM.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWD MEMWD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE MEM_WB.v(5) " "Verilog HDL Declaration information at MEM_WB.v(5): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/MEM_WB.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS MEM_WB.v(6) " "Verilog HDL Declaration information at MEM_WB.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/MEM_WB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData WRITEDATA MEM_WB.v(7) " "Verilog HDL Declaration information at MEM_WB.v(7): object \"WriteData\" differs only in case from object \"WRITEDATA\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/MEM_WB.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508093601884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleReg.v 1 1 " "Found 1 design units, including 1 entities, in source file SimpleReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleReg " "Found entity 1: SimpleReg" {  } { { "SimpleReg.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/SimpleReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxReg.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxReg " "Found entity 1: MuxReg" {  } { { "MuxReg.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/MuxReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxData.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxData.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxData " "Found entity 1: MuxData" {  } { { "MuxData.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/MuxData.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093601890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093601890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508093601956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxData MuxData:pcselectmux " "Elaborating entity \"MuxData\" for hierarchy \"MuxData:pcselectmux\"" {  } { { "Processor.v" "pcselectmux" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093601988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleReg SimpleReg:pcreg " "Elaborating entity \"SimpleReg\" for hierarchy \"SimpleReg:pcreg\"" {  } { { "Processor.v" "pcreg" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093601996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:insmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:insmem\"" {  } { { "Processor.v" "insmem" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093602004 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ended InstructionMem.v(59) " "Verilog HDL Always Construct warning at InstructionMem.v(59): inferring latch(es) for variable \"ended\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/InstructionMem.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508093602005 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ended\[0\] InstructionMem.v(68) " "Inferred latch for \"ended\[0\]\" at InstructionMem.v(68)" {  } { { "InstructionMem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/InstructionMem.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093602007 "|Processor|InstructionMem:insmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom InstructionMem:insmem\|rom:rom1 " "Elaborating entity \"rom\" for hierarchy \"InstructionMem:insmem\|rom:rom1\"" {  } { { "InstructionMem.v" "rom1" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/InstructionMem.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093602027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093602106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093602120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Pruebas mif/test.mif " "Parameter \"init_file\" = \"../../Pruebas mif/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093602121 ""}  } { { "rom.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508093602121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ni1 " "Found entity 1: altsyncram_7ni1" {  } { { "db/altsyncram_7ni1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_7ni1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093602176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093602176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ni1 InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated " "Elaborating entity \"altsyncram_7ni1\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093602176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5k2 " "Found entity 1: altsyncram_d5k2" {  } { { "db/altsyncram_d5k2.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_d5k2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093602246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093602246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5k2 InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|altsyncram_d5k2:altsyncram1 " "Elaborating entity \"altsyncram_d5k2\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|altsyncram_d5k2:altsyncram1\"" {  } { { "db/altsyncram_7ni1.tdf" "altsyncram1" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_7ni1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093602246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ni1.tdf" "mgl_prim2" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_7ni1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ni1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_7ni1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603085 ""}  } { { "db/altsyncram_7ni1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_7ni1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508093603085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"InstructionMem:insmem\|rom:rom1\|altsyncram:altsyncram_component\|altsyncram_7ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "Processor.v" "ifid" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt SignExt:signext " "Elaborating entity \"SignExt\" for hierarchy \"SignExt:signext\"" {  } { { "Processor.v" "signext" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctrlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctrlunit\"" {  } { { "Processor.v" "ctrlunit" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxReg MuxReg:reg1 " "Elaborating entity \"MuxReg\" for hierarchy \"MuxReg:reg1\"" {  } { { "Processor.v" "reg1" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBanc RegisterBanc:regbank " "Elaborating entity \"RegisterBanc\" for hierarchy \"RegisterBanc:regbank\"" {  } { { "Processor.v" "regbank" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:idex " "Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:idex\"" {  } { { "Processor.v" "idex" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processor.v" "alu" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmen " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmen\"" {  } { { "Processor.v" "exmen" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamen " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamen\"" {  } { { "Processor.v" "datamen" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem DataMemory:datamen\|mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"DataMemory:datamen\|mem:mem1\"" {  } { { "DataMemory.v" "mem1" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Pruebas mif/text.mif " "Parameter \"init_file\" = \"../Pruebas mif/text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9142 " "Parameter \"numwords_a\" = \"9142\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508093603776 ""}  } { { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508093603776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjg1 " "Found entity 1: altsyncram_sjg1" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093603843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093603843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjg1 DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated " "Elaborating entity \"altsyncram_sjg1\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093603844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093604037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093604037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_sjg1.tdf" "rden_decode" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093604038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kfb " "Found entity 1: mux_kfb" {  } { { "db/mux_kfb.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/mux_kfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093604110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093604110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kfb DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|mux_kfb:mux2 " "Elaborating entity \"mux_kfb\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|mux_kfb:mux2\"" {  } { { "db/altsyncram_sjg1.tdf" "mux2" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093604111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:menwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:menwb\"" {  } { { "Processor.v" "menwb" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093604118 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508093604561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.15.12:53:32 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2017.10.15.12:53:32 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093612422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093616523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093616831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093618365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093618500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093618692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093618937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093618944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093618945 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508093623194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093623533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093623643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093623645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093623729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623846 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093623846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508093623934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093623934 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a0 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a1 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a2 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a3 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a4 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a5 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a6 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a7 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a8 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a9 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a10 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a11 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a12 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a13 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/ferllini13/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/Processor.v" 205 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508093625014 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1508093625014 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1508093625014 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RegisterBanc:regbank\|Register " "RAM logic \"RegisterBanc:regbank\|Register\" is uninferred due to inappropriate RAM size" {  } { { "RegisterBanc.v" "Register" { Text "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/RegisterBanc.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1508093625322 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1508093625322 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508093625610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093625847 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "991 " "991 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508093626058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ferllini13/Desktop/CE-4301-Arqui1/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file /home/ferllini13/Desktop/CE-4301-Arqui1/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093626378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508093627269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508093627269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508093627399 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508093627399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508093627399 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508093627399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508093627399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1085 " "Peak virtual memory: 1085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508093627418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 12:53:47 2017 " "Processing ended: Sun Oct 15 12:53:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508093627418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508093627418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508093627418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508093627418 ""}
