;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 71, @750
	ADD 30, 70
	DAT #3, #20
	SLT 12, @10
	JMP <121, 100
	JMP <121, 100
	JMP <121, 106
	SUB #72, @290
	MOV -1, <-20
	ADD 210, 210
	MOV 12, @10
	JMP 12, <10
	JMP <121, 106
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB #12, @10
	JMP @12, #201
	SUB 12, @10
	SUB 12, @10
	SUB #72, @290
	SUB 12, @10
	SUB #12, @201
	SUB #72, @290
	SPL 300, 96
	SPL 0, <2
	DAT #0, #9
	DAT #30, #9
	JMP <121, 106
	ADD 210, 0
	SPL 0, <2
	ADD 210, 0
	SPL @12, 201
	JMP <121, 106
	ADD 210, 210
	JMP <13, #204
	SUB 0, @2
	CMP -207, <-120
	SPL 0, <501
	ADD 210, 210
	SUB 12, @10
	SLT 721, -900
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 71, @750
	ADD 30, 70
