Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_10-43-23/41-openroad-repairantennas/1-diodeinsertion/top.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 831750 842470 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     59045
Number of terminals:      40
Number of snets:          2
Number of nets:           34629

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 592.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1061148.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 143704.
[INFO DRT-0033] via shape region query size = 9060.
[INFO DRT-0033] met2 shape region query size = 5442.
[INFO DRT-0033] via2 shape region query size = 7248.
[INFO DRT-0033] met3 shape region query size = 5468.
[INFO DRT-0033] via3 shape region query size = 7248.
[INFO DRT-0033] met4 shape region query size = 1908.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2385 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 586 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 22383 groups.
#scanned instances     = 59045
#unique  instances     = 592
#stdCellGenAp          = 17854
#stdCellValidPlanarAp  = 150
#stdCellValidViaAp     = 13621
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 111874
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:05:51, elapsed time = 00:00:29, memory = 373.57 (MB), peak = 389.92 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     274911

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 120 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 94774.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 79019.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 41774.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2966.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1253.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 137801 vertical wires in 3 frboxes and 81986 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15959 vertical wires in 3 frboxes and 26722 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:07, memory = 782.91 (MB), peak = 782.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 782.91 (MB), peak = 782.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 1281.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 1562.89 (MB).
    Completing 30% with 4760 violations.
    elapsed time = 00:00:40, memory = 1704.92 (MB).
    Completing 40% with 4760 violations.
    elapsed time = 00:00:52, memory = 1713.71 (MB).
    Completing 50% with 4760 violations.
    elapsed time = 00:01:08, memory = 1722.40 (MB).
    Completing 60% with 9921 violations.
    elapsed time = 00:01:22, memory = 1800.53 (MB).
    Completing 70% with 9921 violations.
    elapsed time = 00:01:38, memory = 1822.16 (MB).
    Completing 80% with 14783 violations.
    elapsed time = 00:01:55, memory = 1889.22 (MB).
    Completing 90% with 14783 violations.
    elapsed time = 00:02:14, memory = 1936.00 (MB).
    Completing 100% with 20309 violations.
    elapsed time = 00:02:36, memory = 1904.39 (MB).
[INFO DRT-0199]   Number of violations = 24607.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     22      0      0      0      0      0
Metal Spacing      334      0   3671      0    616      7      1
Min Hole             0      0     16      0      0      0      0
NS Metal             5      0      5      0      0      0      0
Recheck              6      0   2801      0   1304    124     63
Short                0      0  13947      4   1681      0      0
[INFO DRT-0267] cpu time = 00:26:39, elapsed time = 00:02:38, memory = 2143.43 (MB), peak = 2173.46 (MB)
Total wire length = 1343605 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 538532 um.
Total wire length on LAYER met2 = 548185 um.
Total wire length on LAYER met3 = 108389 um.
Total wire length on LAYER met4 = 148191 um.
Total wire length on LAYER met5 = 306 um.
Total number of vias = 260928.
Up-via summary (total 260928):.

-------------------------
 FR_MASTERSLICE         0
            li1    124566
           met1    129525
           met2      4484
           met3      2351
           met4         2
-------------------------
                   260928


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 24607 violations.
    elapsed time = 00:00:14, memory = 2202.66 (MB).
    Completing 20% with 24607 violations.
    elapsed time = 00:00:29, memory = 2183.21 (MB).
    Completing 30% with 22177 violations.
    elapsed time = 00:00:43, memory = 2208.20 (MB).
    Completing 40% with 22177 violations.
    elapsed time = 00:00:54, memory = 2219.09 (MB).
    Completing 50% with 22177 violations.
    elapsed time = 00:01:11, memory = 2220.63 (MB).
    Completing 60% with 19529 violations.
    elapsed time = 00:01:25, memory = 2223.15 (MB).
    Completing 70% with 19529 violations.
    elapsed time = 00:01:40, memory = 2223.15 (MB).
    Completing 80% with 17210 violations.
    elapsed time = 00:01:53, memory = 2225.98 (MB).
    Completing 90% with 17210 violations.
    elapsed time = 00:02:07, memory = 2225.98 (MB).
    Completing 100% with 14919 violations.
    elapsed time = 00:02:27, memory = 2233.83 (MB).
[INFO DRT-0199]   Number of violations = 14919.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     54      0      0      0      0      0
Metal Spacing        1      0   2163      0    354      7      1
Min Hole             0      0      2      0      0      0      0
Short                0      0  11567      2    762      2      4
[INFO DRT-0267] cpu time = 00:25:59, elapsed time = 00:02:28, memory = 2242.74 (MB), peak = 2242.74 (MB)
Total wire length = 1334685 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 534316 um.
Total wire length on LAYER met2 = 543765 um.
Total wire length on LAYER met3 = 108739 um.
Total wire length on LAYER met4 = 147556 um.
Total wire length on LAYER met5 = 307 um.
Total number of vias = 259066.
Up-via summary (total 259066):.

-------------------------
 FR_MASTERSLICE         0
            li1    124496
           met1    127709
           met2      4505
           met3      2354
           met4         2
-------------------------
                   259066


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 14919 violations.
    elapsed time = 00:00:09, memory = 2272.54 (MB).
    Completing 20% with 14919 violations.
    elapsed time = 00:00:25, memory = 2273.70 (MB).
    Completing 30% with 15038 violations.
    elapsed time = 00:00:42, memory = 2243.04 (MB).
    Completing 40% with 15038 violations.
    elapsed time = 00:01:01, memory = 2274.59 (MB).
    Completing 50% with 15038 violations.
    elapsed time = 00:01:20, memory = 2265.67 (MB).
    Completing 60% with 15072 violations.
    elapsed time = 00:01:30, memory = 2265.73 (MB).
    Completing 70% with 15072 violations.
    elapsed time = 00:01:40, memory = 2266.76 (MB).
    Completing 80% with 14681 violations.
    elapsed time = 00:01:58, memory = 2266.76 (MB).
    Completing 90% with 14681 violations.
    elapsed time = 00:02:09, memory = 2266.76 (MB).
    Completing 100% with 14181 violations.
    elapsed time = 00:02:30, memory = 2269.09 (MB).
[INFO DRT-0199]   Number of violations = 14185.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         41      0      0      0      0      0
Metal Spacing        0   1955      0    317      1      0
Min Hole             0      1      0      0      0      0
Recheck              0      4      0      0      0      0
Short                0  11142      1    718      0      5
[INFO DRT-0267] cpu time = 00:25:44, elapsed time = 00:02:31, memory = 2281.26 (MB), peak = 2332.54 (MB)
Total wire length = 1332955 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 533861 um.
Total wire length on LAYER met2 = 542795 um.
Total wire length on LAYER met3 = 108408 um.
Total wire length on LAYER met4 = 147565 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 258433.
Up-via summary (total 258433):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    127113
           met2      4478
           met3      2345
           met4         2
-------------------------
                   258433


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 14185 violations.
    elapsed time = 00:00:08, memory = 2283.26 (MB).
    Completing 20% with 14185 violations.
    elapsed time = 00:00:22, memory = 2284.03 (MB).
    Completing 30% with 11292 violations.
    elapsed time = 00:00:33, memory = 2316.48 (MB).
    Completing 40% with 11292 violations.
    elapsed time = 00:00:47, memory = 2316.48 (MB).
    Completing 50% with 11292 violations.
    elapsed time = 00:01:02, memory = 2316.70 (MB).
    Completing 60% with 8505 violations.
    elapsed time = 00:01:12, memory = 2355.25 (MB).
    Completing 70% with 8505 violations.
    elapsed time = 00:01:25, memory = 2355.40 (MB).
    Completing 80% with 5010 violations.
    elapsed time = 00:01:36, memory = 2363.51 (MB).
    Completing 90% with 5010 violations.
    elapsed time = 00:01:48, memory = 2365.54 (MB).
    Completing 100% with 1877 violations.
    elapsed time = 00:02:14, memory = 2384.48 (MB).
[INFO DRT-0199]   Number of violations = 1886.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          3      0      3      0      0
Metal Spacing        0    532      0     98      3
Min Hole             0      1      0      0      0
Recheck              0      9      0      0      0
Short                0   1186      0     51      0
[INFO DRT-0267] cpu time = 00:22:52, elapsed time = 00:02:15, memory = 2384.48 (MB), peak = 2384.48 (MB)
Total wire length = 1331880 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 501280 um.
Total wire length on LAYER met2 = 543891 um.
Total wire length on LAYER met3 = 137738 um.
Total wire length on LAYER met4 = 148645 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 265296.
Up-via summary (total 265296):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    130124
           met2      8237
           met3      2438
           met4         2
-------------------------
                   265296


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1886 violations.
    elapsed time = 00:00:01, memory = 2391.81 (MB).
    Completing 20% with 1886 violations.
    elapsed time = 00:00:02, memory = 2391.81 (MB).
    Completing 30% with 1420 violations.
    elapsed time = 00:00:05, memory = 2391.81 (MB).
    Completing 40% with 1420 violations.
    elapsed time = 00:00:07, memory = 2392.06 (MB).
    Completing 50% with 1420 violations.
    elapsed time = 00:00:14, memory = 2392.06 (MB).
    Completing 60% with 985 violations.
    elapsed time = 00:00:15, memory = 2392.06 (MB).
    Completing 70% with 985 violations.
    elapsed time = 00:00:17, memory = 2392.06 (MB).
    Completing 80% with 705 violations.
    elapsed time = 00:00:25, memory = 2392.06 (MB).
    Completing 90% with 705 violations.
    elapsed time = 00:00:26, memory = 2392.06 (MB).
    Completing 100% with 190 violations.
    elapsed time = 00:00:38, memory = 2392.06 (MB).
[INFO DRT-0199]   Number of violations = 190.
Viol/Layer        met1   met2
Metal Spacing       56     11
Min Hole             1      0
NS Metal             1      0
Short              121      0
[INFO DRT-0267] cpu time = 00:04:19, elapsed time = 00:00:38, memory = 2392.06 (MB), peak = 2394.06 (MB)
Total wire length = 1331700 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 499661 um.
Total wire length on LAYER met2 = 543840 um.
Total wire length on LAYER met3 = 139161 um.
Total wire length on LAYER met4 = 148711 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 265409.
Up-via summary (total 265409):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    130116
           met2      8347
           met3      2449
           met4         2
-------------------------
                   265409


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 190 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 20% with 190 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 30% with 170 violations.
    elapsed time = 00:00:03, memory = 2392.06 (MB).
    Completing 40% with 170 violations.
    elapsed time = 00:00:03, memory = 2392.06 (MB).
    Completing 50% with 170 violations.
    elapsed time = 00:00:11, memory = 2392.06 (MB).
    Completing 60% with 107 violations.
    elapsed time = 00:00:11, memory = 2392.06 (MB).
    Completing 70% with 107 violations.
    elapsed time = 00:00:11, memory = 2392.06 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:17, memory = 2392.06 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:17, memory = 2392.06 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:18, memory = 2392.06 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing        8
Min Hole             1
Short               12
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:19, memory = 2392.06 (MB), peak = 2394.06 (MB)
Total wire length = 1331668 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 499502 um.
Total wire length on LAYER met2 = 543803 um.
Total wire length on LAYER met3 = 139297 um.
Total wire length on LAYER met4 = 148739 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 265409.
Up-via summary (total 265409):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    130105
           met2      8354
           met3      2453
           met4         2
-------------------------
                   265409


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:02, memory = 2392.06 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:02, memory = 2392.06 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:02, memory = 2392.06 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:03, memory = 2392.06 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:03, memory = 2392.06 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:03, memory = 2392.06 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 2392.06 (MB), peak = 2394.06 (MB)
Total wire length = 1331660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 499514 um.
Total wire length on LAYER met2 = 543798 um.
Total wire length on LAYER met3 = 139282 um.
Total wire length on LAYER met4 = 148739 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 265408.
Up-via summary (total 265408):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    130106
           met2      8352
           met3      2453
           met4         2
-------------------------
                   265408


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2392.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2392.06 (MB), peak = 2394.06 (MB)
Total wire length = 1331660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 499514 um.
Total wire length on LAYER met2 = 543798 um.
Total wire length on LAYER met3 = 139282 um.
Total wire length on LAYER met4 = 148739 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 265408.
Up-via summary (total 265408):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    130106
           met2      8352
           met3      2453
           met4         2
-------------------------
                   265408


[INFO DRT-0198] Complete detail routing.
Total wire length = 1331660 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 499514 um.
Total wire length on LAYER met2 = 543798 um.
Total wire length on LAYER met3 = 139282 um.
Total wire length on LAYER met4 = 148739 um.
Total wire length on LAYER met5 = 324 um.
Total number of vias = 265408.
Up-via summary (total 265408):.

-------------------------
 FR_MASTERSLICE         0
            li1    124495
           met1    130106
           met2      8352
           met3      2453
           met4         2
-------------------------
                   265408


[INFO DRT-0267] cpu time = 01:46:52, elapsed time = 00:10:56, memory = 2392.06 (MB), peak = 2394.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_10-43-23/43-openroad-detailedrouting/top.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_10-43-23/43-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_10-43-23/43-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_10-43-23/43-openroad-detailedrouting/top.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_10-43-23/43-openroad-detailedrouting/top.sdc'…
