// now lets try and model logic gates in verilog.
module ckt5( input in, output out );
assign out=~in; // the ~ operator tells that out sho
endmodule