cpu_mask	,	V_2
abe_dpll_refclk_mux_ck	,	V_8
OMAP4_DPLL_ABE_DEFFREQ	,	V_11
cpu_is_omap443x	,	F_2
OMAP4_DPLL_USB_DEFFREQ	,	V_14
omap443x_clks	,	V_4
RATE_IN_4460	,	V_5
pr_warn	,	F_7
"%s: failed to configure USB DPLL!\n"	,	L_3
omap446x_clks	,	V_6
cpu_is_omap447x	,	F_6
ARRAY_SIZE	,	F_4
dpll_abe_ck	,	V_10
sys_32k_ck	,	V_9
omap2_clk_disable_autoidle_all	,	F_8
clk_set_parent	,	F_9
rc	,	V_1
"%s: failed to configure ABE DPLL!\n"	,	L_2
omap4xxx_clk_init	,	F_1
"WARNING: OMAP4470 clock data incomplete!\n"	,	L_1
__func__	,	V_12
__init	,	T_1
dpll_usb_ck	,	V_13
omap44xx_clks	,	V_7
pr_err	,	F_11
cpu_is_omap446x	,	F_5
clk_set_rate	,	F_10
RATE_IN_4430	,	V_3
omap_clocks_register	,	F_3
