// Seed: 3107905217
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4,
    output tri id_5
);
endmodule
module module_1 #(
    parameter id_12 = 32'd53,
    parameter id_17 = 32'd97
) (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2
);
  uwire  [  1  :  1  ]  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  _id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  _id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic [id_12  +  id_17 : 1] id_29;
  assign {id_25, 1} = -1;
  assign id_20 = 1;
endmodule
