
rtmpin_node_2_401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08004000  08004000  00004000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d78  08004194  08004194  00004194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08007f0c  08007f0c  00007f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f3c  08007f3c  0001000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007f3c  08007f3c  00007f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f44  08007f44  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f44  08007f44  00007f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f48  08007f48  00007f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007f4c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  08007f58  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08007f58  00010178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c4e  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc1  00000000  00000000  00018c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad8  00000000  00000000  0001a950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a00  00000000  00000000  0001b428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017856  00000000  00000000  0001be28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009002  00000000  00000000  0003367e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f101  00000000  00000000  0003c680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cb781  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cac  00000000  00000000  000cb7d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004194 <__do_global_dtors_aux>:
 8004194:	b510      	push	{r4, lr}
 8004196:	4c05      	ldr	r4, [pc, #20]	; (80041ac <__do_global_dtors_aux+0x18>)
 8004198:	7823      	ldrb	r3, [r4, #0]
 800419a:	b933      	cbnz	r3, 80041aa <__do_global_dtors_aux+0x16>
 800419c:	4b04      	ldr	r3, [pc, #16]	; (80041b0 <__do_global_dtors_aux+0x1c>)
 800419e:	b113      	cbz	r3, 80041a6 <__do_global_dtors_aux+0x12>
 80041a0:	4804      	ldr	r0, [pc, #16]	; (80041b4 <__do_global_dtors_aux+0x20>)
 80041a2:	f3af 8000 	nop.w
 80041a6:	2301      	movs	r3, #1
 80041a8:	7023      	strb	r3, [r4, #0]
 80041aa:	bd10      	pop	{r4, pc}
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	00000000 	.word	0x00000000
 80041b4:	08007ef4 	.word	0x08007ef4

080041b8 <frame_dummy>:
 80041b8:	b508      	push	{r3, lr}
 80041ba:	4b03      	ldr	r3, [pc, #12]	; (80041c8 <frame_dummy+0x10>)
 80041bc:	b11b      	cbz	r3, 80041c6 <frame_dummy+0xe>
 80041be:	4903      	ldr	r1, [pc, #12]	; (80041cc <frame_dummy+0x14>)
 80041c0:	4803      	ldr	r0, [pc, #12]	; (80041d0 <frame_dummy+0x18>)
 80041c2:	f3af 8000 	nop.w
 80041c6:	bd08      	pop	{r3, pc}
 80041c8:	00000000 	.word	0x00000000
 80041cc:	20000010 	.word	0x20000010
 80041d0:	08007ef4 	.word	0x08007ef4

080041d4 <__aeabi_uldivmod>:
 80041d4:	b953      	cbnz	r3, 80041ec <__aeabi_uldivmod+0x18>
 80041d6:	b94a      	cbnz	r2, 80041ec <__aeabi_uldivmod+0x18>
 80041d8:	2900      	cmp	r1, #0
 80041da:	bf08      	it	eq
 80041dc:	2800      	cmpeq	r0, #0
 80041de:	bf1c      	itt	ne
 80041e0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80041e4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80041e8:	f000 b96e 	b.w	80044c8 <__aeabi_idiv0>
 80041ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80041f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80041f4:	f000 f806 	bl	8004204 <__udivmoddi4>
 80041f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80041fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004200:	b004      	add	sp, #16
 8004202:	4770      	bx	lr

08004204 <__udivmoddi4>:
 8004204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004208:	9d08      	ldr	r5, [sp, #32]
 800420a:	4604      	mov	r4, r0
 800420c:	468c      	mov	ip, r1
 800420e:	2b00      	cmp	r3, #0
 8004210:	f040 8083 	bne.w	800431a <__udivmoddi4+0x116>
 8004214:	428a      	cmp	r2, r1
 8004216:	4617      	mov	r7, r2
 8004218:	d947      	bls.n	80042aa <__udivmoddi4+0xa6>
 800421a:	fab2 f282 	clz	r2, r2
 800421e:	b142      	cbz	r2, 8004232 <__udivmoddi4+0x2e>
 8004220:	f1c2 0020 	rsb	r0, r2, #32
 8004224:	fa24 f000 	lsr.w	r0, r4, r0
 8004228:	4091      	lsls	r1, r2
 800422a:	4097      	lsls	r7, r2
 800422c:	ea40 0c01 	orr.w	ip, r0, r1
 8004230:	4094      	lsls	r4, r2
 8004232:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8004236:	0c23      	lsrs	r3, r4, #16
 8004238:	fbbc f6f8 	udiv	r6, ip, r8
 800423c:	fa1f fe87 	uxth.w	lr, r7
 8004240:	fb08 c116 	mls	r1, r8, r6, ip
 8004244:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004248:	fb06 f10e 	mul.w	r1, r6, lr
 800424c:	4299      	cmp	r1, r3
 800424e:	d909      	bls.n	8004264 <__udivmoddi4+0x60>
 8004250:	18fb      	adds	r3, r7, r3
 8004252:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8004256:	f080 8119 	bcs.w	800448c <__udivmoddi4+0x288>
 800425a:	4299      	cmp	r1, r3
 800425c:	f240 8116 	bls.w	800448c <__udivmoddi4+0x288>
 8004260:	3e02      	subs	r6, #2
 8004262:	443b      	add	r3, r7
 8004264:	1a5b      	subs	r3, r3, r1
 8004266:	b2a4      	uxth	r4, r4
 8004268:	fbb3 f0f8 	udiv	r0, r3, r8
 800426c:	fb08 3310 	mls	r3, r8, r0, r3
 8004270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8004274:	fb00 fe0e 	mul.w	lr, r0, lr
 8004278:	45a6      	cmp	lr, r4
 800427a:	d909      	bls.n	8004290 <__udivmoddi4+0x8c>
 800427c:	193c      	adds	r4, r7, r4
 800427e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004282:	f080 8105 	bcs.w	8004490 <__udivmoddi4+0x28c>
 8004286:	45a6      	cmp	lr, r4
 8004288:	f240 8102 	bls.w	8004490 <__udivmoddi4+0x28c>
 800428c:	3802      	subs	r0, #2
 800428e:	443c      	add	r4, r7
 8004290:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8004294:	eba4 040e 	sub.w	r4, r4, lr
 8004298:	2600      	movs	r6, #0
 800429a:	b11d      	cbz	r5, 80042a4 <__udivmoddi4+0xa0>
 800429c:	40d4      	lsrs	r4, r2
 800429e:	2300      	movs	r3, #0
 80042a0:	e9c5 4300 	strd	r4, r3, [r5]
 80042a4:	4631      	mov	r1, r6
 80042a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042aa:	b902      	cbnz	r2, 80042ae <__udivmoddi4+0xaa>
 80042ac:	deff      	udf	#255	; 0xff
 80042ae:	fab2 f282 	clz	r2, r2
 80042b2:	2a00      	cmp	r2, #0
 80042b4:	d150      	bne.n	8004358 <__udivmoddi4+0x154>
 80042b6:	1bcb      	subs	r3, r1, r7
 80042b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80042bc:	fa1f f887 	uxth.w	r8, r7
 80042c0:	2601      	movs	r6, #1
 80042c2:	fbb3 fcfe 	udiv	ip, r3, lr
 80042c6:	0c21      	lsrs	r1, r4, #16
 80042c8:	fb0e 331c 	mls	r3, lr, ip, r3
 80042cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80042d0:	fb08 f30c 	mul.w	r3, r8, ip
 80042d4:	428b      	cmp	r3, r1
 80042d6:	d907      	bls.n	80042e8 <__udivmoddi4+0xe4>
 80042d8:	1879      	adds	r1, r7, r1
 80042da:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80042de:	d202      	bcs.n	80042e6 <__udivmoddi4+0xe2>
 80042e0:	428b      	cmp	r3, r1
 80042e2:	f200 80e9 	bhi.w	80044b8 <__udivmoddi4+0x2b4>
 80042e6:	4684      	mov	ip, r0
 80042e8:	1ac9      	subs	r1, r1, r3
 80042ea:	b2a3      	uxth	r3, r4
 80042ec:	fbb1 f0fe 	udiv	r0, r1, lr
 80042f0:	fb0e 1110 	mls	r1, lr, r0, r1
 80042f4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80042f8:	fb08 f800 	mul.w	r8, r8, r0
 80042fc:	45a0      	cmp	r8, r4
 80042fe:	d907      	bls.n	8004310 <__udivmoddi4+0x10c>
 8004300:	193c      	adds	r4, r7, r4
 8004302:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004306:	d202      	bcs.n	800430e <__udivmoddi4+0x10a>
 8004308:	45a0      	cmp	r8, r4
 800430a:	f200 80d9 	bhi.w	80044c0 <__udivmoddi4+0x2bc>
 800430e:	4618      	mov	r0, r3
 8004310:	eba4 0408 	sub.w	r4, r4, r8
 8004314:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8004318:	e7bf      	b.n	800429a <__udivmoddi4+0x96>
 800431a:	428b      	cmp	r3, r1
 800431c:	d909      	bls.n	8004332 <__udivmoddi4+0x12e>
 800431e:	2d00      	cmp	r5, #0
 8004320:	f000 80b1 	beq.w	8004486 <__udivmoddi4+0x282>
 8004324:	2600      	movs	r6, #0
 8004326:	e9c5 0100 	strd	r0, r1, [r5]
 800432a:	4630      	mov	r0, r6
 800432c:	4631      	mov	r1, r6
 800432e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004332:	fab3 f683 	clz	r6, r3
 8004336:	2e00      	cmp	r6, #0
 8004338:	d14a      	bne.n	80043d0 <__udivmoddi4+0x1cc>
 800433a:	428b      	cmp	r3, r1
 800433c:	d302      	bcc.n	8004344 <__udivmoddi4+0x140>
 800433e:	4282      	cmp	r2, r0
 8004340:	f200 80b8 	bhi.w	80044b4 <__udivmoddi4+0x2b0>
 8004344:	1a84      	subs	r4, r0, r2
 8004346:	eb61 0103 	sbc.w	r1, r1, r3
 800434a:	2001      	movs	r0, #1
 800434c:	468c      	mov	ip, r1
 800434e:	2d00      	cmp	r5, #0
 8004350:	d0a8      	beq.n	80042a4 <__udivmoddi4+0xa0>
 8004352:	e9c5 4c00 	strd	r4, ip, [r5]
 8004356:	e7a5      	b.n	80042a4 <__udivmoddi4+0xa0>
 8004358:	f1c2 0320 	rsb	r3, r2, #32
 800435c:	fa20 f603 	lsr.w	r6, r0, r3
 8004360:	4097      	lsls	r7, r2
 8004362:	fa01 f002 	lsl.w	r0, r1, r2
 8004366:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800436a:	40d9      	lsrs	r1, r3
 800436c:	4330      	orrs	r0, r6
 800436e:	0c03      	lsrs	r3, r0, #16
 8004370:	fbb1 f6fe 	udiv	r6, r1, lr
 8004374:	fa1f f887 	uxth.w	r8, r7
 8004378:	fb0e 1116 	mls	r1, lr, r6, r1
 800437c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004380:	fb06 f108 	mul.w	r1, r6, r8
 8004384:	4299      	cmp	r1, r3
 8004386:	fa04 f402 	lsl.w	r4, r4, r2
 800438a:	d909      	bls.n	80043a0 <__udivmoddi4+0x19c>
 800438c:	18fb      	adds	r3, r7, r3
 800438e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8004392:	f080 808d 	bcs.w	80044b0 <__udivmoddi4+0x2ac>
 8004396:	4299      	cmp	r1, r3
 8004398:	f240 808a 	bls.w	80044b0 <__udivmoddi4+0x2ac>
 800439c:	3e02      	subs	r6, #2
 800439e:	443b      	add	r3, r7
 80043a0:	1a5b      	subs	r3, r3, r1
 80043a2:	b281      	uxth	r1, r0
 80043a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80043a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80043ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80043b0:	fb00 f308 	mul.w	r3, r0, r8
 80043b4:	428b      	cmp	r3, r1
 80043b6:	d907      	bls.n	80043c8 <__udivmoddi4+0x1c4>
 80043b8:	1879      	adds	r1, r7, r1
 80043ba:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80043be:	d273      	bcs.n	80044a8 <__udivmoddi4+0x2a4>
 80043c0:	428b      	cmp	r3, r1
 80043c2:	d971      	bls.n	80044a8 <__udivmoddi4+0x2a4>
 80043c4:	3802      	subs	r0, #2
 80043c6:	4439      	add	r1, r7
 80043c8:	1acb      	subs	r3, r1, r3
 80043ca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80043ce:	e778      	b.n	80042c2 <__udivmoddi4+0xbe>
 80043d0:	f1c6 0c20 	rsb	ip, r6, #32
 80043d4:	fa03 f406 	lsl.w	r4, r3, r6
 80043d8:	fa22 f30c 	lsr.w	r3, r2, ip
 80043dc:	431c      	orrs	r4, r3
 80043de:	fa20 f70c 	lsr.w	r7, r0, ip
 80043e2:	fa01 f306 	lsl.w	r3, r1, r6
 80043e6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80043ea:	fa21 f10c 	lsr.w	r1, r1, ip
 80043ee:	431f      	orrs	r7, r3
 80043f0:	0c3b      	lsrs	r3, r7, #16
 80043f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80043f6:	fa1f f884 	uxth.w	r8, r4
 80043fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80043fe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8004402:	fb09 fa08 	mul.w	sl, r9, r8
 8004406:	458a      	cmp	sl, r1
 8004408:	fa02 f206 	lsl.w	r2, r2, r6
 800440c:	fa00 f306 	lsl.w	r3, r0, r6
 8004410:	d908      	bls.n	8004424 <__udivmoddi4+0x220>
 8004412:	1861      	adds	r1, r4, r1
 8004414:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8004418:	d248      	bcs.n	80044ac <__udivmoddi4+0x2a8>
 800441a:	458a      	cmp	sl, r1
 800441c:	d946      	bls.n	80044ac <__udivmoddi4+0x2a8>
 800441e:	f1a9 0902 	sub.w	r9, r9, #2
 8004422:	4421      	add	r1, r4
 8004424:	eba1 010a 	sub.w	r1, r1, sl
 8004428:	b2bf      	uxth	r7, r7
 800442a:	fbb1 f0fe 	udiv	r0, r1, lr
 800442e:	fb0e 1110 	mls	r1, lr, r0, r1
 8004432:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8004436:	fb00 f808 	mul.w	r8, r0, r8
 800443a:	45b8      	cmp	r8, r7
 800443c:	d907      	bls.n	800444e <__udivmoddi4+0x24a>
 800443e:	19e7      	adds	r7, r4, r7
 8004440:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8004444:	d22e      	bcs.n	80044a4 <__udivmoddi4+0x2a0>
 8004446:	45b8      	cmp	r8, r7
 8004448:	d92c      	bls.n	80044a4 <__udivmoddi4+0x2a0>
 800444a:	3802      	subs	r0, #2
 800444c:	4427      	add	r7, r4
 800444e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8004452:	eba7 0708 	sub.w	r7, r7, r8
 8004456:	fba0 8902 	umull	r8, r9, r0, r2
 800445a:	454f      	cmp	r7, r9
 800445c:	46c6      	mov	lr, r8
 800445e:	4649      	mov	r1, r9
 8004460:	d31a      	bcc.n	8004498 <__udivmoddi4+0x294>
 8004462:	d017      	beq.n	8004494 <__udivmoddi4+0x290>
 8004464:	b15d      	cbz	r5, 800447e <__udivmoddi4+0x27a>
 8004466:	ebb3 020e 	subs.w	r2, r3, lr
 800446a:	eb67 0701 	sbc.w	r7, r7, r1
 800446e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8004472:	40f2      	lsrs	r2, r6
 8004474:	ea4c 0202 	orr.w	r2, ip, r2
 8004478:	40f7      	lsrs	r7, r6
 800447a:	e9c5 2700 	strd	r2, r7, [r5]
 800447e:	2600      	movs	r6, #0
 8004480:	4631      	mov	r1, r6
 8004482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004486:	462e      	mov	r6, r5
 8004488:	4628      	mov	r0, r5
 800448a:	e70b      	b.n	80042a4 <__udivmoddi4+0xa0>
 800448c:	4606      	mov	r6, r0
 800448e:	e6e9      	b.n	8004264 <__udivmoddi4+0x60>
 8004490:	4618      	mov	r0, r3
 8004492:	e6fd      	b.n	8004290 <__udivmoddi4+0x8c>
 8004494:	4543      	cmp	r3, r8
 8004496:	d2e5      	bcs.n	8004464 <__udivmoddi4+0x260>
 8004498:	ebb8 0e02 	subs.w	lr, r8, r2
 800449c:	eb69 0104 	sbc.w	r1, r9, r4
 80044a0:	3801      	subs	r0, #1
 80044a2:	e7df      	b.n	8004464 <__udivmoddi4+0x260>
 80044a4:	4608      	mov	r0, r1
 80044a6:	e7d2      	b.n	800444e <__udivmoddi4+0x24a>
 80044a8:	4660      	mov	r0, ip
 80044aa:	e78d      	b.n	80043c8 <__udivmoddi4+0x1c4>
 80044ac:	4681      	mov	r9, r0
 80044ae:	e7b9      	b.n	8004424 <__udivmoddi4+0x220>
 80044b0:	4666      	mov	r6, ip
 80044b2:	e775      	b.n	80043a0 <__udivmoddi4+0x19c>
 80044b4:	4630      	mov	r0, r6
 80044b6:	e74a      	b.n	800434e <__udivmoddi4+0x14a>
 80044b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80044bc:	4439      	add	r1, r7
 80044be:	e713      	b.n	80042e8 <__udivmoddi4+0xe4>
 80044c0:	3802      	subs	r0, #2
 80044c2:	443c      	add	r4, r7
 80044c4:	e724      	b.n	8004310 <__udivmoddi4+0x10c>
 80044c6:	bf00      	nop

080044c8 <__aeabi_idiv0>:
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop

080044cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044d0:	4b04      	ldr	r3, [pc, #16]	; (80044e4 <__NVIC_GetPriorityGrouping+0x18>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	0a1b      	lsrs	r3, r3, #8
 80044d6:	f003 0307 	and.w	r3, r3, #7
}
 80044da:	4618      	mov	r0, r3
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	e000ed00 	.word	0xe000ed00

080044e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	4603      	mov	r3, r0
 80044f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	db0b      	blt.n	8004512 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	f003 021f 	and.w	r2, r3, #31
 8004500:	4907      	ldr	r1, [pc, #28]	; (8004520 <__NVIC_EnableIRQ+0x38>)
 8004502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	2001      	movs	r0, #1
 800450a:	fa00 f202 	lsl.w	r2, r0, r2
 800450e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	e000e100 	.word	0xe000e100

08004524 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800452e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004532:	2b00      	cmp	r3, #0
 8004534:	db12      	blt.n	800455c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004536:	79fb      	ldrb	r3, [r7, #7]
 8004538:	f003 021f 	and.w	r2, r3, #31
 800453c:	490a      	ldr	r1, [pc, #40]	; (8004568 <__NVIC_DisableIRQ+0x44>)
 800453e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004542:	095b      	lsrs	r3, r3, #5
 8004544:	2001      	movs	r0, #1
 8004546:	fa00 f202 	lsl.w	r2, r0, r2
 800454a:	3320      	adds	r3, #32
 800454c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004550:	f3bf 8f4f 	dsb	sy
}
 8004554:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004556:	f3bf 8f6f 	isb	sy
}
 800455a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	e000e100 	.word	0xe000e100

0800456c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	6039      	str	r1, [r7, #0]
 8004576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457c:	2b00      	cmp	r3, #0
 800457e:	db0a      	blt.n	8004596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	b2da      	uxtb	r2, r3
 8004584:	490c      	ldr	r1, [pc, #48]	; (80045b8 <__NVIC_SetPriority+0x4c>)
 8004586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800458a:	0112      	lsls	r2, r2, #4
 800458c:	b2d2      	uxtb	r2, r2
 800458e:	440b      	add	r3, r1
 8004590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004594:	e00a      	b.n	80045ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	b2da      	uxtb	r2, r3
 800459a:	4908      	ldr	r1, [pc, #32]	; (80045bc <__NVIC_SetPriority+0x50>)
 800459c:	79fb      	ldrb	r3, [r7, #7]
 800459e:	f003 030f 	and.w	r3, r3, #15
 80045a2:	3b04      	subs	r3, #4
 80045a4:	0112      	lsls	r2, r2, #4
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	440b      	add	r3, r1
 80045aa:	761a      	strb	r2, [r3, #24]
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	e000e100 	.word	0xe000e100
 80045bc:	e000ed00 	.word	0xe000ed00

080045c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b089      	sub	sp, #36	; 0x24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f1c3 0307 	rsb	r3, r3, #7
 80045da:	2b04      	cmp	r3, #4
 80045dc:	bf28      	it	cs
 80045de:	2304      	movcs	r3, #4
 80045e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	3304      	adds	r3, #4
 80045e6:	2b06      	cmp	r3, #6
 80045e8:	d902      	bls.n	80045f0 <NVIC_EncodePriority+0x30>
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	3b03      	subs	r3, #3
 80045ee:	e000      	b.n	80045f2 <NVIC_EncodePriority+0x32>
 80045f0:	2300      	movs	r3, #0
 80045f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	fa02 f303 	lsl.w	r3, r2, r3
 80045fe:	43da      	mvns	r2, r3
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	401a      	ands	r2, r3
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004608:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	fa01 f303 	lsl.w	r3, r1, r3
 8004612:	43d9      	mvns	r1, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004618:	4313      	orrs	r3, r2
         );
}
 800461a:	4618      	mov	r0, r3
 800461c:	3724      	adds	r7, #36	; 0x24
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
	...

08004628 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800462c:	f3bf 8f4f 	dsb	sy
}
 8004630:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004632:	4b06      	ldr	r3, [pc, #24]	; (800464c <__NVIC_SystemReset+0x24>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800463a:	4904      	ldr	r1, [pc, #16]	; (800464c <__NVIC_SystemReset+0x24>)
 800463c:	4b04      	ldr	r3, [pc, #16]	; (8004650 <__NVIC_SystemReset+0x28>)
 800463e:	4313      	orrs	r3, r2
 8004640:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004642:	f3bf 8f4f 	dsb	sy
}
 8004646:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004648:	bf00      	nop
 800464a:	e7fd      	b.n	8004648 <__NVIC_SystemReset+0x20>
 800464c:	e000ed00 	.word	0xe000ed00
 8004650:	05fa0004 	.word	0x05fa0004

08004654 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800465e:	4a0c      	ldr	r2, [pc, #48]	; (8004690 <LL_DMA_EnableStream+0x3c>)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	4413      	add	r3, r2
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	461a      	mov	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4413      	add	r3, r2
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4908      	ldr	r1, [pc, #32]	; (8004690 <LL_DMA_EnableStream+0x3c>)
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	440a      	add	r2, r1
 8004674:	7812      	ldrb	r2, [r2, #0]
 8004676:	4611      	mov	r1, r2
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	440a      	add	r2, r1
 800467c:	f043 0301 	orr.w	r3, r3, #1
 8004680:	6013      	str	r3, [r2, #0]
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	08007f0c 	.word	0x08007f0c

08004694 <LL_DMA_DisableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800469e:	4a0c      	ldr	r2, [pc, #48]	; (80046d0 <LL_DMA_DisableStream+0x3c>)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	4413      	add	r3, r2
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4413      	add	r3, r2
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4908      	ldr	r1, [pc, #32]	; (80046d0 <LL_DMA_DisableStream+0x3c>)
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	440a      	add	r2, r1
 80046b4:	7812      	ldrb	r2, [r2, #0]
 80046b6:	4611      	mov	r1, r2
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	440a      	add	r2, r1
 80046bc:	f023 0301 	bic.w	r3, r3, #1
 80046c0:	6013      	str	r3, [r2, #0]
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	08007f0c 	.word	0x08007f0c

080046d4 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 80046e0:	4a0d      	ldr	r2, [pc, #52]	; (8004718 <LL_DMA_SetDataTransferDirection+0x44>)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	4413      	add	r3, r2
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	461a      	mov	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	4413      	add	r3, r2
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80046f4:	4908      	ldr	r1, [pc, #32]	; (8004718 <LL_DMA_SetDataTransferDirection+0x44>)
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	440b      	add	r3, r1
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	4619      	mov	r1, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	440b      	add	r3, r1
 8004702:	4619      	mov	r1, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4313      	orrs	r3, r2
 8004708:	600b      	str	r3, [r1, #0]
}
 800470a:	bf00      	nop
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	08007f0c 	.word	0x08007f0c

0800471c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8004728:	4a0d      	ldr	r2, [pc, #52]	; (8004760 <LL_DMA_SetMode+0x44>)
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4413      	add	r3, r2
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	461a      	mov	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4413      	add	r3, r2
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 800473c:	4908      	ldr	r1, [pc, #32]	; (8004760 <LL_DMA_SetMode+0x44>)
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	440b      	add	r3, r1
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	4619      	mov	r1, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	440b      	add	r3, r1
 800474a:	4619      	mov	r1, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4313      	orrs	r3, r2
 8004750:	600b      	str	r3, [r1, #0]
}
 8004752:	bf00      	nop
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	08007f0c 	.word	0x08007f0c

08004764 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8004770:	4a0d      	ldr	r2, [pc, #52]	; (80047a8 <LL_DMA_SetPeriphIncMode+0x44>)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	4413      	add	r3, r2
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	461a      	mov	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4413      	add	r3, r2
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004784:	4908      	ldr	r1, [pc, #32]	; (80047a8 <LL_DMA_SetPeriphIncMode+0x44>)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	440b      	add	r3, r1
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	4619      	mov	r1, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	440b      	add	r3, r1
 8004792:	4619      	mov	r1, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4313      	orrs	r3, r2
 8004798:	600b      	str	r3, [r1, #0]
}
 800479a:	bf00      	nop
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	08007f0c 	.word	0x08007f0c

080047ac <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 80047b8:	4a0d      	ldr	r2, [pc, #52]	; (80047f0 <LL_DMA_SetMemoryIncMode+0x44>)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4413      	add	r3, r2
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	461a      	mov	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4413      	add	r3, r2
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80047cc:	4908      	ldr	r1, [pc, #32]	; (80047f0 <LL_DMA_SetMemoryIncMode+0x44>)
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	440b      	add	r3, r1
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	4619      	mov	r1, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	440b      	add	r3, r1
 80047da:	4619      	mov	r1, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	4313      	orrs	r3, r2
 80047e0:	600b      	str	r3, [r1, #0]
}
 80047e2:	bf00      	nop
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	08007f0c 	.word	0x08007f0c

080047f4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8004800:	4a0d      	ldr	r2, [pc, #52]	; (8004838 <LL_DMA_SetPeriphSize+0x44>)
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	4413      	add	r3, r2
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	461a      	mov	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	4413      	add	r3, r2
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8004814:	4908      	ldr	r1, [pc, #32]	; (8004838 <LL_DMA_SetPeriphSize+0x44>)
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	440b      	add	r3, r1
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	4619      	mov	r1, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	440b      	add	r3, r1
 8004822:	4619      	mov	r1, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4313      	orrs	r3, r2
 8004828:	600b      	str	r3, [r1, #0]
}
 800482a:	bf00      	nop
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	08007f0c 	.word	0x08007f0c

0800483c <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8004848:	4a0d      	ldr	r2, [pc, #52]	; (8004880 <LL_DMA_SetMemorySize+0x44>)
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	4413      	add	r3, r2
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4413      	add	r3, r2
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 800485c:	4908      	ldr	r1, [pc, #32]	; (8004880 <LL_DMA_SetMemorySize+0x44>)
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	440b      	add	r3, r1
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	4619      	mov	r1, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	440b      	add	r3, r1
 800486a:	4619      	mov	r1, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4313      	orrs	r3, r2
 8004870:	600b      	str	r3, [r1, #0]
}
 8004872:	bf00      	nop
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	08007f0c 	.word	0x08007f0c

08004884 <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8004890:	4a0d      	ldr	r2, [pc, #52]	; (80048c8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	4413      	add	r3, r2
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	461a      	mov	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	4413      	add	r3, r2
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048a4:	4908      	ldr	r1, [pc, #32]	; (80048c8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	440b      	add	r3, r1
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	4619      	mov	r1, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	440b      	add	r3, r1
 80048b2:	4619      	mov	r1, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	600b      	str	r3, [r1, #0]
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	08007f0c 	.word	0x08007f0c

080048cc <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 80048d8:	4a0d      	ldr	r2, [pc, #52]	; (8004910 <LL_DMA_SetDataLength+0x44>)
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	4413      	add	r3, r2
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	461a      	mov	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	4413      	add	r3, r2
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	0c1b      	lsrs	r3, r3, #16
 80048ea:	041b      	lsls	r3, r3, #16
 80048ec:	4908      	ldr	r1, [pc, #32]	; (8004910 <LL_DMA_SetDataLength+0x44>)
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	440a      	add	r2, r1
 80048f2:	7812      	ldrb	r2, [r2, #0]
 80048f4:	4611      	mov	r1, r2
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	440a      	add	r2, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	4313      	orrs	r3, r2
 8004900:	604b      	str	r3, [r1, #4]
}
 8004902:	bf00      	nop
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	08007f0c 	.word	0x08007f0c

08004914 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8004920:	4a0d      	ldr	r2, [pc, #52]	; (8004958 <LL_DMA_SetChannelSelection+0x44>)
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	4413      	add	r3, r2
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	461a      	mov	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4413      	add	r3, r2
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8004934:	4908      	ldr	r1, [pc, #32]	; (8004958 <LL_DMA_SetChannelSelection+0x44>)
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	440b      	add	r3, r1
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	4619      	mov	r1, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	440b      	add	r3, r1
 8004942:	4619      	mov	r1, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4313      	orrs	r3, r2
 8004948:	600b      	str	r3, [r1, #0]
}
 800494a:	bf00      	nop
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	08007f0c 	.word	0x08007f0c

0800495c <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8004966:	4a0c      	ldr	r2, [pc, #48]	; (8004998 <LL_DMA_DisableFifoMode+0x3c>)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	4413      	add	r3, r2
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	461a      	mov	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4413      	add	r3, r2
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	4908      	ldr	r1, [pc, #32]	; (8004998 <LL_DMA_DisableFifoMode+0x3c>)
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	440a      	add	r2, r1
 800497c:	7812      	ldrb	r2, [r2, #0]
 800497e:	4611      	mov	r1, r2
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	440a      	add	r2, r1
 8004984:	f023 0304 	bic.w	r3, r3, #4
 8004988:	6153      	str	r3, [r2, #20]
}
 800498a:	bf00      	nop
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	08007f0c 	.word	0x08007f0c

0800499c <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 80049a8:	4a07      	ldr	r2, [pc, #28]	; (80049c8 <LL_DMA_SetMemoryAddress+0x2c>)
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4413      	add	r3, r2
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	461a      	mov	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	4413      	add	r3, r2
 80049b6:	461a      	mov	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	60d3      	str	r3, [r2, #12]
}
 80049bc:	bf00      	nop
 80049be:	3714      	adds	r7, #20
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	08007f0c 	.word	0x08007f0c

080049cc <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 80049d8:	4a07      	ldr	r2, [pc, #28]	; (80049f8 <LL_DMA_SetPeriphAddress+0x2c>)
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	4413      	add	r3, r2
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	461a      	mov	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4413      	add	r3, r2
 80049e6:	461a      	mov	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6093      	str	r3, [r2, #8]
}
 80049ec:	bf00      	nop
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr
 80049f8:	08007f0c 	.word	0x08007f0c

080049fc <LL_DMA_ClearFlag_HT6>:
  * @rmtoll HIFCR  CHTIF6    LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004a0a:	60da      	str	r2, [r3, #12]
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004a26:	60da      	str	r2, [r3, #12]
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
 8004a3e:	4a0c      	ldr	r2, [pc, #48]	; (8004a70 <LL_DMA_EnableIT_HT+0x3c>)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	4413      	add	r3, r2
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	461a      	mov	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4908      	ldr	r1, [pc, #32]	; (8004a70 <LL_DMA_EnableIT_HT+0x3c>)
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	440a      	add	r2, r1
 8004a54:	7812      	ldrb	r2, [r2, #0]
 8004a56:	4611      	mov	r1, r2
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	440a      	add	r2, r1
 8004a5c:	f043 0308 	orr.w	r3, r3, #8
 8004a60:	6013      	str	r3, [r2, #0]
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	08007f0c 	.word	0x08007f0c

08004a74 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8004a7e:	4a0c      	ldr	r2, [pc, #48]	; (8004ab0 <LL_DMA_EnableIT_TC+0x3c>)
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	4413      	add	r3, r2
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	461a      	mov	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4908      	ldr	r1, [pc, #32]	; (8004ab0 <LL_DMA_EnableIT_TC+0x3c>)
 8004a90:	683a      	ldr	r2, [r7, #0]
 8004a92:	440a      	add	r2, r1
 8004a94:	7812      	ldrb	r2, [r2, #0]
 8004a96:	4611      	mov	r1, r2
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	440a      	add	r2, r1
 8004a9c:	f043 0310 	orr.w	r3, r3, #16
 8004aa0:	6013      	str	r3, [r2, #0]
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	08007f0c 	.word	0x08007f0c

08004ab4 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004ab8:	4b05      	ldr	r3, [pc, #20]	; (8004ad0 <LL_RCC_HSE_Enable+0x1c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a04      	ldr	r2, [pc, #16]	; (8004ad0 <LL_RCC_HSE_Enable+0x1c>)
 8004abe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac2:	6013      	str	r3, [r2, #0]
}
 8004ac4:	bf00      	nop
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	40023800 	.word	0x40023800

08004ad4 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8004ad8:	4b07      	ldr	r3, [pc, #28]	; (8004af8 <LL_RCC_HSE_IsReady+0x24>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ae4:	bf0c      	ite	eq
 8004ae6:	2301      	moveq	r3, #1
 8004ae8:	2300      	movne	r3, #0
 8004aea:	b2db      	uxtb	r3, r3
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	40023800 	.word	0x40023800

08004afc <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004b04:	4b06      	ldr	r3, [pc, #24]	; (8004b20 <LL_RCC_SetSysClkSource+0x24>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f023 0203 	bic.w	r2, r3, #3
 8004b0c:	4904      	ldr	r1, [pc, #16]	; (8004b20 <LL_RCC_SetSysClkSource+0x24>)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	608b      	str	r3, [r1, #8]
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	40023800 	.word	0x40023800

08004b24 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8004b24:	b480      	push	{r7}
 8004b26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004b28:	4b04      	ldr	r3, [pc, #16]	; (8004b3c <LL_RCC_GetSysClkSource+0x18>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 030c 	and.w	r3, r3, #12
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40023800 	.word	0x40023800

08004b40 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004b48:	4b06      	ldr	r3, [pc, #24]	; (8004b64 <LL_RCC_SetAHBPrescaler+0x24>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b50:	4904      	ldr	r1, [pc, #16]	; (8004b64 <LL_RCC_SetAHBPrescaler+0x24>)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	608b      	str	r3, [r1, #8]
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	40023800 	.word	0x40023800

08004b68 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004b70:	4b06      	ldr	r3, [pc, #24]	; (8004b8c <LL_RCC_SetAPB1Prescaler+0x24>)
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b78:	4904      	ldr	r1, [pc, #16]	; (8004b8c <LL_RCC_SetAPB1Prescaler+0x24>)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	608b      	str	r3, [r1, #8]
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr
 8004b8c:	40023800 	.word	0x40023800

08004b90 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004b98:	4b06      	ldr	r3, [pc, #24]	; (8004bb4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ba0:	4904      	ldr	r1, [pc, #16]	; (8004bb4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	608b      	str	r3, [r1, #8]
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr
 8004bb4:	40023800 	.word	0x40023800

08004bb8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8004bc0:	4b07      	ldr	r3, [pc, #28]	; (8004be0 <LL_RCC_SetTIMPrescaler+0x28>)
 8004bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004bc6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004bca:	4905      	ldr	r1, [pc, #20]	; (8004be0 <LL_RCC_SetTIMPrescaler+0x28>)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr
 8004be0:	40023800 	.word	0x40023800

08004be4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004be8:	4b05      	ldr	r3, [pc, #20]	; (8004c00 <LL_RCC_PLL_Enable+0x1c>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a04      	ldr	r2, [pc, #16]	; (8004c00 <LL_RCC_PLL_Enable+0x1c>)
 8004bee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bf2:	6013      	str	r3, [r2, #0]
}
 8004bf4:	bf00      	nop
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800

08004c04 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004c04:	b480      	push	{r7}
 8004c06:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8004c08:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <LL_RCC_PLL_IsReady+0x24>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004c14:	bf0c      	ite	eq
 8004c16:	2301      	moveq	r3, #1
 8004c18:	2300      	movne	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40023800 	.word	0x40023800

08004c2c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
 8004c38:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8004c3a:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	4b0d      	ldr	r3, [pc, #52]	; (8004c74 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8004c40:	4013      	ands	r3, r2
 8004c42:	68f9      	ldr	r1, [r7, #12]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	4311      	orrs	r1, r2
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	0192      	lsls	r2, r2, #6
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	4908      	ldr	r1, [pc, #32]	; (8004c70 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8004c54:	4b06      	ldr	r3, [pc, #24]	; (8004c70 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c5c:	4904      	ldr	r1, [pc, #16]	; (8004c70 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8004c64:	bf00      	nop
 8004c66:	3714      	adds	r7, #20
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr
 8004c70:	40023800 	.word	0x40023800
 8004c74:	ffbf8000 	.word	0xffbf8000

08004c78 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8004c80:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004c82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c84:	4907      	ldr	r1, [pc, #28]	; (8004ca4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8004c8c:	4b05      	ldr	r3, [pc, #20]	; (8004ca4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8004c8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4013      	ands	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004c96:	68fb      	ldr	r3, [r7, #12]
}
 8004c98:	bf00      	nop
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	40023800 	.word	0x40023800

08004ca8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b085      	sub	sp, #20
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8004cb0:	4b08      	ldr	r3, [pc, #32]	; (8004cd4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004cb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cb4:	4907      	ldr	r1, [pc, #28]	; (8004cd4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8004cbc:	4b05      	ldr	r3, [pc, #20]	; (8004cd4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004cbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	40023800 	.word	0x40023800

08004cd8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004ce0:	4b08      	ldr	r3, [pc, #32]	; (8004d04 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004ce2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ce4:	4907      	ldr	r1, [pc, #28]	; (8004d04 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004cec:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004cee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
}
 8004cf8:	bf00      	nop
 8004cfa:	3714      	adds	r7, #20
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	40023800 	.word	0x40023800

08004d08 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004d10:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <LL_FLASH_SetLatency+0x24>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f023 0207 	bic.w	r2, r3, #7
 8004d18:	4904      	ldr	r1, [pc, #16]	; (8004d2c <LL_FLASH_SetLatency+0x24>)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	600b      	str	r3, [r1, #0]
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	40023c00 	.word	0x40023c00

08004d30 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004d34:	4b04      	ldr	r3, [pc, #16]	; (8004d48 <LL_FLASH_GetLatency+0x18>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0307 	and.w	r3, r3, #7
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	40023c00 	.word	0x40023c00

08004d4c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8004d54:	4b06      	ldr	r3, [pc, #24]	; (8004d70 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d5c:	4904      	ldr	r1, [pc, #16]	; (8004d70 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	600b      	str	r3, [r1, #0]
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	40007000 	.word	0x40007000

08004d74 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f043 0201 	orr.w	r2, r3, #1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	601a      	str	r2, [r3, #0]
}
 8004d88:	bf00      	nop
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f023 0201 	bic.w	r2, r3, #1
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	601a      	str	r2, [r3, #0]
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	601a      	str	r2, [r3, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1a      	ldr	r2, [r3, #32]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	621a      	str	r2, [r3, #32]
}
 8004e06:	bf00      	nop
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8004e12:	b480      	push	{r7}
 8004e14:	b083      	sub	sp, #12
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a1a      	ldr	r2, [r3, #32]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	43db      	mvns	r3, r3
 8004e24:	401a      	ands	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	621a      	str	r2, [r3, #32]
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
	...

08004e38 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d01c      	beq.n	8004e82 <LL_TIM_OC_DisableFast+0x4a>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d017      	beq.n	8004e7e <LL_TIM_OC_DisableFast+0x46>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	2b10      	cmp	r3, #16
 8004e52:	d012      	beq.n	8004e7a <LL_TIM_OC_DisableFast+0x42>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	2b40      	cmp	r3, #64	; 0x40
 8004e58:	d00d      	beq.n	8004e76 <LL_TIM_OC_DisableFast+0x3e>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e60:	d007      	beq.n	8004e72 <LL_TIM_OC_DisableFast+0x3a>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e68:	d101      	bne.n	8004e6e <LL_TIM_OC_DisableFast+0x36>
 8004e6a:	2305      	movs	r3, #5
 8004e6c:	e00a      	b.n	8004e84 <LL_TIM_OC_DisableFast+0x4c>
 8004e6e:	2306      	movs	r3, #6
 8004e70:	e008      	b.n	8004e84 <LL_TIM_OC_DisableFast+0x4c>
 8004e72:	2304      	movs	r3, #4
 8004e74:	e006      	b.n	8004e84 <LL_TIM_OC_DisableFast+0x4c>
 8004e76:	2303      	movs	r3, #3
 8004e78:	e004      	b.n	8004e84 <LL_TIM_OC_DisableFast+0x4c>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e002      	b.n	8004e84 <LL_TIM_OC_DisableFast+0x4c>
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e000      	b.n	8004e84 <LL_TIM_OC_DisableFast+0x4c>
 8004e82:	2300      	movs	r3, #0
 8004e84:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	3318      	adds	r3, #24
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
 8004e8e:	4a0b      	ldr	r2, [pc, #44]	; (8004ebc <LL_TIM_OC_DisableFast+0x84>)
 8004e90:	5cd3      	ldrb	r3, [r2, r3]
 8004e92:	440b      	add	r3, r1
 8004e94:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	7bfb      	ldrb	r3, [r7, #15]
 8004e9c:	4908      	ldr	r1, [pc, #32]	; (8004ec0 <LL_TIM_OC_DisableFast+0x88>)
 8004e9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	2304      	movs	r3, #4
 8004ea4:	408b      	lsls	r3, r1
 8004ea6:	43db      	mvns	r3, r3
 8004ea8:	401a      	ands	r2, r3
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	601a      	str	r2, [r3, #0]

}
 8004eae:	bf00      	nop
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	08007f14 	.word	0x08007f14
 8004ec0:	08007f1c 	.word	0x08007f1c

08004ec4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d01c      	beq.n	8004f0e <LL_TIM_OC_EnablePreload+0x4a>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d017      	beq.n	8004f0a <LL_TIM_OC_EnablePreload+0x46>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b10      	cmp	r3, #16
 8004ede:	d012      	beq.n	8004f06 <LL_TIM_OC_EnablePreload+0x42>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	2b40      	cmp	r3, #64	; 0x40
 8004ee4:	d00d      	beq.n	8004f02 <LL_TIM_OC_EnablePreload+0x3e>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eec:	d007      	beq.n	8004efe <LL_TIM_OC_EnablePreload+0x3a>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef4:	d101      	bne.n	8004efa <LL_TIM_OC_EnablePreload+0x36>
 8004ef6:	2305      	movs	r3, #5
 8004ef8:	e00a      	b.n	8004f10 <LL_TIM_OC_EnablePreload+0x4c>
 8004efa:	2306      	movs	r3, #6
 8004efc:	e008      	b.n	8004f10 <LL_TIM_OC_EnablePreload+0x4c>
 8004efe:	2304      	movs	r3, #4
 8004f00:	e006      	b.n	8004f10 <LL_TIM_OC_EnablePreload+0x4c>
 8004f02:	2303      	movs	r3, #3
 8004f04:	e004      	b.n	8004f10 <LL_TIM_OC_EnablePreload+0x4c>
 8004f06:	2302      	movs	r3, #2
 8004f08:	e002      	b.n	8004f10 <LL_TIM_OC_EnablePreload+0x4c>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e000      	b.n	8004f10 <LL_TIM_OC_EnablePreload+0x4c>
 8004f0e:	2300      	movs	r3, #0
 8004f10:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	3318      	adds	r3, #24
 8004f16:	4619      	mov	r1, r3
 8004f18:	7bfb      	ldrb	r3, [r7, #15]
 8004f1a:	4a0a      	ldr	r2, [pc, #40]	; (8004f44 <LL_TIM_OC_EnablePreload+0x80>)
 8004f1c:	5cd3      	ldrb	r3, [r2, r3]
 8004f1e:	440b      	add	r3, r1
 8004f20:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	4907      	ldr	r1, [pc, #28]	; (8004f48 <LL_TIM_OC_EnablePreload+0x84>)
 8004f2a:	5ccb      	ldrb	r3, [r1, r3]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	2308      	movs	r3, #8
 8004f30:	408b      	lsls	r3, r1
 8004f32:	431a      	orrs	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	601a      	str	r2, [r3, #0]
}
 8004f38:	bf00      	nop
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	08007f14 	.word	0x08007f14
 8004f48:	08007f1c 	.word	0x08007f1c

08004f4c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f5e:	f023 0307 	bic.w	r3, r3, #7
 8004f62:	683a      	ldr	r2, [r7, #0]
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	609a      	str	r2, [r3, #8]
}
 8004f6a:	bf00      	nop
 8004f6c:	370c      	adds	r7, #12
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr

08004f76 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b083      	sub	sp, #12
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
 8004f7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	605a      	str	r2, [r3, #4]
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	609a      	str	r2, [r3, #8]
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <LL_TIM_EnableDMAReq_CC2>:
  * @rmtoll DIER         CC2DE         LL_TIM_EnableDMAReq_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	60da      	str	r2, [r3, #12]
}
 8004fd0:	bf00      	nop
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	60da      	str	r2, [r3, #12]
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	695b      	ldr	r3, [r3, #20]
 8005014:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	615a      	str	r2, [r3, #20]
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005038:	2b80      	cmp	r3, #128	; 0x80
 800503a:	bf0c      	ite	eq
 800503c:	2301      	moveq	r3, #1
 800503e:	2300      	movne	r3, #0
 8005040:	b2db      	uxtb	r3, r3
}
 8005042:	4618      	mov	r0, r3
 8005044:	370c      	adds	r7, #12
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800504e:	b480      	push	{r7}
 8005050:	b089      	sub	sp, #36	; 0x24
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	330c      	adds	r3, #12
 800505a:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	e853 3f00 	ldrex	r3, [r3]
 8005062:	60bb      	str	r3, [r7, #8]
   return(result);
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f043 0320 	orr.w	r3, r3, #32
 800506a:	61fb      	str	r3, [r7, #28]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	330c      	adds	r3, #12
 8005070:	69fa      	ldr	r2, [r7, #28]
 8005072:	61ba      	str	r2, [r7, #24]
 8005074:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005076:	6979      	ldr	r1, [r7, #20]
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	e841 2300 	strex	r3, r2, [r1]
 800507e:	613b      	str	r3, [r7, #16]
   return(result);
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1e7      	bne.n	8005056 <LL_USART_EnableIT_RXNE+0x8>
}
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	3724      	adds	r7, #36	; 0x24
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 8005094:	b480      	push	{r7}
 8005096:	b089      	sub	sp, #36	; 0x24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	330c      	adds	r3, #12
 80050a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	e853 3f00 	ldrex	r3, [r3]
 80050a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050b0:	61fb      	str	r3, [r7, #28]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	330c      	adds	r3, #12
 80050b6:	69fa      	ldr	r2, [r7, #28]
 80050b8:	61ba      	str	r2, [r7, #24]
 80050ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050bc:	6979      	ldr	r1, [r7, #20]
 80050be:	69ba      	ldr	r2, [r7, #24]
 80050c0:	e841 2300 	strex	r3, r2, [r1]
 80050c4:	613b      	str	r3, [r7, #16]
   return(result);
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1e7      	bne.n	800509c <LL_USART_EnableIT_TC+0x8>
}
 80050cc:	bf00      	nop
 80050ce:	bf00      	nop
 80050d0:	3724      	adds	r7, #36	; 0x24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80050da:	b480      	push	{r7}
 80050dc:	b083      	sub	sp, #12
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
 80050e2:	460b      	mov	r3, r1
 80050e4:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80050e6:	78fa      	ldrb	r2, [r7, #3]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	605a      	str	r2, [r3, #4]
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	4013      	ands	r3, r2
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	429a      	cmp	r2, r3
 800510e:	bf0c      	ite	eq
 8005110:	2301      	moveq	r3, #1
 8005112:	2300      	movne	r3, #0
 8005114:	b2db      	uxtb	r3, r3
}
 8005116:	4618      	mov	r0, r3
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	683a      	ldr	r2, [r7, #0]
 8005130:	619a      	str	r2, [r3, #24]
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	041a      	lsls	r2, r3, #16
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	619a      	str	r2, [r3, #24]
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	4013      	ands	r3, r2
 8005172:	041a      	lsls	r2, r3, #16
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	43d9      	mvns	r1, r3
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	400b      	ands	r3, r1
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	619a      	str	r2, [r3, #24]
}
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <led_fill_led_pwm_data>:
 * \brief           Prepares data from memory for PWM output for timer
 * \note            Memory is in format R,G,B, while PWM must be configured in G,R,B[,W]
 * \param[in]       ledx: LED index to set the color
 * \param[out]      ptr: Output array with at least LED_CFG_RAW_BYTES_PER_LED-words of memory
 */
static uint8_t led_fill_led_pwm_data(uint8_t ledx, uint32_t* ptr) {
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	4603      	mov	r3, r0
 8005198:	6039      	str	r1, [r7, #0]
 800519a:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    if (ledx < NR_OF_LEDS) {
 800519c:	79fb      	ldrb	r3, [r7, #7]
 800519e:	2b0f      	cmp	r3, #15
 80051a0:	d872      	bhi.n	8005288 <led_fill_led_pwm_data+0xf8>
        for (i = 0; i < 8; i++) {
 80051a2:	2300      	movs	r3, #0
 80051a4:	73fb      	strb	r3, [r7, #15]
 80051a6:	e06a      	b.n	800527e <led_fill_led_pwm_data+0xee>
            ptr[i] =        (led[ledx] & (1 << (15 - i))) ? (2 * TIM2->ARR / 3) : (TIM2->ARR / 3);
 80051a8:	79fb      	ldrb	r3, [r7, #7]
 80051aa:	4a3b      	ldr	r2, [pc, #236]	; (8005298 <led_fill_led_pwm_data+0x108>)
 80051ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051b0:	7bfa      	ldrb	r2, [r7, #15]
 80051b2:	f1c2 020f 	rsb	r2, r2, #15
 80051b6:	2101      	movs	r1, #1
 80051b8:	fa01 f202 	lsl.w	r2, r1, r2
 80051bc:	4013      	ands	r3, r2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d008      	beq.n	80051d4 <led_fill_led_pwm_data+0x44>
 80051c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	4a34      	ldr	r2, [pc, #208]	; (800529c <led_fill_led_pwm_data+0x10c>)
 80051cc:	fba2 2303 	umull	r2, r3, r2, r3
 80051d0:	085b      	lsrs	r3, r3, #1
 80051d2:	e006      	b.n	80051e2 <led_fill_led_pwm_data+0x52>
 80051d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051da:	4a30      	ldr	r2, [pc, #192]	; (800529c <led_fill_led_pwm_data+0x10c>)
 80051dc:	fba2 2303 	umull	r2, r3, r2, r3
 80051e0:	085b      	lsrs	r3, r3, #1
 80051e2:	7bfa      	ldrb	r2, [r7, #15]
 80051e4:	0092      	lsls	r2, r2, #2
 80051e6:	6839      	ldr	r1, [r7, #0]
 80051e8:	440a      	add	r2, r1
 80051ea:	6013      	str	r3, [r2, #0]
            ptr[8 + i] =    (led[ledx] & (1 << (23 - i))) ? (2 * TIM2->ARR / 3) : (TIM2->ARR / 3);
 80051ec:	79fb      	ldrb	r3, [r7, #7]
 80051ee:	4a2a      	ldr	r2, [pc, #168]	; (8005298 <led_fill_led_pwm_data+0x108>)
 80051f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051f4:	7bfa      	ldrb	r2, [r7, #15]
 80051f6:	f1c2 0217 	rsb	r2, r2, #23
 80051fa:	2101      	movs	r1, #1
 80051fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005200:	4013      	ands	r3, r2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d008      	beq.n	8005218 <led_fill_led_pwm_data+0x88>
 8005206:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800520a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	4a23      	ldr	r2, [pc, #140]	; (800529c <led_fill_led_pwm_data+0x10c>)
 8005210:	fba2 2303 	umull	r2, r3, r2, r3
 8005214:	085b      	lsrs	r3, r3, #1
 8005216:	e006      	b.n	8005226 <led_fill_led_pwm_data+0x96>
 8005218:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800521c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800521e:	4a1f      	ldr	r2, [pc, #124]	; (800529c <led_fill_led_pwm_data+0x10c>)
 8005220:	fba2 2303 	umull	r2, r3, r2, r3
 8005224:	085b      	lsrs	r3, r3, #1
 8005226:	7bfa      	ldrb	r2, [r7, #15]
 8005228:	3208      	adds	r2, #8
 800522a:	0092      	lsls	r2, r2, #2
 800522c:	6839      	ldr	r1, [r7, #0]
 800522e:	440a      	add	r2, r1
 8005230:	6013      	str	r3, [r2, #0]
            ptr[16 + i] =   (led[ledx] & (1 << (7 - i))) ? (2 * TIM2->ARR / 3) : (TIM2->ARR / 3);
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	4a18      	ldr	r2, [pc, #96]	; (8005298 <led_fill_led_pwm_data+0x108>)
 8005236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800523a:	7bfa      	ldrb	r2, [r7, #15]
 800523c:	f1c2 0207 	rsb	r2, r2, #7
 8005240:	2101      	movs	r1, #1
 8005242:	fa01 f202 	lsl.w	r2, r1, r2
 8005246:	4013      	ands	r3, r2
 8005248:	2b00      	cmp	r3, #0
 800524a:	d008      	beq.n	800525e <led_fill_led_pwm_data+0xce>
 800524c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005252:	005b      	lsls	r3, r3, #1
 8005254:	4a11      	ldr	r2, [pc, #68]	; (800529c <led_fill_led_pwm_data+0x10c>)
 8005256:	fba2 2303 	umull	r2, r3, r2, r3
 800525a:	085b      	lsrs	r3, r3, #1
 800525c:	e006      	b.n	800526c <led_fill_led_pwm_data+0xdc>
 800525e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005264:	4a0d      	ldr	r2, [pc, #52]	; (800529c <led_fill_led_pwm_data+0x10c>)
 8005266:	fba2 2303 	umull	r2, r3, r2, r3
 800526a:	085b      	lsrs	r3, r3, #1
 800526c:	7bfa      	ldrb	r2, [r7, #15]
 800526e:	3210      	adds	r2, #16
 8005270:	0092      	lsls	r2, r2, #2
 8005272:	6839      	ldr	r1, [r7, #0]
 8005274:	440a      	add	r2, r1
 8005276:	6013      	str	r3, [r2, #0]
        for (i = 0; i < 8; i++) {
 8005278:	7bfb      	ldrb	r3, [r7, #15]
 800527a:	3301      	adds	r3, #1
 800527c:	73fb      	strb	r3, [r7, #15]
 800527e:	7bfb      	ldrb	r3, [r7, #15]
 8005280:	2b07      	cmp	r3, #7
 8005282:	d991      	bls.n	80051a8 <led_fill_led_pwm_data+0x18>
        }
        return 1;
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <led_fill_led_pwm_data+0xfa>
    }
    return 0;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	20000100 	.word	0x20000100
 800529c:	aaaaaaab 	.word	0xaaaaaaab

080052a0 <led_update_sequence>:
 *                      HT is called when first LED_CFG_RAW_BYTES_PER_LED elements are transfered,
 *                      TC is called when second LED_CFG_RAW_BYTES_PER_LED elements are transfered.
 *
 * \note            This function must be called from DMA interrupt
 */
void led_update_sequence(uint8_t tc) {
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	71fb      	strb	r3, [r7, #7]
    tc = !!tc;                                  /* Convert to 1 or 0 value only */
 80052aa:	79fb      	ldrb	r3, [r7, #7]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	bf14      	ite	ne
 80052b0:	2301      	movne	r3, #1
 80052b2:	2300      	moveq	r3, #0
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	71fb      	strb	r3, [r7, #7]

    if (current_led < NR_OF_LEDS) {
 80052b8:	4b17      	ldr	r3, [pc, #92]	; (8005318 <led_update_sequence+0x78>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2b0f      	cmp	r3, #15
 80052be:	d817      	bhi.n	80052f0 <led_update_sequence+0x50>

			current_led++;
 80052c0:	4b15      	ldr	r3, [pc, #84]	; (8005318 <led_update_sequence+0x78>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3301      	adds	r3, #1
 80052c6:	4a14      	ldr	r2, [pc, #80]	; (8005318 <led_update_sequence+0x78>)
 80052c8:	6013      	str	r3, [r2, #0]
			 *  - Prepare first part of array, because either there is no transfer
			 *      or second part (from HT to TC) is now in process for PWM transfer
			 *
			 * In other case (TC = 1)
			 */
			if (!tc) {
 80052ca:	79fb      	ldrb	r3, [r7, #7]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d107      	bne.n	80052e0 <led_update_sequence+0x40>
				led_fill_led_pwm_data(current_led, &tmp_led_data[0]);
 80052d0:	4b11      	ldr	r3, [pc, #68]	; (8005318 <led_update_sequence+0x78>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	4911      	ldr	r1, [pc, #68]	; (800531c <led_update_sequence+0x7c>)
 80052d8:	4618      	mov	r0, r3
 80052da:	f7ff ff59 	bl	8005190 <led_fill_led_pwm_data>
	} else if ((!tc && (NR_OF_LEDS & 0x01)) || (tc && !(NR_OF_LEDS & 0x01))) {
		LL_TIM_CC_DisableChannel(TIM2, LL_TIM_CHANNEL_CH2); /* Disable channel */
		LL_TIM_DisableCounter(TIM2);
		LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_6);
	}
}
 80052de:	e017      	b.n	8005310 <led_update_sequence+0x70>
				led_fill_led_pwm_data(current_led, &tmp_led_data[3*8]);
 80052e0:	4b0d      	ldr	r3, [pc, #52]	; (8005318 <led_update_sequence+0x78>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	490e      	ldr	r1, [pc, #56]	; (8005320 <led_update_sequence+0x80>)
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7ff ff51 	bl	8005190 <led_fill_led_pwm_data>
}
 80052ee:	e00f      	b.n	8005310 <led_update_sequence+0x70>
	} else if ((!tc && (NR_OF_LEDS & 0x01)) || (tc && !(NR_OF_LEDS & 0x01))) {
 80052f0:	79fb      	ldrb	r3, [r7, #7]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00c      	beq.n	8005310 <led_update_sequence+0x70>
		LL_TIM_CC_DisableChannel(TIM2, LL_TIM_CHANNEL_CH2); /* Disable channel */
 80052f6:	2110      	movs	r1, #16
 80052f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80052fc:	f7ff fd89 	bl	8004e12 <LL_TIM_CC_DisableChannel>
		LL_TIM_DisableCounter(TIM2);
 8005300:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005304:	f7ff fd46 	bl	8004d94 <LL_TIM_DisableCounter>
		LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_6);
 8005308:	2106      	movs	r1, #6
 800530a:	4806      	ldr	r0, [pc, #24]	; (8005324 <led_update_sequence+0x84>)
 800530c:	f7ff f9c2 	bl	8004694 <LL_DMA_DisableStream>
}
 8005310:	bf00      	nop
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	200000ec 	.word	0x200000ec
 800531c:	2000002c 	.word	0x2000002c
 8005320:	2000008c 	.word	0x2000008c
 8005324:	40026000 	.word	0x40026000

08005328 <handleSerialData>:


void handleSerialData() {
 8005328:	b480      	push	{r7}
 800532a:	af00      	add	r7, sp, #0
	static uint8_t rxLength; /* number of data bytes to be received. addr&length not counted;  */
	static uint8_t rxByteNr;  /* index of received byte (start with 0) */
	static uint8_t rxAddress; /* node to be addressed, read from first byte */
	static uint8_t nodesSending; /* mode when nodes are sending and Pi is quiet */

	if ( (uwTick - lastTick) > 5 ) /* resync if there was no data for longer than 5 ms */
 800532c:	4b51      	ldr	r3, [pc, #324]	; (8005474 <handleSerialData+0x14c>)
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	4b51      	ldr	r3, [pc, #324]	; (8005478 <handleSerialData+0x150>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b05      	cmp	r3, #5
 8005338:	d90b      	bls.n	8005352 <handleSerialData+0x2a>
	{
		rxLength = 0;
 800533a:	4b50      	ldr	r3, [pc, #320]	; (800547c <handleSerialData+0x154>)
 800533c:	2200      	movs	r2, #0
 800533e:	701a      	strb	r2, [r3, #0]
		rxByteNr = 0;
 8005340:	4b4f      	ldr	r3, [pc, #316]	; (8005480 <handleSerialData+0x158>)
 8005342:	2200      	movs	r2, #0
 8005344:	701a      	strb	r2, [r3, #0]
		rxAddress = 0;
 8005346:	4b4f      	ldr	r3, [pc, #316]	; (8005484 <handleSerialData+0x15c>)
 8005348:	2200      	movs	r2, #0
 800534a:	701a      	strb	r2, [r3, #0]
		nodesSending = 0;
 800534c:	4b4e      	ldr	r3, [pc, #312]	; (8005488 <handleSerialData+0x160>)
 800534e:	2200      	movs	r2, #0
 8005350:	701a      	strb	r2, [r3, #0]
	}
	lastTick = uwTick;
 8005352:	4b48      	ldr	r3, [pc, #288]	; (8005474 <handleSerialData+0x14c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a48      	ldr	r2, [pc, #288]	; (8005478 <handleSerialData+0x150>)
 8005358:	6013      	str	r3, [r2, #0]


	if ( nodesSending ) {
 800535a:	4b4b      	ldr	r3, [pc, #300]	; (8005488 <handleSerialData+0x160>)
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d01d      	beq.n	800539e <handleSerialData+0x76>
		rxByteNr++;
 8005362:	4b47      	ldr	r3, [pc, #284]	; (8005480 <handleSerialData+0x158>)
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	3301      	adds	r3, #1
 8005368:	b2da      	uxtb	r2, r3
 800536a:	4b45      	ldr	r3, [pc, #276]	; (8005480 <handleSerialData+0x158>)
 800536c:	701a      	strb	r2, [r3, #0]
		if ( rxByteNr == 2*NODE_ADDRESS ) { /* this node is about to send except if its node 0 */
 800536e:	4b44      	ldr	r3, [pc, #272]	; (8005480 <handleSerialData+0x158>)
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	2b04      	cmp	r3, #4
 8005374:	d108      	bne.n	8005388 <handleSerialData+0x60>
			nodeStatus = 1;
 8005376:	4b45      	ldr	r3, [pc, #276]	; (800548c <handleSerialData+0x164>)
 8005378:	2201      	movs	r2, #1
 800537a:	701a      	strb	r2, [r3, #0]
			rxByteNr += 2;
 800537c:	4b40      	ldr	r3, [pc, #256]	; (8005480 <handleSerialData+0x158>)
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	3302      	adds	r3, #2
 8005382:	b2da      	uxtb	r2, r3
 8005384:	4b3e      	ldr	r3, [pc, #248]	; (8005480 <handleSerialData+0x158>)
 8005386:	701a      	strb	r2, [r3, #0]
		}
		if ( rxByteNr == 2*NR_OF_NODES ) { /* all nodes finished sending */
 8005388:	4b3d      	ldr	r3, [pc, #244]	; (8005480 <handleSerialData+0x158>)
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	2b06      	cmp	r3, #6
 800538e:	d16c      	bne.n	800546a <handleSerialData+0x142>
			nodesSending = 0;
 8005390:	4b3d      	ldr	r3, [pc, #244]	; (8005488 <handleSerialData+0x160>)
 8005392:	2200      	movs	r2, #0
 8005394:	701a      	strb	r2, [r3, #0]
			rxByteNr = 0;
 8005396:	4b3a      	ldr	r3, [pc, #232]	; (8005480 <handleSerialData+0x158>)
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
				rxByteNr++;
			}
		}
	}

}
 800539c:	e065      	b.n	800546a <handleSerialData+0x142>
		if ( rxByteNr == 0 ) {
 800539e:	4b38      	ldr	r3, [pc, #224]	; (8005480 <handleSerialData+0x158>)
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d13f      	bne.n	8005426 <handleSerialData+0xfe>
			rxByteNr++;
 80053a6:	4b36      	ldr	r3, [pc, #216]	; (8005480 <handleSerialData+0x158>)
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	3301      	adds	r3, #1
 80053ac:	b2da      	uxtb	r2, r3
 80053ae:	4b34      	ldr	r3, [pc, #208]	; (8005480 <handleSerialData+0x158>)
 80053b0:	701a      	strb	r2, [r3, #0]
			rxLength = currentRx & 0xf; /* get length */
 80053b2:	4b37      	ldr	r3, [pc, #220]	; (8005490 <handleSerialData+0x168>)
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	f003 030f 	and.w	r3, r3, #15
 80053ba:	b2da      	uxtb	r2, r3
 80053bc:	4b2f      	ldr	r3, [pc, #188]	; (800547c <handleSerialData+0x154>)
 80053be:	701a      	strb	r2, [r3, #0]
			rxAddress = currentRx>>4;  /* get address */
 80053c0:	4b33      	ldr	r3, [pc, #204]	; (8005490 <handleSerialData+0x168>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	091b      	lsrs	r3, r3, #4
 80053c6:	b2da      	uxtb	r2, r3
 80053c8:	4b2e      	ldr	r3, [pc, #184]	; (8005484 <handleSerialData+0x15c>)
 80053ca:	701a      	strb	r2, [r3, #0]
			if ( rxLength == 0xf ) /* Software update */
 80053cc:	4b2b      	ldr	r3, [pc, #172]	; (800547c <handleSerialData+0x154>)
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	2b0f      	cmp	r3, #15
 80053d2:	d10d      	bne.n	80053f0 <handleSerialData+0xc8>
				rxLength = 16; /* 16 bytes, that it is a multiple of 4 (good for CRC calculation) */
 80053d4:	4b29      	ldr	r3, [pc, #164]	; (800547c <handleSerialData+0x154>)
 80053d6:	2210      	movs	r2, #16
 80053d8:	701a      	strb	r2, [r3, #0]
				if ( rxAddress == NODE_ADDRESS )
 80053da:	4b2a      	ldr	r3, [pc, #168]	; (8005484 <handleSerialData+0x15c>)
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d103      	bne.n	80053ea <handleSerialData+0xc2>
					nodeStatus = 2; /* Software update of this node */
 80053e2:	4b2a      	ldr	r3, [pc, #168]	; (800548c <handleSerialData+0x164>)
 80053e4:	2202      	movs	r2, #2
 80053e6:	701a      	strb	r2, [r3, #0]
 80053e8:	e002      	b.n	80053f0 <handleSerialData+0xc8>
					nodeStatus = 3;  /* Software update of other node */
 80053ea:	4b28      	ldr	r3, [pc, #160]	; (800548c <handleSerialData+0x164>)
 80053ec:	2203      	movs	r2, #3
 80053ee:	701a      	strb	r2, [r3, #0]
			if ( rxAddress == NODE_ADDRESS ) {
 80053f0:	4b24      	ldr	r3, [pc, #144]	; (8005484 <handleSerialData+0x15c>)
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d103      	bne.n	8005400 <handleSerialData+0xd8>
				rxBuffer[0] = currentRx;
 80053f8:	4b25      	ldr	r3, [pc, #148]	; (8005490 <handleSerialData+0x168>)
 80053fa:	781a      	ldrb	r2, [r3, #0]
 80053fc:	4b25      	ldr	r3, [pc, #148]	; (8005494 <handleSerialData+0x16c>)
 80053fe:	701a      	strb	r2, [r3, #0]
			if ( (rxAddress == 14) && (nodeStatus != 2) && (nodeStatus != 3) ) {
 8005400:	4b20      	ldr	r3, [pc, #128]	; (8005484 <handleSerialData+0x15c>)
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	2b0e      	cmp	r3, #14
 8005406:	d130      	bne.n	800546a <handleSerialData+0x142>
 8005408:	4b20      	ldr	r3, [pc, #128]	; (800548c <handleSerialData+0x164>)
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	2b02      	cmp	r3, #2
 800540e:	d02c      	beq.n	800546a <handleSerialData+0x142>
 8005410:	4b1e      	ldr	r3, [pc, #120]	; (800548c <handleSerialData+0x164>)
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b03      	cmp	r3, #3
 8005416:	d028      	beq.n	800546a <handleSerialData+0x142>
					rxByteNr = 0;
 8005418:	4b19      	ldr	r3, [pc, #100]	; (8005480 <handleSerialData+0x158>)
 800541a:	2200      	movs	r2, #0
 800541c:	701a      	strb	r2, [r3, #0]
					nodesSending = 1; /* more nodes are connected */
 800541e:	4b1a      	ldr	r3, [pc, #104]	; (8005488 <handleSerialData+0x160>)
 8005420:	2201      	movs	r2, #1
 8005422:	701a      	strb	r2, [r3, #0]
}
 8005424:	e021      	b.n	800546a <handleSerialData+0x142>
			if ( rxAddress == NODE_ADDRESS ) {
 8005426:	4b17      	ldr	r3, [pc, #92]	; (8005484 <handleSerialData+0x15c>)
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	2b02      	cmp	r3, #2
 800542c:	d106      	bne.n	800543c <handleSerialData+0x114>
				rxBuffer[rxByteNr] = currentRx;
 800542e:	4b14      	ldr	r3, [pc, #80]	; (8005480 <handleSerialData+0x158>)
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	461a      	mov	r2, r3
 8005434:	4b16      	ldr	r3, [pc, #88]	; (8005490 <handleSerialData+0x168>)
 8005436:	7819      	ldrb	r1, [r3, #0]
 8005438:	4b16      	ldr	r3, [pc, #88]	; (8005494 <handleSerialData+0x16c>)
 800543a:	5499      	strb	r1, [r3, r2]
			if (rxByteNr == rxLength) {
 800543c:	4b10      	ldr	r3, [pc, #64]	; (8005480 <handleSerialData+0x158>)
 800543e:	781a      	ldrb	r2, [r3, #0]
 8005440:	4b0e      	ldr	r3, [pc, #56]	; (800547c <handleSerialData+0x154>)
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d10a      	bne.n	800545e <handleSerialData+0x136>
				rxByteNr = 0;
 8005448:	4b0d      	ldr	r3, [pc, #52]	; (8005480 <handleSerialData+0x158>)
 800544a:	2200      	movs	r2, #0
 800544c:	701a      	strb	r2, [r3, #0]
				if ( rxAddress == NODE_ADDRESS ) {
 800544e:	4b0d      	ldr	r3, [pc, #52]	; (8005484 <handleSerialData+0x15c>)
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	2b02      	cmp	r3, #2
 8005454:	d109      	bne.n	800546a <handleSerialData+0x142>
					rxBufferUpdated = 1;
 8005456:	4b10      	ldr	r3, [pc, #64]	; (8005498 <handleSerialData+0x170>)
 8005458:	2201      	movs	r2, #1
 800545a:	701a      	strb	r2, [r3, #0]
}
 800545c:	e005      	b.n	800546a <handleSerialData+0x142>
				rxByteNr++;
 800545e:	4b08      	ldr	r3, [pc, #32]	; (8005480 <handleSerialData+0x158>)
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	3301      	adds	r3, #1
 8005464:	b2da      	uxtb	r2, r3
 8005466:	4b06      	ldr	r3, [pc, #24]	; (8005480 <handleSerialData+0x158>)
 8005468:	701a      	strb	r2, [r3, #0]
}
 800546a:	bf00      	nop
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	20000154 	.word	0x20000154
 8005478:	200000f0 	.word	0x200000f0
 800547c:	200000f4 	.word	0x200000f4
 8005480:	200000f5 	.word	0x200000f5
 8005484:	200000f6 	.word	0x200000f6
 8005488:	200000f7 	.word	0x200000f7
 800548c:	20000151 	.word	0x20000151
 8005490:	20000029 	.word	0x20000029
 8005494:	20000140 	.word	0x20000140
 8005498:	20000152 	.word	0x20000152

0800549c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800549c:	b590      	push	{r4, r7, lr}
 800549e:	b08d      	sub	sp, #52	; 0x34
 80054a0:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80054a2:	b672      	cpsid	i
}
 80054a4:	bf00      	nop
	/* to be started form bootloader, see also
	 * https://embetronicx.com/tutorials/microcontrollers/stm32/bootloader/simple-stm32-bootloader-implementation-bootloader-tutorial/
	 * edit system_stm32f4xx.c as well to enter offset and #define USER_VECT_TAB_ADDRESS
	 * and edit linker script STM32F401CCUX_FLASH.ld */
	__disable_irq();
	SCB->VTOR = 0x8004000;
 80054a6:	4bb8      	ldr	r3, [pc, #736]	; (8005788 <main+0x2ec>)
 80054a8:	4ab8      	ldr	r2, [pc, #736]	; (800578c <main+0x2f0>)
 80054aa:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 80054ac:	f3bf 8f4f 	dsb	sy
}
 80054b0:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80054b2:	b662      	cpsie	i
}
 80054b4:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80054b6:	f001 f9b1 	bl	800681c <HAL_Init>

  /* USER CODE BEGIN Init */
  rxBufferUpdated = 0;
 80054ba:	4bb5      	ldr	r3, [pc, #724]	; (8005790 <main+0x2f4>)
 80054bc:	2200      	movs	r2, #0
 80054be:	701a      	strb	r2, [r3, #0]
  nodeStatus = 0;
 80054c0:	4bb4      	ldr	r3, [pc, #720]	; (8005794 <main+0x2f8>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	701a      	strb	r2, [r3, #0]
  for (uint8_t bb = 0; bb < 17; bb++)
 80054c6:	2300      	movs	r3, #0
 80054c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80054cc:	e009      	b.n	80054e2 <main+0x46>
  {
	  rxBuffer[bb] = 0;
 80054ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054d2:	4ab1      	ldr	r2, [pc, #708]	; (8005798 <main+0x2fc>)
 80054d4:	2100      	movs	r1, #0
 80054d6:	54d1      	strb	r1, [r2, r3]
  for (uint8_t bb = 0; bb < 17; bb++)
 80054d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054dc:	3301      	adds	r3, #1
 80054de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80054e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80054e6:	2b10      	cmp	r3, #16
 80054e8:	d9f1      	bls.n	80054ce <main+0x32>
  }

  uint8_t txSwitchesByte1 = 0; /* all switches off, switches are low-active */
 80054ea:	2300      	movs	r3, #0
 80054ec:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  uint8_t txSwitchesByte2 = 0;
 80054f0:	2300      	movs	r3, #0
 80054f2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint8_t prevTxSwitchByte1 = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	72fb      	strb	r3, [r7, #11]
  uint8_t prevTxSwitchByte2 = 0;
 80054fa:	2300      	movs	r3, #0
 80054fc:	72bb      	strb	r3, [r7, #10]
  uint8_t txByte1_transmitted = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  uint32_t stReload;
  uint32_t stNow, stOld;
  uint32_t stTicks = 0;
 8005504:	2300      	movs	r3, #0
 8005506:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t readyToSendCounter = 0;
 8005508:	2300      	movs	r3, #0
 800550a:	623b      	str	r3, [r7, #32]
  uint32_t packetWatchDog = 0;
 800550c:	2300      	movs	r3, #0
 800550e:	61fb      	str	r3, [r7, #28]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005510:	f000 fbd0 	bl	8005cb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005514:	f000 ff70 	bl	80063f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8005518:	f000 ff56 	bl	80063c8 <MX_DMA_Init>
  MX_TIM1_Init();
 800551c:	f000 fc2a 	bl	8005d74 <MX_TIM1_Init>
  MX_TIM2_Init();
 8005520:	f000 fcc2 	bl	8005ea8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005524:	f000 fd88 	bl	8006038 <MX_TIM3_Init>
  MX_TIM4_Init();
 8005528:	f000 fe40 	bl	80061ac <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800552c:	f000 fee6 	bl	80062fc <MX_USART1_UART_Init>
  MX_CRC_Init();
 8005530:	f000 fc0c 	bl	8005d4c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  /* All outputs off */
  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH1);
 8005534:	2101      	movs	r1, #1
 8005536:	4899      	ldr	r0, [pc, #612]	; (800579c <main+0x300>)
 8005538:	f7ff fc6b 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH2);
 800553c:	2110      	movs	r1, #16
 800553e:	4897      	ldr	r0, [pc, #604]	; (800579c <main+0x300>)
 8005540:	f7ff fc67 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH3);
 8005544:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005548:	4894      	ldr	r0, [pc, #592]	; (800579c <main+0x300>)
 800554a:	f7ff fc62 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH4);
 800554e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005552:	4892      	ldr	r0, [pc, #584]	; (800579c <main+0x300>)
 8005554:	f7ff fc5d 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH1);
 8005558:	2101      	movs	r1, #1
 800555a:	4891      	ldr	r0, [pc, #580]	; (80057a0 <main+0x304>)
 800555c:	f7ff fc59 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH2);
 8005560:	2110      	movs	r1, #16
 8005562:	488f      	ldr	r0, [pc, #572]	; (80057a0 <main+0x304>)
 8005564:	f7ff fc55 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH3);
 8005568:	f44f 7180 	mov.w	r1, #256	; 0x100
 800556c:	488c      	ldr	r0, [pc, #560]	; (80057a0 <main+0x304>)
 800556e:	f7ff fc50 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH4);
 8005572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005576:	488a      	ldr	r0, [pc, #552]	; (80057a0 <main+0x304>)
 8005578:	f7ff fc4b 	bl	8004e12 <LL_TIM_CC_DisableChannel>
  LL_TIM_EnableCounter(TIM3);
 800557c:	4887      	ldr	r0, [pc, #540]	; (800579c <main+0x300>)
 800557e:	f7ff fbf9 	bl	8004d74 <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM4);
 8005582:	4887      	ldr	r0, [pc, #540]	; (80057a0 <main+0x304>)
 8005584:	f7ff fbf6 	bl	8004d74 <LL_TIM_EnableCounter>

  stOld = SysTick->VAL;
 8005588:	4b86      	ldr	r3, [pc, #536]	; (80057a4 <main+0x308>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	62bb      	str	r3, [r7, #40]	; 0x28
  stReload = SysTick->LOAD;
 800558e:	4b85      	ldr	r3, [pc, #532]	; (80057a4 <main+0x308>)
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		/* count systicks. Only works that easy as the while loop is shorter than 1 ms!! Ohterwise make a systick interrupt */
	    stNow = SysTick->VAL;
 8005594:	4b83      	ldr	r3, [pc, #524]	; (80057a4 <main+0x308>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	603b      	str	r3, [r7, #0]
		if( stNow != stOld )
 800559a:	683a      	ldr	r2, [r7, #0]
 800559c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800559e:	429a      	cmp	r2, r3
 80055a0:	d010      	beq.n	80055c4 <main+0x128>
		{
			if ( stNow < stOld )
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d204      	bcs.n	80055b4 <main+0x118>
			{
				stTicks = (stOld - stNow);
 80055aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	627b      	str	r3, [r7, #36]	; 0x24
 80055b2:	e005      	b.n	80055c0 <main+0x124>
			}
			else
			{
				stTicks = (stReload - stNow + stOld);
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055bc:	4413      	add	r3, r2
 80055be:	627b      	str	r3, [r7, #36]	; 0x24
			}
			stOld = stNow;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	62bb      	str	r3, [r7, #40]	; 0x28
		}


		if(dataArrived)
 80055c4:	4b78      	ldr	r3, [pc, #480]	; (80057a8 <main+0x30c>)
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d004      	beq.n	80055d6 <main+0x13a>
		{
			dataArrived = 0;
 80055cc:	4b76      	ldr	r3, [pc, #472]	; (80057a8 <main+0x30c>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	701a      	strb	r2, [r3, #0]
			handleSerialData();
 80055d2:	f7ff fea9 	bl	8005328 <handleSerialData>
		}

		/* ---------- SW update  ----------- */

		if (rxBufferUpdated && (nodeStatus == 3) ) /* Software update of other node */
 80055d6:	4b6e      	ldr	r3, [pc, #440]	; (8005790 <main+0x2f4>)
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d045      	beq.n	800566a <main+0x1ce>
 80055de:	4b6d      	ldr	r3, [pc, #436]	; (8005794 <main+0x2f8>)
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	2b03      	cmp	r3, #3
 80055e4:	d141      	bne.n	800566a <main+0x1ce>
		{
			  NVIC_DisableIRQ(USART1_IRQn);
 80055e6:	2025      	movs	r0, #37	; 0x25
 80055e8:	f7fe ff9c 	bl	8004524 <__NVIC_DisableIRQ>
			  /* All outputs off */
			  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH1);
 80055ec:	2101      	movs	r1, #1
 80055ee:	486b      	ldr	r0, [pc, #428]	; (800579c <main+0x300>)
 80055f0:	f7ff fc0f 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH2);
 80055f4:	2110      	movs	r1, #16
 80055f6:	4869      	ldr	r0, [pc, #420]	; (800579c <main+0x300>)
 80055f8:	f7ff fc0b 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH3);
 80055fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005600:	4866      	ldr	r0, [pc, #408]	; (800579c <main+0x300>)
 8005602:	f7ff fc06 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH4);
 8005606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800560a:	4864      	ldr	r0, [pc, #400]	; (800579c <main+0x300>)
 800560c:	f7ff fc01 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH1);
 8005610:	2101      	movs	r1, #1
 8005612:	4863      	ldr	r0, [pc, #396]	; (80057a0 <main+0x304>)
 8005614:	f7ff fbfd 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH2);
 8005618:	2110      	movs	r1, #16
 800561a:	4861      	ldr	r0, [pc, #388]	; (80057a0 <main+0x304>)
 800561c:	f7ff fbf9 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH3);
 8005620:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005624:	485e      	ldr	r0, [pc, #376]	; (80057a0 <main+0x304>)
 8005626:	f7ff fbf4 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH4);
 800562a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800562e:	485c      	ldr	r0, [pc, #368]	; (80057a0 <main+0x304>)
 8005630:	f7ff fbef 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			  LL_TIM_EnableCounter(TIM3);
 8005634:	4859      	ldr	r0, [pc, #356]	; (800579c <main+0x300>)
 8005636:	f7ff fb9d 	bl	8004d74 <LL_TIM_EnableCounter>
			  LL_TIM_EnableCounter(TIM4);
 800563a:	4859      	ldr	r0, [pc, #356]	; (80057a0 <main+0x304>)
 800563c:	f7ff fb9a 	bl	8004d74 <LL_TIM_EnableCounter>
			  txSwitchesByte1 = 0; /* all switches off */
 8005640:	2300      	movs	r3, #0
 8005642:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			  txSwitchesByte2 = 0;
 8005646:	2300      	movs	r3, #0
 8005648:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			  prevTxSwitchByte1 = 0;
 800564c:	2300      	movs	r3, #0
 800564e:	72fb      	strb	r3, [r7, #11]
			  prevTxSwitchByte2 = 0;
 8005650:	2300      	movs	r3, #0
 8005652:	72bb      	strb	r3, [r7, #10]
			  LL_GPIO_ResetOutputPin(BlueLED_GPIO_Port, BlueLED_Pin);
 8005654:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005658:	4854      	ldr	r0, [pc, #336]	; (80057ac <main+0x310>)
 800565a:	f7ff fd70 	bl	800513e <LL_GPIO_ResetOutputPin>

	  		  HAL_Delay(20000);
 800565e:	f644 6020 	movw	r0, #20000	; 0x4e20
 8005662:	f001 f94d 	bl	8006900 <HAL_Delay>
			  NVIC_SystemReset();
 8005666:	f7fe ffdf 	bl	8004628 <__NVIC_SystemReset>
		}

		/* write new code to flash and reset */
		if (rxBufferUpdated && (nodeStatus == 2) ) /* Software update */
 800566a:	4b49      	ldr	r3, [pc, #292]	; (8005790 <main+0x2f4>)
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d056      	beq.n	8005720 <main+0x284>
 8005672:	4b48      	ldr	r3, [pc, #288]	; (8005794 <main+0x2f8>)
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	2b02      	cmp	r3, #2
 8005678:	d152      	bne.n	8005720 <main+0x284>
		{
			uint8_t ww = 0;
 800567a:	2300      	movs	r3, #0
 800567c:	76fb      	strb	r3, [r7, #27]
			uint32_t loopcounter = 0; /* timer */
 800567e:	2300      	movs	r3, #0
 8005680:	617b      	str	r3, [r7, #20]
			uint8_t blbl = 0; /* blink blink - so oft wird geblinkt */
 8005682:	2300      	movs	r3, #0
 8005684:	74fb      	strb	r3, [r7, #19]
			uint32_t writeAddress = 0x08020000; /* begin of sector 5 */
 8005686:	4b4a      	ldr	r3, [pc, #296]	; (80057b0 <main+0x314>)
 8005688:	60fb      	str	r3, [r7, #12]
			HAL_FLASH_Unlock();
 800568a:	f001 fab3 	bl	8006bf4 <HAL_FLASH_Unlock>

			while (1)
			{
				if(dataArrived)
 800568e:	4b46      	ldr	r3, [pc, #280]	; (80057a8 <main+0x30c>)
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d004      	beq.n	80056a0 <main+0x204>
				{
					dataArrived = 0;
 8005696:	4b44      	ldr	r3, [pc, #272]	; (80057a8 <main+0x30c>)
 8005698:	2200      	movs	r2, #0
 800569a:	701a      	strb	r2, [r3, #0]
					handleSerialData();
 800569c:	f7ff fe44 	bl	8005328 <handleSerialData>
				}

				if (rxBufferUpdated && (nodeStatus == 2) )
 80056a0:	4b3b      	ldr	r3, [pc, #236]	; (8005790 <main+0x2f4>)
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d025      	beq.n	80056f4 <main+0x258>
 80056a8:	4b3a      	ldr	r3, [pc, #232]	; (8005794 <main+0x2f8>)
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d121      	bne.n	80056f4 <main+0x258>
				{
					rxBufferUpdated = 0;
 80056b0:	4b37      	ldr	r3, [pc, #220]	; (8005790 <main+0x2f4>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	701a      	strb	r2, [r3, #0]
					loopcounter = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	617b      	str	r3, [r7, #20]
					LL_GPIO_TogglePin (GPIOC, LL_GPIO_PIN_13);
 80056ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056be:	483b      	ldr	r0, [pc, #236]	; (80057ac <main+0x310>)
 80056c0:	f7ff fd4c 	bl	800515c <LL_GPIO_TogglePin>
					for (ww = 0; ww < 16; ww++)
 80056c4:	2300      	movs	r3, #0
 80056c6:	76fb      	strb	r3, [r7, #27]
 80056c8:	e011      	b.n	80056ee <main+0x252>
					{
						HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, writeAddress, ((uint8_t *)(rxBuffer+1))[ww] );
 80056ca:	7efb      	ldrb	r3, [r7, #27]
 80056cc:	3301      	adds	r3, #1
 80056ce:	4a32      	ldr	r2, [pc, #200]	; (8005798 <main+0x2fc>)
 80056d0:	4413      	add	r3, r2
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	b2da      	uxtb	r2, r3
 80056d6:	f04f 0300 	mov.w	r3, #0
 80056da:	68f9      	ldr	r1, [r7, #12]
 80056dc:	2000      	movs	r0, #0
 80056de:	f001 fa35 	bl	8006b4c <HAL_FLASH_Program>
						writeAddress++;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	3301      	adds	r3, #1
 80056e6:	60fb      	str	r3, [r7, #12]
					for (ww = 0; ww < 16; ww++)
 80056e8:	7efb      	ldrb	r3, [r7, #27]
 80056ea:	3301      	adds	r3, #1
 80056ec:	76fb      	strb	r3, [r7, #27]
 80056ee:	7efb      	ldrb	r3, [r7, #27]
 80056f0:	2b0f      	cmp	r3, #15
 80056f2:	d9ea      	bls.n	80056ca <main+0x22e>
					}
				}
				loopcounter++;
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	3301      	adds	r3, #1
 80056f8:	617b      	str	r3, [r7, #20]
				if ( loopcounter > 3000000 ) /* ganz grob eine Sekunde */
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	4a2d      	ldr	r2, [pc, #180]	; (80057b4 <main+0x318>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d909      	bls.n	8005716 <main+0x27a>
				{
					LL_GPIO_TogglePin (GPIOC, LL_GPIO_PIN_13);
 8005702:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005706:	4829      	ldr	r0, [pc, #164]	; (80057ac <main+0x310>)
 8005708:	f7ff fd28 	bl	800515c <LL_GPIO_TogglePin>
					loopcounter = 0;
 800570c:	2300      	movs	r3, #0
 800570e:	617b      	str	r3, [r7, #20]
					blbl++;
 8005710:	7cfb      	ldrb	r3, [r7, #19]
 8005712:	3301      	adds	r3, #1
 8005714:	74fb      	strb	r3, [r7, #19]
				}
				if (blbl == 6) NVIC_SystemReset();
 8005716:	7cfb      	ldrb	r3, [r7, #19]
 8005718:	2b06      	cmp	r3, #6
 800571a:	d1b8      	bne.n	800568e <main+0x1f2>
 800571c:	f7fe ff84 	bl	8004628 <__NVIC_SystemReset>
		}
		/* ---------- SW update end ----------- */



		if (rxBufferUpdated) {
 8005720:	4b1b      	ldr	r3, [pc, #108]	; (8005790 <main+0x2f4>)
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 81aa 	beq.w	8005a7e <main+0x5e2>
		  LL_GPIO_TogglePin (GPIOC, LL_GPIO_PIN_13);
 800572a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800572e:	481f      	ldr	r0, [pc, #124]	; (80057ac <main+0x310>)
 8005730:	f7ff fd14 	bl	800515c <LL_GPIO_TogglePin>
		  rxBufferUpdated = 0;
 8005734:	4b16      	ldr	r3, [pc, #88]	; (8005790 <main+0x2f4>)
 8005736:	2200      	movs	r2, #0
 8005738:	701a      	strb	r2, [r3, #0]
		  packetWatchDog = 0;
 800573a:	2300      	movs	r3, #0
 800573c:	61fb      	str	r3, [r7, #28]

		  led[0] = ((rxBuffer[2]>>7)&1) ? BLUE : BLACK;
 800573e:	4b16      	ldr	r3, [pc, #88]	; (8005798 <main+0x2fc>)
 8005740:	789b      	ldrb	r3, [r3, #2]
 8005742:	09db      	lsrs	r3, r3, #7
 8005744:	b2db      	uxtb	r3, r3
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <main+0x2b6>
 800574e:	23ff      	movs	r3, #255	; 0xff
 8005750:	e000      	b.n	8005754 <main+0x2b8>
 8005752:	2300      	movs	r3, #0
 8005754:	4a18      	ldr	r2, [pc, #96]	; (80057b8 <main+0x31c>)
 8005756:	6013      	str	r3, [r2, #0]
		  led[1] = ((rxBuffer[2]>>6)&1) ? BLUE : BLACK;
 8005758:	4b0f      	ldr	r3, [pc, #60]	; (8005798 <main+0x2fc>)
 800575a:	789b      	ldrb	r3, [r3, #2]
 800575c:	099b      	lsrs	r3, r3, #6
 800575e:	b2db      	uxtb	r3, r3
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <main+0x2d0>
 8005768:	23ff      	movs	r3, #255	; 0xff
 800576a:	e000      	b.n	800576e <main+0x2d2>
 800576c:	2300      	movs	r3, #0
 800576e:	4a12      	ldr	r2, [pc, #72]	; (80057b8 <main+0x31c>)
 8005770:	6053      	str	r3, [r2, #4]
		  led[2] = ((rxBuffer[2]>>5)&1) ? BLUE : BLACK;
 8005772:	4b09      	ldr	r3, [pc, #36]	; (8005798 <main+0x2fc>)
 8005774:	789b      	ldrb	r3, [r3, #2]
 8005776:	095b      	lsrs	r3, r3, #5
 8005778:	b2db      	uxtb	r3, r3
 800577a:	f003 0301 	and.w	r3, r3, #1
 800577e:	2b00      	cmp	r3, #0
 8005780:	d01c      	beq.n	80057bc <main+0x320>
 8005782:	23ff      	movs	r3, #255	; 0xff
 8005784:	e01b      	b.n	80057be <main+0x322>
 8005786:	bf00      	nop
 8005788:	e000ed00 	.word	0xe000ed00
 800578c:	08004000 	.word	0x08004000
 8005790:	20000152 	.word	0x20000152
 8005794:	20000151 	.word	0x20000151
 8005798:	20000140 	.word	0x20000140
 800579c:	40000400 	.word	0x40000400
 80057a0:	40000800 	.word	0x40000800
 80057a4:	e000e010 	.word	0xe000e010
 80057a8:	20000028 	.word	0x20000028
 80057ac:	40020800 	.word	0x40020800
 80057b0:	08020000 	.word	0x08020000
 80057b4:	002dc6c0 	.word	0x002dc6c0
 80057b8:	20000100 	.word	0x20000100
 80057bc:	2300      	movs	r3, #0
 80057be:	4aa5      	ldr	r2, [pc, #660]	; (8005a54 <main+0x5b8>)
 80057c0:	6093      	str	r3, [r2, #8]
		  led[3] = ((rxBuffer[2]>>4)&1) ? BLUE : BLACK;
 80057c2:	4ba5      	ldr	r3, [pc, #660]	; (8005a58 <main+0x5bc>)
 80057c4:	789b      	ldrb	r3, [r3, #2]
 80057c6:	091b      	lsrs	r3, r3, #4
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d001      	beq.n	80057d6 <main+0x33a>
 80057d2:	23ff      	movs	r3, #255	; 0xff
 80057d4:	e000      	b.n	80057d8 <main+0x33c>
 80057d6:	2300      	movs	r3, #0
 80057d8:	4a9e      	ldr	r2, [pc, #632]	; (8005a54 <main+0x5b8>)
 80057da:	60d3      	str	r3, [r2, #12]
		  led[4] = ((rxBuffer[2]>>3)&1) ? BLUE : BLACK;
 80057dc:	4b9e      	ldr	r3, [pc, #632]	; (8005a58 <main+0x5bc>)
 80057de:	789b      	ldrb	r3, [r3, #2]
 80057e0:	08db      	lsrs	r3, r3, #3
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <main+0x354>
 80057ec:	23ff      	movs	r3, #255	; 0xff
 80057ee:	e000      	b.n	80057f2 <main+0x356>
 80057f0:	2300      	movs	r3, #0
 80057f2:	4a98      	ldr	r2, [pc, #608]	; (8005a54 <main+0x5b8>)
 80057f4:	6113      	str	r3, [r2, #16]
		  led[5] = ((rxBuffer[2]>>2)&1) ? BLUE : BLACK;
 80057f6:	4b98      	ldr	r3, [pc, #608]	; (8005a58 <main+0x5bc>)
 80057f8:	789b      	ldrb	r3, [r3, #2]
 80057fa:	089b      	lsrs	r3, r3, #2
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <main+0x36e>
 8005806:	23ff      	movs	r3, #255	; 0xff
 8005808:	e000      	b.n	800580c <main+0x370>
 800580a:	2300      	movs	r3, #0
 800580c:	4a91      	ldr	r2, [pc, #580]	; (8005a54 <main+0x5b8>)
 800580e:	6153      	str	r3, [r2, #20]
		  led[6] = ((rxBuffer[2]>>1)&1) ? BLUE : BLACK;
 8005810:	4b91      	ldr	r3, [pc, #580]	; (8005a58 <main+0x5bc>)
 8005812:	789b      	ldrb	r3, [r3, #2]
 8005814:	085b      	lsrs	r3, r3, #1
 8005816:	b2db      	uxtb	r3, r3
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <main+0x388>
 8005820:	23ff      	movs	r3, #255	; 0xff
 8005822:	e000      	b.n	8005826 <main+0x38a>
 8005824:	2300      	movs	r3, #0
 8005826:	4a8b      	ldr	r2, [pc, #556]	; (8005a54 <main+0x5b8>)
 8005828:	6193      	str	r3, [r2, #24]
		  led[7] = ((rxBuffer[2]>>0)&1) ? BLUE : BLACK;
 800582a:	4b8b      	ldr	r3, [pc, #556]	; (8005a58 <main+0x5bc>)
 800582c:	789b      	ldrb	r3, [r3, #2]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <main+0x39e>
 8005836:	23ff      	movs	r3, #255	; 0xff
 8005838:	e000      	b.n	800583c <main+0x3a0>
 800583a:	2300      	movs	r3, #0
 800583c:	4a85      	ldr	r2, [pc, #532]	; (8005a54 <main+0x5b8>)
 800583e:	61d3      	str	r3, [r2, #28]

		  led[8] = ((rxBuffer[3]>>7)&1) ? BLUE : BLACK;
 8005840:	4b85      	ldr	r3, [pc, #532]	; (8005a58 <main+0x5bc>)
 8005842:	78db      	ldrb	r3, [r3, #3]
 8005844:	09db      	lsrs	r3, r3, #7
 8005846:	b2db      	uxtb	r3, r3
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d001      	beq.n	8005854 <main+0x3b8>
 8005850:	23ff      	movs	r3, #255	; 0xff
 8005852:	e000      	b.n	8005856 <main+0x3ba>
 8005854:	2300      	movs	r3, #0
 8005856:	4a7f      	ldr	r2, [pc, #508]	; (8005a54 <main+0x5b8>)
 8005858:	6213      	str	r3, [r2, #32]
		  led[9] = ((rxBuffer[3]>>6)&1) ? BLUE : BLACK;
 800585a:	4b7f      	ldr	r3, [pc, #508]	; (8005a58 <main+0x5bc>)
 800585c:	78db      	ldrb	r3, [r3, #3]
 800585e:	099b      	lsrs	r3, r3, #6
 8005860:	b2db      	uxtb	r3, r3
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	2b00      	cmp	r3, #0
 8005868:	d001      	beq.n	800586e <main+0x3d2>
 800586a:	23ff      	movs	r3, #255	; 0xff
 800586c:	e000      	b.n	8005870 <main+0x3d4>
 800586e:	2300      	movs	r3, #0
 8005870:	4a78      	ldr	r2, [pc, #480]	; (8005a54 <main+0x5b8>)
 8005872:	6253      	str	r3, [r2, #36]	; 0x24
		  led[10] = ((rxBuffer[3]>>5)&1) ? BLUE : BLACK;
 8005874:	4b78      	ldr	r3, [pc, #480]	; (8005a58 <main+0x5bc>)
 8005876:	78db      	ldrb	r3, [r3, #3]
 8005878:	095b      	lsrs	r3, r3, #5
 800587a:	b2db      	uxtb	r3, r3
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d001      	beq.n	8005888 <main+0x3ec>
 8005884:	23ff      	movs	r3, #255	; 0xff
 8005886:	e000      	b.n	800588a <main+0x3ee>
 8005888:	2300      	movs	r3, #0
 800588a:	4a72      	ldr	r2, [pc, #456]	; (8005a54 <main+0x5b8>)
 800588c:	6293      	str	r3, [r2, #40]	; 0x28
		  led[11] = ((rxBuffer[3]>>4)&1) ? BLUE : BLACK;
 800588e:	4b72      	ldr	r3, [pc, #456]	; (8005a58 <main+0x5bc>)
 8005890:	78db      	ldrb	r3, [r3, #3]
 8005892:	091b      	lsrs	r3, r3, #4
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <main+0x406>
 800589e:	23ff      	movs	r3, #255	; 0xff
 80058a0:	e000      	b.n	80058a4 <main+0x408>
 80058a2:	2300      	movs	r3, #0
 80058a4:	4a6b      	ldr	r2, [pc, #428]	; (8005a54 <main+0x5b8>)
 80058a6:	62d3      	str	r3, [r2, #44]	; 0x2c
		  led[12] = ((rxBuffer[3]>>3)&1) ? BLUE : BLACK;
 80058a8:	4b6b      	ldr	r3, [pc, #428]	; (8005a58 <main+0x5bc>)
 80058aa:	78db      	ldrb	r3, [r3, #3]
 80058ac:	08db      	lsrs	r3, r3, #3
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	f003 0301 	and.w	r3, r3, #1
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d001      	beq.n	80058bc <main+0x420>
 80058b8:	23ff      	movs	r3, #255	; 0xff
 80058ba:	e000      	b.n	80058be <main+0x422>
 80058bc:	2300      	movs	r3, #0
 80058be:	4a65      	ldr	r2, [pc, #404]	; (8005a54 <main+0x5b8>)
 80058c0:	6313      	str	r3, [r2, #48]	; 0x30
		  led[13] = ((rxBuffer[3]>>2)&1) ? BLUE : BLACK;
 80058c2:	4b65      	ldr	r3, [pc, #404]	; (8005a58 <main+0x5bc>)
 80058c4:	78db      	ldrb	r3, [r3, #3]
 80058c6:	089b      	lsrs	r3, r3, #2
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d001      	beq.n	80058d6 <main+0x43a>
 80058d2:	23ff      	movs	r3, #255	; 0xff
 80058d4:	e000      	b.n	80058d8 <main+0x43c>
 80058d6:	2300      	movs	r3, #0
 80058d8:	4a5e      	ldr	r2, [pc, #376]	; (8005a54 <main+0x5b8>)
 80058da:	6353      	str	r3, [r2, #52]	; 0x34
		  led[14] = ((rxBuffer[3]>>1)&1) ? BLUE : BLACK;
 80058dc:	4b5e      	ldr	r3, [pc, #376]	; (8005a58 <main+0x5bc>)
 80058de:	78db      	ldrb	r3, [r3, #3]
 80058e0:	085b      	lsrs	r3, r3, #1
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d001      	beq.n	80058f0 <main+0x454>
 80058ec:	23ff      	movs	r3, #255	; 0xff
 80058ee:	e000      	b.n	80058f2 <main+0x456>
 80058f0:	2300      	movs	r3, #0
 80058f2:	4a58      	ldr	r2, [pc, #352]	; (8005a54 <main+0x5b8>)
 80058f4:	6393      	str	r3, [r2, #56]	; 0x38
		  led[15] = ((rxBuffer[3]>>0)&1) ? BLUE : BLACK;
 80058f6:	4b58      	ldr	r3, [pc, #352]	; (8005a58 <main+0x5bc>)
 80058f8:	78db      	ldrb	r3, [r3, #3]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d001      	beq.n	8005906 <main+0x46a>
 8005902:	23ff      	movs	r3, #255	; 0xff
 8005904:	e000      	b.n	8005908 <main+0x46c>
 8005906:	2300      	movs	r3, #0
 8005908:	4a52      	ldr	r2, [pc, #328]	; (8005a54 <main+0x5b8>)
 800590a:	63d3      	str	r3, [r2, #60]	; 0x3c

		  current_led = 0;
 800590c:	4b53      	ldr	r3, [pc, #332]	; (8005a5c <main+0x5c0>)
 800590e:	2200      	movs	r2, #0
 8005910:	601a      	str	r2, [r3, #0]
		  led_fill_led_pwm_data(current_led, &tmp_led_data[0]); /* first LED */
 8005912:	4b52      	ldr	r3, [pc, #328]	; (8005a5c <main+0x5c0>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	b2db      	uxtb	r3, r3
 8005918:	4951      	ldr	r1, [pc, #324]	; (8005a60 <main+0x5c4>)
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff fc38 	bl	8005190 <led_fill_led_pwm_data>
		  current_led++;
 8005920:	4b4e      	ldr	r3, [pc, #312]	; (8005a5c <main+0x5c0>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	3301      	adds	r3, #1
 8005926:	4a4d      	ldr	r2, [pc, #308]	; (8005a5c <main+0x5c0>)
 8005928:	6013      	str	r3, [r2, #0]
		  led_fill_led_pwm_data(current_led, &tmp_led_data[3*8]); /* second LED */
 800592a:	4b4c      	ldr	r3, [pc, #304]	; (8005a5c <main+0x5c0>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	b2db      	uxtb	r3, r3
 8005930:	494c      	ldr	r1, [pc, #304]	; (8005a64 <main+0x5c8>)
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff fc2c 	bl	8005190 <led_fill_led_pwm_data>

	      LL_DMA_ClearFlag_TC6(DMA1);
 8005938:	484b      	ldr	r0, [pc, #300]	; (8005a68 <main+0x5cc>)
 800593a:	f7ff f86d 	bl	8004a18 <LL_DMA_ClearFlag_TC6>
	      LL_DMA_ClearFlag_HT6(DMA1);
 800593e:	484a      	ldr	r0, [pc, #296]	; (8005a68 <main+0x5cc>)
 8005940:	f7ff f85c 	bl	80049fc <LL_DMA_ClearFlag_HT6>
	      LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_6);
 8005944:	2106      	movs	r1, #6
 8005946:	4848      	ldr	r0, [pc, #288]	; (8005a68 <main+0x5cc>)
 8005948:	f7fe fe84 	bl	8004654 <LL_DMA_EnableStream>
	      LL_TIM_SetCounter (TIM2, 0);
 800594c:	2100      	movs	r1, #0
 800594e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005952:	f7ff fa3f 	bl	8004dd4 <LL_TIM_SetCounter>
	      LL_TIM_EnableCounter(TIM2);
 8005956:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800595a:	f7ff fa0b 	bl	8004d74 <LL_TIM_EnableCounter>
	      LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 800595e:	2110      	movs	r1, #16
 8005960:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005964:	f7ff fa44 	bl	8004df0 <LL_TIM_CC_EnableChannel>
			/* OB8 */
			/* OB8 -> upper flipper controlled by flipper button. Pi only enables flipper generally (e.g. not tilt)
			((rxBuffer[1]>>7)&1) ?
				LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH3) : LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH3);*/
			/* OB9 */
			((rxBuffer[1]>>6)&1) ?
 8005968:	4b3b      	ldr	r3, [pc, #236]	; (8005a58 <main+0x5bc>)
 800596a:	785b      	ldrb	r3, [r3, #1]
 800596c:	099b      	lsrs	r3, r3, #6
 800596e:	b2db      	uxtb	r3, r3
 8005970:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH4) : LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH4);
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <main+0x4e8>
 8005978:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800597c:	483b      	ldr	r0, [pc, #236]	; (8005a6c <main+0x5d0>)
 800597e:	f7ff fa37 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 8005982:	e004      	b.n	800598e <main+0x4f2>
 8005984:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005988:	4838      	ldr	r0, [pc, #224]	; (8005a6c <main+0x5d0>)
 800598a:	f7ff fa42 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			/* OB1 */
			((rxBuffer[1]>>5)&1) ?
 800598e:	4b32      	ldr	r3, [pc, #200]	; (8005a58 <main+0x5bc>)
 8005990:	785b      	ldrb	r3, [r3, #1]
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	b2db      	uxtb	r3, r3
 8005996:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM3, LL_TIM_CHANNEL_CH4) : LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH4);
 800599a:	2b00      	cmp	r3, #0
 800599c:	d005      	beq.n	80059aa <main+0x50e>
 800599e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80059a2:	4833      	ldr	r0, [pc, #204]	; (8005a70 <main+0x5d4>)
 80059a4:	f7ff fa24 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 80059a8:	e004      	b.n	80059b4 <main+0x518>
 80059aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80059ae:	4830      	ldr	r0, [pc, #192]	; (8005a70 <main+0x5d4>)
 80059b0:	f7ff fa2f 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			/* OB6 */
			((rxBuffer[1]>>4)&1) ?
 80059b4:	4b28      	ldr	r3, [pc, #160]	; (8005a58 <main+0x5bc>)
 80059b6:	785b      	ldrb	r3, [r3, #1]
 80059b8:	091b      	lsrs	r3, r3, #4
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH1) : LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH1);
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d004      	beq.n	80059ce <main+0x532>
 80059c4:	2101      	movs	r1, #1
 80059c6:	4829      	ldr	r0, [pc, #164]	; (8005a6c <main+0x5d0>)
 80059c8:	f7ff fa12 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 80059cc:	e003      	b.n	80059d6 <main+0x53a>
 80059ce:	2101      	movs	r1, #1
 80059d0:	4826      	ldr	r0, [pc, #152]	; (8005a6c <main+0x5d0>)
 80059d2:	f7ff fa1e 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			/* OB7 */
			((rxBuffer[1]>>3)&1) ?
 80059d6:	4b20      	ldr	r3, [pc, #128]	; (8005a58 <main+0x5bc>)
 80059d8:	785b      	ldrb	r3, [r3, #1]
 80059da:	08db      	lsrs	r3, r3, #3
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH2) : LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH2);
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d004      	beq.n	80059f0 <main+0x554>
 80059e6:	2110      	movs	r1, #16
 80059e8:	4820      	ldr	r0, [pc, #128]	; (8005a6c <main+0x5d0>)
 80059ea:	f7ff fa01 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 80059ee:	e003      	b.n	80059f8 <main+0x55c>
 80059f0:	2110      	movs	r1, #16
 80059f2:	481e      	ldr	r0, [pc, #120]	; (8005a6c <main+0x5d0>)
 80059f4:	f7ff fa0d 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			/* OA6 */
			((rxBuffer[1]>>2)&1) ?
 80059f8:	4b17      	ldr	r3, [pc, #92]	; (8005a58 <main+0x5bc>)
 80059fa:	785b      	ldrb	r3, [r3, #1]
 80059fc:	089b      	lsrs	r3, r3, #2
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM3, LL_TIM_CHANNEL_CH1) : LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH1);
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d004      	beq.n	8005a12 <main+0x576>
 8005a08:	2101      	movs	r1, #1
 8005a0a:	4819      	ldr	r0, [pc, #100]	; (8005a70 <main+0x5d4>)
 8005a0c:	f7ff f9f0 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 8005a10:	e003      	b.n	8005a1a <main+0x57e>
 8005a12:	2101      	movs	r1, #1
 8005a14:	4816      	ldr	r0, [pc, #88]	; (8005a70 <main+0x5d4>)
 8005a16:	f7ff f9fc 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			/* OA7 */
			((rxBuffer[1]>>1)&1) ?
 8005a1a:	4b0f      	ldr	r3, [pc, #60]	; (8005a58 <main+0x5bc>)
 8005a1c:	785b      	ldrb	r3, [r3, #1]
 8005a1e:	085b      	lsrs	r3, r3, #1
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM3, LL_TIM_CHANNEL_CH2) : LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH2);
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d004      	beq.n	8005a34 <main+0x598>
 8005a2a:	2110      	movs	r1, #16
 8005a2c:	4810      	ldr	r0, [pc, #64]	; (8005a70 <main+0x5d4>)
 8005a2e:	f7ff f9df 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 8005a32:	e003      	b.n	8005a3c <main+0x5a0>
 8005a34:	2110      	movs	r1, #16
 8005a36:	480e      	ldr	r0, [pc, #56]	; (8005a70 <main+0x5d4>)
 8005a38:	f7ff f9eb 	bl	8004e12 <LL_TIM_CC_DisableChannel>
			/* OB0 */
			((rxBuffer[1]>>0)&1) ?
 8005a3c:	4b06      	ldr	r3, [pc, #24]	; (8005a58 <main+0x5bc>)
 8005a3e:	785b      	ldrb	r3, [r3, #1]
 8005a40:	f003 0301 	and.w	r3, r3, #1
				LL_TIM_CC_EnableChannel (TIM3, LL_TIM_CHANNEL_CH3) : LL_TIM_CC_DisableChannel (TIM3, LL_TIM_CHANNEL_CH3);
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d015      	beq.n	8005a74 <main+0x5d8>
 8005a48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a4c:	4808      	ldr	r0, [pc, #32]	; (8005a70 <main+0x5d4>)
 8005a4e:	f7ff f9cf 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 8005a52:	e014      	b.n	8005a7e <main+0x5e2>
 8005a54:	20000100 	.word	0x20000100
 8005a58:	20000140 	.word	0x20000140
 8005a5c:	200000ec 	.word	0x200000ec
 8005a60:	2000002c 	.word	0x2000002c
 8005a64:	2000008c 	.word	0x2000008c
 8005a68:	40026000 	.word	0x40026000
 8005a6c:	40000800 	.word	0x40000800
 8005a70:	40000400 	.word	0x40000400
 8005a74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a78:	4883      	ldr	r0, [pc, #524]	; (8005c88 <main+0x7ec>)
 8005a7a:	f7ff f9ca 	bl	8004e12 <LL_TIM_CC_DisableChannel>
		}

	    /* Poll switches and remember if they where activated until they are reset to 0 with
	     * after sent to Pi */
		txSwitchesByte1 |= (
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_8)<<7 |
 8005a7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a82:	4882      	ldr	r0, [pc, #520]	; (8005c8c <main+0x7f0>)
 8005a84:	f7ff fb38 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	01dc      	lsls	r4, r3, #7
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_5)<<6 |
 8005a8c:	2120      	movs	r1, #32
 8005a8e:	487f      	ldr	r0, [pc, #508]	; (8005c8c <main+0x7f0>)
 8005a90:	f7ff fb32 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005a94:	4603      	mov	r3, r0
 8005a96:	019b      	lsls	r3, r3, #6
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_8)<<7 |
 8005a98:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_4)<<5 |
 8005a9a:	2110      	movs	r1, #16
 8005a9c:	487b      	ldr	r0, [pc, #492]	; (8005c8c <main+0x7f0>)
 8005a9e:	f7ff fb2b 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	015b      	lsls	r3, r3, #5
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_5)<<6 |
 8005aa6:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_3)<<4 |
 8005aa8:	2108      	movs	r1, #8
 8005aaa:	4878      	ldr	r0, [pc, #480]	; (8005c8c <main+0x7f0>)
 8005aac:	f7ff fb24 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	011b      	lsls	r3, r3, #4
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_4)<<5 |
 8005ab4:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_2)<<3 |
 8005ab6:	2104      	movs	r1, #4
 8005ab8:	4874      	ldr	r0, [pc, #464]	; (8005c8c <main+0x7f0>)
 8005aba:	f7ff fb1d 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	00db      	lsls	r3, r3, #3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_3)<<4 |
 8005ac2:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_1)<<2 |
 8005ac4:	2102      	movs	r1, #2
 8005ac6:	4871      	ldr	r0, [pc, #452]	; (8005c8c <main+0x7f0>)
 8005ac8:	f7ff fb16 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005acc:	4603      	mov	r3, r0
 8005ace:	009b      	lsls	r3, r3, #2
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_2)<<3 |
 8005ad0:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_13)<<1 |
 8005ad2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ad6:	486e      	ldr	r0, [pc, #440]	; (8005c90 <main+0x7f4>)
 8005ad8:	f7ff fb0e 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005adc:	4603      	mov	r3, r0
 8005ade:	005b      	lsls	r3, r3, #1
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_1)<<2 |
 8005ae0:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_12));
 8005ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005ae6:	486a      	ldr	r0, [pc, #424]	; (8005c90 <main+0x7f4>)
 8005ae8:	f7ff fb06 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005aec:	4603      	mov	r3, r0
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_13)<<1 |
 8005aee:	4323      	orrs	r3, r4
		txSwitchesByte1 |= (
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005af6:	4313      	orrs	r3, r2
 8005af8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		txSwitchesByte2 |= (
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_10)<<7 |
 8005afc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b00:	4863      	ldr	r0, [pc, #396]	; (8005c90 <main+0x7f4>)
 8005b02:	f7ff faf9 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b06:	4603      	mov	r3, r0
 8005b08:	01dc      	lsls	r4, r3, #7
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_5)<<6 |
 8005b0a:	2120      	movs	r1, #32
 8005b0c:	4860      	ldr	r0, [pc, #384]	; (8005c90 <main+0x7f4>)
 8005b0e:	f7ff faf3 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b12:	4603      	mov	r3, r0
 8005b14:	019b      	lsls	r3, r3, #6
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_10)<<7 |
 8005b16:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_4)<<5 |
 8005b18:	2110      	movs	r1, #16
 8005b1a:	485d      	ldr	r0, [pc, #372]	; (8005c90 <main+0x7f4>)
 8005b1c:	f7ff faec 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b20:	4603      	mov	r3, r0
 8005b22:	015b      	lsls	r3, r3, #5
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_5)<<6 |
 8005b24:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_15)<<4 |
 8005b26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b2a:	4858      	ldr	r0, [pc, #352]	; (8005c8c <main+0x7f0>)
 8005b2c:	f7ff fae4 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b30:	4603      	mov	r3, r0
 8005b32:	011b      	lsls	r3, r3, #4
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_4)<<5 |
 8005b34:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOC, LL_GPIO_PIN_15)<<3 |
 8005b36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b3a:	4856      	ldr	r0, [pc, #344]	; (8005c94 <main+0x7f8>)
 8005b3c:	f7ff fadc 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b40:	4603      	mov	r3, r0
 8005b42:	00db      	lsls	r3, r3, #3
				LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_15)<<4 |
 8005b44:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOC, LL_GPIO_PIN_14)<<2 |
 8005b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b4a:	4852      	ldr	r0, [pc, #328]	; (8005c94 <main+0x7f8>)
 8005b4c:	f7ff fad4 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b50:	4603      	mov	r3, r0
 8005b52:	009b      	lsls	r3, r3, #2
				LL_GPIO_IsInputPinSet (GPIOC, LL_GPIO_PIN_15)<<3 |
 8005b54:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_15)<<1 |
 8005b56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b5a:	484d      	ldr	r0, [pc, #308]	; (8005c90 <main+0x7f4>)
 8005b5c:	f7ff facc 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b60:	4603      	mov	r3, r0
 8005b62:	005b      	lsls	r3, r3, #1
				LL_GPIO_IsInputPinSet (GPIOC, LL_GPIO_PIN_14)<<2 |
 8005b64:	431c      	orrs	r4, r3
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_14));
 8005b66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b6a:	4849      	ldr	r0, [pc, #292]	; (8005c90 <main+0x7f4>)
 8005b6c:	f7ff fac4 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b70:	4603      	mov	r3, r0
				LL_GPIO_IsInputPinSet (GPIOB, LL_GPIO_PIN_15)<<1 |
 8005b72:	4323      	orrs	r3, r4
		txSwitchesByte2 |= (
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		/* set fast solenoids (controlled solenoids by stwitch) */

		/* right flipper Button pressed and enabled, don't use
		 * txSwitchesByte1 here (as they stay 1 until transferred to Pi) */
		( (LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_15)) && ((rxBuffer[1]>>7)&1) ) ?
 8005b80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b84:	4841      	ldr	r0, [pc, #260]	; (8005c8c <main+0x7f0>)
 8005b86:	f7ff fab7 	bl	80050f8 <LL_GPIO_IsInputPinSet>
 8005b8a:	4603      	mov	r3, r0
			LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH3) : LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH3);
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00d      	beq.n	8005bac <main+0x710>
		( (LL_GPIO_IsInputPinSet (GPIOA, LL_GPIO_PIN_15)) && ((rxBuffer[1]>>7)&1) ) ?
 8005b90:	4b41      	ldr	r3, [pc, #260]	; (8005c98 <main+0x7fc>)
 8005b92:	785b      	ldrb	r3, [r3, #1]
 8005b94:	09db      	lsrs	r3, r3, #7
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	f003 0301 	and.w	r3, r3, #1
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d005      	beq.n	8005bac <main+0x710>
			LL_TIM_CC_EnableChannel (TIM4, LL_TIM_CHANNEL_CH3) : LL_TIM_CC_DisableChannel (TIM4, LL_TIM_CHANNEL_CH3);
 8005ba0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ba4:	483d      	ldr	r0, [pc, #244]	; (8005c9c <main+0x800>)
 8005ba6:	f7ff f923 	bl	8004df0 <LL_TIM_CC_EnableChannel>
 8005baa:	e004      	b.n	8005bb6 <main+0x71a>
 8005bac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bb0:	483a      	ldr	r0, [pc, #232]	; (8005c9c <main+0x800>)
 8005bb2:	f7ff f92e 	bl	8004e12 <LL_TIM_CC_DisableChannel>


		/* send status to Pi, currently only switch states */
		if ( nodeStatus == 1 )
 8005bb6:	4b3a      	ldr	r3, [pc, #232]	; (8005ca0 <main+0x804>)
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d14a      	bne.n	8005c54 <main+0x7b8>
		{
			/* wait a little (minimum half a bit with) to be sure that TransmitComplete of previous node is done and RS485 bus is free */
			if ( readyToSendCounter > 4200 ) /* 50 µs @ 84 MHz */
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	f241 0268 	movw	r2, #4200	; 0x1068
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d935      	bls.n	8005c34 <main+0x798>
			{
				if ( LL_USART_IsActiveFlag_TXE(USART1) && (!txByte1_transmitted) )
 8005bc8:	4836      	ldr	r0, [pc, #216]	; (8005ca4 <main+0x808>)
 8005bca:	f7ff fa2d 	bl	8005028 <LL_USART_IsActiveFlag_TXE>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d011      	beq.n	8005bf8 <main+0x75c>
 8005bd4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10d      	bne.n	8005bf8 <main+0x75c>
				{
					LL_GPIO_SetOutputPin (GPIOA, RS485_nWrite_Pin);
 8005bdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005be0:	482a      	ldr	r0, [pc, #168]	; (8005c8c <main+0x7f0>)
 8005be2:	f7ff fa9e 	bl	8005122 <LL_GPIO_SetOutputPin>
					LL_USART_TransmitData8 (USART1, txSwitchesByte1);
 8005be6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005bea:	4619      	mov	r1, r3
 8005bec:	482d      	ldr	r0, [pc, #180]	; (8005ca4 <main+0x808>)
 8005bee:	f7ff fa74 	bl	80050da <LL_USART_TransmitData8>
					txByte1_transmitted = 1;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
				}
				if ( LL_USART_IsActiveFlag_TXE(USART1) && txByte1_transmitted ) {
 8005bf8:	482a      	ldr	r0, [pc, #168]	; (8005ca4 <main+0x808>)
 8005bfa:	f7ff fa15 	bl	8005028 <LL_USART_IsActiveFlag_TXE>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d017      	beq.n	8005c34 <main+0x798>
 8005c04:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d013      	beq.n	8005c34 <main+0x798>
						LL_USART_TransmitData8 (USART1, txSwitchesByte2);
 8005c0c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005c10:	4619      	mov	r1, r3
 8005c12:	4824      	ldr	r0, [pc, #144]	; (8005ca4 <main+0x808>)
 8005c14:	f7ff fa61 	bl	80050da <LL_USART_TransmitData8>
						nodeStatus = 0;
 8005c18:	4b21      	ldr	r3, [pc, #132]	; (8005ca0 <main+0x804>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	701a      	strb	r2, [r3, #0]
						txByte1_transmitted = 0;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
						readyToSendCounter = 0;
 8005c24:	2300      	movs	r3, #0
 8005c26:	623b      	str	r3, [r7, #32]
						txSwitchesByte1 = 0;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
						txSwitchesByte2 = 0;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
				}
			}
			readyToSendCounter += stTicks;
 8005c34:	6a3a      	ldr	r2, [r7, #32]
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	4413      	add	r3, r2
 8005c3a:	623b      	str	r3, [r7, #32]

			/* Timeout sendStatus after 5 ms @ 84 MHz */
			if ( readyToSendCounter > 420000 )
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	4a1a      	ldr	r2, [pc, #104]	; (8005ca8 <main+0x80c>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d907      	bls.n	8005c54 <main+0x7b8>
			{
				nodeStatus = 0;
 8005c44:	4b16      	ldr	r3, [pc, #88]	; (8005ca0 <main+0x804>)
 8005c46:	2200      	movs	r2, #0
 8005c48:	701a      	strb	r2, [r3, #0]
				readyToSendCounter = 0;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	623b      	str	r3, [r7, #32]
				txByte1_transmitted = 0;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
			}
		}

		prevTxSwitchByte1 = txSwitchesByte1;
 8005c54:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005c58:	72fb      	strb	r3, [r7, #11]
		prevTxSwitchByte2 = txSwitchesByte2;
 8005c5a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005c5e:	72bb      	strb	r3, [r7, #10]

		/* Paketintervall-Überwachung*/
		packetWatchDog += stTicks;
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c64:	4413      	add	r3, r2
 8005c66:	61fb      	str	r3, [r7, #28]
		/* toggle LED after 4 seconds */
		if ( packetWatchDog > 336000000 ) LL_GPIO_TogglePin (GPIOC, LL_GPIO_PIN_13);
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	4a10      	ldr	r2, [pc, #64]	; (8005cac <main+0x810>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d904      	bls.n	8005c7a <main+0x7de>
 8005c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005c74:	4807      	ldr	r0, [pc, #28]	; (8005c94 <main+0x7f8>)
 8005c76:	f7ff fa71 	bl	800515c <LL_GPIO_TogglePin>
		/* Timeout WatchDog: 5 s @ 84 MHz */
		if ( packetWatchDog > 420000000 )
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	4a0c      	ldr	r2, [pc, #48]	; (8005cb0 <main+0x814>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	f67f ac88 	bls.w	8005594 <main+0xf8>
		{
			NVIC_SystemReset();
 8005c84:	f7fe fcd0 	bl	8004628 <__NVIC_SystemReset>
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40020000 	.word	0x40020000
 8005c90:	40020400 	.word	0x40020400
 8005c94:	40020800 	.word	0x40020800
 8005c98:	20000140 	.word	0x20000140
 8005c9c:	40000800 	.word	0x40000800
 8005ca0:	20000151 	.word	0x20000151
 8005ca4:	40011000 	.word	0x40011000
 8005ca8:	000668a0 	.word	0x000668a0
 8005cac:	1406f400 	.word	0x1406f400
 8005cb0:	1908b100 	.word	0x1908b100

08005cb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8005cb8:	2002      	movs	r0, #2
 8005cba:	f7ff f825 	bl	8004d08 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8005cbe:	bf00      	nop
 8005cc0:	f7ff f836 	bl	8004d30 <LL_FLASH_GetLatency>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d1fa      	bne.n	8005cc0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE2);
 8005cca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005cce:	f7ff f83d 	bl	8004d4c <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8005cd2:	f7fe feef 	bl	8004ab4 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8005cd6:	bf00      	nop
 8005cd8:	f7fe fefc 	bl	8004ad4 <LL_RCC_HSE_IsReady>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d1fa      	bne.n	8005cd8 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_25, 168, LL_RCC_PLLP_DIV_2);
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	22a8      	movs	r2, #168	; 0xa8
 8005ce6:	2119      	movs	r1, #25
 8005ce8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8005cec:	f7fe ff9e 	bl	8004c2c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8005cf0:	f7fe ff78 	bl	8004be4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8005cf4:	bf00      	nop
 8005cf6:	f7fe ff85 	bl	8004c04 <LL_RCC_PLL_IsReady>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d1fa      	bne.n	8005cf6 <SystemClock_Config+0x42>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8005d00:	2000      	movs	r0, #0
 8005d02:	f7fe ff1d 	bl	8004b40 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8005d06:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005d0a:	f7fe ff2d 	bl	8004b68 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8005d0e:	2000      	movs	r0, #0
 8005d10:	f7fe ff3e 	bl	8004b90 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8005d14:	2002      	movs	r0, #2
 8005d16:	f7fe fef1 	bl	8004afc <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8005d1a:	bf00      	nop
 8005d1c:	f7fe ff02 	bl	8004b24 <LL_RCC_GetSysClkSource>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b08      	cmp	r3, #8
 8005d24:	d1fa      	bne.n	8005d1c <SystemClock_Config+0x68>
  {

  }
  LL_SetSystemCoreClock(84000000);
 8005d26:	4808      	ldr	r0, [pc, #32]	; (8005d48 <SystemClock_Config+0x94>)
 8005d28:	f002 f8a8 	bl	8007e7c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8005d2c:	200f      	movs	r0, #15
 8005d2e:	f000 fd97 	bl	8006860 <HAL_InitTick>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d001      	beq.n	8005d3c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8005d38:	f000 fbd8 	bl	80064ec <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	f7fe ff3b 	bl	8004bb8 <LL_RCC_SetTIMPrescaler>
}
 8005d42:	bf00      	nop
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	0501bd00 	.word	0x0501bd00

08005d4c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8005d50:	4b06      	ldr	r3, [pc, #24]	; (8005d6c <MX_CRC_Init+0x20>)
 8005d52:	4a07      	ldr	r2, [pc, #28]	; (8005d70 <MX_CRC_Init+0x24>)
 8005d54:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005d56:	4805      	ldr	r0, [pc, #20]	; (8005d6c <MX_CRC_Init+0x20>)
 8005d58:	f000 fedb 	bl	8006b12 <HAL_CRC_Init>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d001      	beq.n	8005d66 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8005d62:	f000 fbc3 	bl	80064ec <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8005d66:	bf00      	nop
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	200000f8 	.word	0x200000f8
 8005d70:	40023000 	.word	0x40023000

08005d74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b09a      	sub	sp, #104	; 0x68
 8005d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005d7a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005d7e:	2200      	movs	r2, #0
 8005d80:	601a      	str	r2, [r3, #0]
 8005d82:	605a      	str	r2, [r3, #4]
 8005d84:	609a      	str	r2, [r3, #8]
 8005d86:	60da      	str	r2, [r3, #12]
 8005d88:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8005d8a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005d8e:	2220      	movs	r2, #32
 8005d90:	2100      	movs	r1, #0
 8005d92:	4618      	mov	r0, r3
 8005d94:	f002 f8a6 	bl	8007ee4 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8005d98:	f107 031c 	add.w	r3, r7, #28
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	605a      	str	r2, [r3, #4]
 8005da2:	609a      	str	r2, [r3, #8]
 8005da4:	60da      	str	r2, [r3, #12]
 8005da6:	611a      	str	r2, [r3, #16]
 8005da8:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005daa:	1d3b      	adds	r3, r7, #4
 8005dac:	2200      	movs	r2, #0
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	605a      	str	r2, [r3, #4]
 8005db2:	609a      	str	r2, [r3, #8]
 8005db4:	60da      	str	r2, [r3, #12]
 8005db6:	611a      	str	r2, [r3, #16]
 8005db8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8005dba:	2001      	movs	r0, #1
 8005dbc:	f7fe ff8c 	bl	8004cd8 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.Autoreload = 65535;
 8005dca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005dce:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_InitStruct.RepetitionCounter = 0;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	667b      	str	r3, [r7, #100]	; 0x64
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8005dd8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005ddc:	4619      	mov	r1, r3
 8005dde:	4830      	ldr	r0, [pc, #192]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005de0:	f001 fb8e 	bl	8007500 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8005de4:	482e      	ldr	r0, [pc, #184]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005de6:	f7fe ffe5 	bl	8004db4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 8005dea:	2100      	movs	r1, #0
 8005dec:	482c      	ldr	r0, [pc, #176]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005dee:	f7ff f8ad 	bl	8004f4c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH4);
 8005df2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005df6:	482a      	ldr	r0, [pc, #168]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005df8:	f7ff f864 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8005dfc:	2360      	movs	r3, #96	; 0x60
 8005dfe:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005e00:	2300      	movs	r3, #0
 8005e02:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005e04:	2300      	movs	r3, #0
 8005e06:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.CompareValue = 0;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8005e10:	2300      	movs	r3, #0
 8005e12:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8005e14:	2300      	movs	r3, #0
 8005e16:	653b      	str	r3, [r7, #80]	; 0x50
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8005e18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e22:	481f      	ldr	r0, [pc, #124]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005e24:	f001 fbe6 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 8005e28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e2c:	481c      	ldr	r0, [pc, #112]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005e2e:	f7ff f803 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8005e32:	2100      	movs	r1, #0
 8005e34:	481a      	ldr	r0, [pc, #104]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005e36:	f7ff f89e 	bl	8004f76 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8005e3a:	4819      	ldr	r0, [pc, #100]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005e3c:	f7ff f8ae 	bl	8004f9c <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8005e40:	2300      	movs	r3, #0
 8005e42:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8005e44:	2300      	movs	r3, #0
 8005e46:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8005e52:	2300      	movs	r3, #0
 8005e54:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8005e56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8005e60:	f107 031c 	add.w	r3, r7, #28
 8005e64:	4619      	mov	r1, r3
 8005e66:	480e      	ldr	r0, [pc, #56]	; (8005ea0 <MX_TIM1_Init+0x12c>)
 8005e68:	f001 fc05 	bl	8007676 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005e6c:	2001      	movs	r0, #1
 8005e6e:	f7fe ff03 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA11   ------> TIM1_CH4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8005e72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005e76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005e80:	2300      	movs	r3, #0
 8005e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005e84:	2300      	movs	r3, #0
 8005e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e8c:	1d3b      	adds	r3, r7, #4
 8005e8e:	4619      	mov	r1, r3
 8005e90:	4804      	ldr	r0, [pc, #16]	; (8005ea4 <MX_TIM1_Init+0x130>)
 8005e92:	f001 f916 	bl	80070c2 <LL_GPIO_Init>

}
 8005e96:	bf00      	nop
 8005e98:	3768      	adds	r7, #104	; 0x68
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40020000 	.word	0x40020000

08005ea8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b094      	sub	sp, #80	; 0x50
 8005eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005eae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	605a      	str	r2, [r3, #4]
 8005eb8:	609a      	str	r2, [r3, #8]
 8005eba:	60da      	str	r2, [r3, #12]
 8005ebc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8005ebe:	f107 031c 	add.w	r3, r7, #28
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f002 f80c 	bl	8007ee4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ecc:	1d3b      	adds	r3, r7, #4
 8005ece:	2200      	movs	r2, #0
 8005ed0:	601a      	str	r2, [r3, #0]
 8005ed2:	605a      	str	r2, [r3, #4]
 8005ed4:	609a      	str	r2, [r3, #8]
 8005ed6:	60da      	str	r2, [r3, #12]
 8005ed8:	611a      	str	r2, [r3, #16]
 8005eda:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8005edc:	2001      	movs	r0, #1
 8005ede:	f7fe fee3 	bl	8004ca8 <LL_APB1_GRP1_EnableClock>

  /* TIM2 DMA Init */

  /* TIM2_CH2_CH4 Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_3);
 8005ee2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8005ee6:	2106      	movs	r1, #6
 8005ee8:	484f      	ldr	r0, [pc, #316]	; (8006028 <MX_TIM2_Init+0x180>)
 8005eea:	f7fe fd13 	bl	8004914 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8005eee:	2240      	movs	r2, #64	; 0x40
 8005ef0:	2106      	movs	r1, #6
 8005ef2:	484d      	ldr	r0, [pc, #308]	; (8006028 <MX_TIM2_Init+0x180>)
 8005ef4:	f7fe fbee 	bl	80046d4 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_HIGH);
 8005ef8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005efc:	2106      	movs	r1, #6
 8005efe:	484a      	ldr	r0, [pc, #296]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f00:	f7fe fcc0 	bl	8004884 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_CIRCULAR);
 8005f04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f08:	2106      	movs	r1, #6
 8005f0a:	4847      	ldr	r0, [pc, #284]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f0c:	f7fe fc06 	bl	800471c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8005f10:	2200      	movs	r2, #0
 8005f12:	2106      	movs	r1, #6
 8005f14:	4844      	ldr	r0, [pc, #272]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f16:	f7fe fc25 	bl	8004764 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8005f1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f1e:	2106      	movs	r1, #6
 8005f20:	4841      	ldr	r0, [pc, #260]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f22:	f7fe fc43 	bl	80047ac <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_WORD);
 8005f26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f2a:	2106      	movs	r1, #6
 8005f2c:	483e      	ldr	r0, [pc, #248]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f2e:	f7fe fc61 	bl	80047f4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_WORD);
 8005f32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005f36:	2106      	movs	r1, #6
 8005f38:	483b      	ldr	r0, [pc, #236]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f3a:	f7fe fc7f 	bl	800483c <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 8005f3e:	2106      	movs	r1, #6
 8005f40:	4839      	ldr	r0, [pc, #228]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f42:	f7fe fd0b 	bl	800495c <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN TIM2_Init 1 */
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_6, (uint32_t)&TIM2->CCR2);
 8005f46:	4a39      	ldr	r2, [pc, #228]	; (800602c <MX_TIM2_Init+0x184>)
 8005f48:	2106      	movs	r1, #6
 8005f4a:	4837      	ldr	r0, [pc, #220]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f4c:	f7fe fd3e 	bl	80049cc <LL_DMA_SetPeriphAddress>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_6, (uint32_t)tmp_led_data);
 8005f50:	4b37      	ldr	r3, [pc, #220]	; (8006030 <MX_TIM2_Init+0x188>)
 8005f52:	461a      	mov	r2, r3
 8005f54:	2106      	movs	r1, #6
 8005f56:	4834      	ldr	r0, [pc, #208]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f58:	f7fe fd20 	bl	800499c <LL_DMA_SetMemoryAddress>
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_6, 2*3*8);
 8005f5c:	2230      	movs	r2, #48	; 0x30
 8005f5e:	2106      	movs	r1, #6
 8005f60:	4831      	ldr	r0, [pc, #196]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f62:	f7fe fcb3 	bl	80048cc <LL_DMA_SetDataLength>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_6);
 8005f66:	2106      	movs	r1, #6
 8005f68:	482f      	ldr	r0, [pc, #188]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f6a:	f7fe fd83 	bl	8004a74 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_STREAM_6);
 8005f6e:	2106      	movs	r1, #6
 8005f70:	482d      	ldr	r0, [pc, #180]	; (8006028 <MX_TIM2_Init+0x180>)
 8005f72:	f7fe fd5f 	bl	8004a34 <LL_DMA_EnableIT_HT>


  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8005f76:	2300      	movs	r3, #0
 8005f78:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 104;
 8005f7e:	2368      	movs	r3, #104	; 0x68
 8005f80:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005f82:	2300      	movs	r3, #0
 8005f84:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8005f86:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005f90:	f001 fab6 	bl	8007500 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8005f94:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005f98:	f7fe ff0c 	bl	8004db4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8005f9c:	2100      	movs	r1, #0
 8005f9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005fa2:	f7fe ffd3 	bl	8004f4c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 8005fa6:	2110      	movs	r1, #16
 8005fa8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005fac:	f7fe ff8a 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8005fb0:	2360      	movs	r3, #96	; 0x60
 8005fb2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8005fc4:	f107 031c 	add.w	r3, r7, #28
 8005fc8:	461a      	mov	r2, r3
 8005fca:	2110      	movs	r1, #16
 8005fcc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005fd0:	f001 fb10 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8005fd4:	2110      	movs	r1, #16
 8005fd6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005fda:	f7fe ff2d 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8005fde:	2100      	movs	r1, #0
 8005fe0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005fe4:	f7fe ffc7 	bl	8004f76 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8005fe8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005fec:	f7fe ffd6 	bl	8004f9c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */
  LL_TIM_EnableDMAReq_CC2(TIM2);              /* Enable DMA requests */
 8005ff0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005ff4:	f7fe ffe2 	bl	8004fbc <LL_TIM_EnableDMAReq_CC2>


  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005ff8:	2002      	movs	r0, #2
 8005ffa:	f7fe fe3d 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PB3   ------> TIM2_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8005ffe:	2308      	movs	r3, #8
 8006000:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006002:	2302      	movs	r3, #2
 8006004:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006006:	2300      	movs	r3, #0
 8006008:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800600a:	2300      	movs	r3, #0
 800600c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800600e:	2300      	movs	r3, #0
 8006010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8006012:	2301      	movs	r3, #1
 8006014:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006016:	1d3b      	adds	r3, r7, #4
 8006018:	4619      	mov	r1, r3
 800601a:	4806      	ldr	r0, [pc, #24]	; (8006034 <MX_TIM2_Init+0x18c>)
 800601c:	f001 f851 	bl	80070c2 <LL_GPIO_Init>

}
 8006020:	bf00      	nop
 8006022:	3750      	adds	r7, #80	; 0x50
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	40026000 	.word	0x40026000
 800602c:	40000038 	.word	0x40000038
 8006030:	2000002c 	.word	0x2000002c
 8006034:	40020400 	.word	0x40020400

08006038 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b094      	sub	sp, #80	; 0x50
 800603c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800603e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	605a      	str	r2, [r3, #4]
 8006048:	609a      	str	r2, [r3, #8]
 800604a:	60da      	str	r2, [r3, #12]
 800604c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800604e:	f107 031c 	add.w	r3, r7, #28
 8006052:	2220      	movs	r2, #32
 8006054:	2100      	movs	r1, #0
 8006056:	4618      	mov	r0, r3
 8006058:	f001 ff44 	bl	8007ee4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800605c:	1d3b      	adds	r3, r7, #4
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	605a      	str	r2, [r3, #4]
 8006064:	609a      	str	r2, [r3, #8]
 8006066:	60da      	str	r2, [r3, #12]
 8006068:	611a      	str	r2, [r3, #16]
 800606a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800606c:	2002      	movs	r0, #2
 800606e:	f7fe fe1b 	bl	8004ca8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 16;
 8006072:	2310      	movs	r3, #16
 8006074:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006076:	2300      	movs	r3, #0
 8006078:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 10000;
 800607a:	f242 7310 	movw	r3, #10000	; 0x2710
 800607e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006080:	2300      	movs	r3, #0
 8006082:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8006084:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006088:	4619      	mov	r1, r3
 800608a:	4845      	ldr	r0, [pc, #276]	; (80061a0 <MX_TIM3_Init+0x168>)
 800608c:	f001 fa38 	bl	8007500 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8006090:	4843      	ldr	r0, [pc, #268]	; (80061a0 <MX_TIM3_Init+0x168>)
 8006092:	f7fe fe8f 	bl	8004db4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006096:	2100      	movs	r1, #0
 8006098:	4841      	ldr	r0, [pc, #260]	; (80061a0 <MX_TIM3_Init+0x168>)
 800609a:	f7fe ff57 	bl	8004f4c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 800609e:	2101      	movs	r1, #1
 80060a0:	483f      	ldr	r0, [pc, #252]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060a2:	f7fe ff0f 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80060a6:	2360      	movs	r3, #96	; 0x60
 80060a8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80060aa:	2300      	movs	r3, #0
 80060ac:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80060ae:	2300      	movs	r3, #0
 80060b0:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = SOLFORCE25;
 80060b2:	f241 03cc 	movw	r3, #4300	; 0x10cc
 80060b6:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80060b8:	2300      	movs	r3, #0
 80060ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80060bc:	f107 031c 	add.w	r3, r7, #28
 80060c0:	461a      	mov	r2, r3
 80060c2:	2101      	movs	r1, #1
 80060c4:	4836      	ldr	r0, [pc, #216]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060c6:	f001 fa95 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 80060ca:	2101      	movs	r1, #1
 80060cc:	4834      	ldr	r0, [pc, #208]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060ce:	f7fe feb3 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 80060d2:	2110      	movs	r1, #16
 80060d4:	4832      	ldr	r0, [pc, #200]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060d6:	f7fe fef5 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80060da:	f107 031c 	add.w	r3, r7, #28
 80060de:	461a      	mov	r2, r3
 80060e0:	2110      	movs	r1, #16
 80060e2:	482f      	ldr	r0, [pc, #188]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060e4:	f001 fa86 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 80060e8:	2110      	movs	r1, #16
 80060ea:	482d      	ldr	r0, [pc, #180]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060ec:	f7fe fea4 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 80060f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80060f4:	482a      	ldr	r0, [pc, #168]	; (80061a0 <MX_TIM3_Init+0x168>)
 80060f6:	f7fe fee5 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 80060fa:	f107 031c 	add.w	r3, r7, #28
 80060fe:	461a      	mov	r2, r3
 8006100:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006104:	4826      	ldr	r0, [pc, #152]	; (80061a0 <MX_TIM3_Init+0x168>)
 8006106:	f001 fa75 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 800610a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800610e:	4824      	ldr	r0, [pc, #144]	; (80061a0 <MX_TIM3_Init+0x168>)
 8006110:	f7fe fe92 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 8006114:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006118:	4821      	ldr	r0, [pc, #132]	; (80061a0 <MX_TIM3_Init+0x168>)
 800611a:	f7fe fed3 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 800611e:	f107 031c 	add.w	r3, r7, #28
 8006122:	461a      	mov	r2, r3
 8006124:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006128:	481d      	ldr	r0, [pc, #116]	; (80061a0 <MX_TIM3_Init+0x168>)
 800612a:	f001 fa63 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH4);
 800612e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006132:	481b      	ldr	r0, [pc, #108]	; (80061a0 <MX_TIM3_Init+0x168>)
 8006134:	f7fe fe80 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8006138:	2100      	movs	r1, #0
 800613a:	4819      	ldr	r0, [pc, #100]	; (80061a0 <MX_TIM3_Init+0x168>)
 800613c:	f7fe ff1b 	bl	8004f76 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8006140:	4817      	ldr	r0, [pc, #92]	; (80061a0 <MX_TIM3_Init+0x168>)
 8006142:	f7fe ff2b 	bl	8004f9c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8006146:	2001      	movs	r0, #1
 8006148:	f7fe fd96 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800614c:	2002      	movs	r0, #2
 800614e:	f7fe fd93 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  PA6   ------> TIM3_CH1
  PA7   ------> TIM3_CH2
  PB0   ------> TIM3_CH3
  PB1   ------> TIM3_CH4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8006152:	23c0      	movs	r3, #192	; 0xc0
 8006154:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006156:	2302      	movs	r3, #2
 8006158:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800615a:	2300      	movs	r3, #0
 800615c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800615e:	2300      	movs	r3, #0
 8006160:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006166:	2302      	movs	r3, #2
 8006168:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800616a:	1d3b      	adds	r3, r7, #4
 800616c:	4619      	mov	r1, r3
 800616e:	480d      	ldr	r0, [pc, #52]	; (80061a4 <MX_TIM3_Init+0x16c>)
 8006170:	f000 ffa7 	bl	80070c2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8006174:	2303      	movs	r3, #3
 8006176:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006178:	2302      	movs	r3, #2
 800617a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800617c:	2300      	movs	r3, #0
 800617e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006180:	2300      	movs	r3, #0
 8006182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006184:	2300      	movs	r3, #0
 8006186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006188:	2302      	movs	r3, #2
 800618a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800618c:	1d3b      	adds	r3, r7, #4
 800618e:	4619      	mov	r1, r3
 8006190:	4805      	ldr	r0, [pc, #20]	; (80061a8 <MX_TIM3_Init+0x170>)
 8006192:	f000 ff96 	bl	80070c2 <LL_GPIO_Init>

}
 8006196:	bf00      	nop
 8006198:	3750      	adds	r7, #80	; 0x50
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	40000400 	.word	0x40000400
 80061a4:	40020000 	.word	0x40020000
 80061a8:	40020400 	.word	0x40020400

080061ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b094      	sub	sp, #80	; 0x50
 80061b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80061b2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80061b6:	2200      	movs	r2, #0
 80061b8:	601a      	str	r2, [r3, #0]
 80061ba:	605a      	str	r2, [r3, #4]
 80061bc:	609a      	str	r2, [r3, #8]
 80061be:	60da      	str	r2, [r3, #12]
 80061c0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80061c2:	f107 031c 	add.w	r3, r7, #28
 80061c6:	2220      	movs	r2, #32
 80061c8:	2100      	movs	r1, #0
 80061ca:	4618      	mov	r0, r3
 80061cc:	f001 fe8a 	bl	8007ee4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061d0:	1d3b      	adds	r3, r7, #4
 80061d2:	2200      	movs	r2, #0
 80061d4:	601a      	str	r2, [r3, #0]
 80061d6:	605a      	str	r2, [r3, #4]
 80061d8:	609a      	str	r2, [r3, #8]
 80061da:	60da      	str	r2, [r3, #12]
 80061dc:	611a      	str	r2, [r3, #16]
 80061de:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80061e0:	2004      	movs	r0, #4
 80061e2:	f7fe fd61 	bl	8004ca8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 16;
 80061e6:	2310      	movs	r3, #16
 80061e8:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80061ea:	2300      	movs	r3, #0
 80061ec:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 10000;
 80061ee:	f242 7310 	movw	r3, #10000	; 0x2710
 80061f2:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80061f4:	2300      	movs	r3, #0
 80061f6:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80061f8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80061fc:	4619      	mov	r1, r3
 80061fe:	483d      	ldr	r0, [pc, #244]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006200:	f001 f97e 	bl	8007500 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8006204:	483b      	ldr	r0, [pc, #236]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006206:	f7fe fdd5 	bl	8004db4 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 800620a:	2100      	movs	r1, #0
 800620c:	4839      	ldr	r0, [pc, #228]	; (80062f4 <MX_TIM4_Init+0x148>)
 800620e:	f7fe fe9d 	bl	8004f4c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8006212:	2101      	movs	r1, #1
 8006214:	4837      	ldr	r0, [pc, #220]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006216:	f7fe fe55 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800621a:	2360      	movs	r3, #96	; 0x60
 800621c:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800621e:	2300      	movs	r3, #0
 8006220:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006222:	2300      	movs	r3, #0
 8006224:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = SOLFORCE25;
 8006226:	f241 03cc 	movw	r3, #4300	; 0x10cc
 800622a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800622c:	2300      	movs	r3, #0
 800622e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006230:	f107 031c 	add.w	r3, r7, #28
 8006234:	461a      	mov	r2, r3
 8006236:	2101      	movs	r1, #1
 8006238:	482e      	ldr	r0, [pc, #184]	; (80062f4 <MX_TIM4_Init+0x148>)
 800623a:	f001 f9db 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH1);
 800623e:	2101      	movs	r1, #1
 8006240:	482c      	ldr	r0, [pc, #176]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006242:	f7fe fdf9 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH2);
 8006246:	2110      	movs	r1, #16
 8006248:	482a      	ldr	r0, [pc, #168]	; (80062f4 <MX_TIM4_Init+0x148>)
 800624a:	f7fe fe3b 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800624e:	f107 031c 	add.w	r3, r7, #28
 8006252:	461a      	mov	r2, r3
 8006254:	2110      	movs	r1, #16
 8006256:	4827      	ldr	r0, [pc, #156]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006258:	f001 f9cc 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH2);
 800625c:	2110      	movs	r1, #16
 800625e:	4825      	ldr	r0, [pc, #148]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006260:	f7fe fdea 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH3);
 8006264:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006268:	4822      	ldr	r0, [pc, #136]	; (80062f4 <MX_TIM4_Init+0x148>)
 800626a:	f7fe fe2b 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.CompareValue = SOLFORCE50;
 800626e:	f641 534c 	movw	r3, #7500	; 0x1d4c
 8006272:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8006274:	f107 031c 	add.w	r3, r7, #28
 8006278:	461a      	mov	r2, r3
 800627a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800627e:	481d      	ldr	r0, [pc, #116]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006280:	f001 f9b8 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH3);
 8006284:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006288:	481a      	ldr	r0, [pc, #104]	; (80062f4 <MX_TIM4_Init+0x148>)
 800628a:	f7fe fdd5 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH4);
 800628e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006292:	4818      	ldr	r0, [pc, #96]	; (80062f4 <MX_TIM4_Init+0x148>)
 8006294:	f7fe fe16 	bl	8004ec4 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8006298:	f107 031c 	add.w	r3, r7, #28
 800629c:	461a      	mov	r2, r3
 800629e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80062a2:	4814      	ldr	r0, [pc, #80]	; (80062f4 <MX_TIM4_Init+0x148>)
 80062a4:	f001 f9a6 	bl	80075f4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM4, LL_TIM_CHANNEL_CH4);
 80062a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80062ac:	4811      	ldr	r0, [pc, #68]	; (80062f4 <MX_TIM4_Init+0x148>)
 80062ae:	f7fe fdc3 	bl	8004e38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80062b2:	2100      	movs	r1, #0
 80062b4:	480f      	ldr	r0, [pc, #60]	; (80062f4 <MX_TIM4_Init+0x148>)
 80062b6:	f7fe fe5e 	bl	8004f76 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80062ba:	480e      	ldr	r0, [pc, #56]	; (80062f4 <MX_TIM4_Init+0x148>)
 80062bc:	f7fe fe6e 	bl	8004f9c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80062c0:	2002      	movs	r0, #2
 80062c2:	f7fe fcd9 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  PB8   ------> TIM4_CH3
  PB9   ------> TIM4_CH4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 80062c6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80062ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80062cc:	2302      	movs	r3, #2
 80062ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80062d0:	2300      	movs	r3, #0
 80062d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80062d4:	2300      	movs	r3, #0
 80062d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80062dc:	2302      	movs	r3, #2
 80062de:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062e0:	1d3b      	adds	r3, r7, #4
 80062e2:	4619      	mov	r1, r3
 80062e4:	4804      	ldr	r0, [pc, #16]	; (80062f8 <MX_TIM4_Init+0x14c>)
 80062e6:	f000 feec 	bl	80070c2 <LL_GPIO_Init>

}
 80062ea:	bf00      	nop
 80062ec:	3750      	adds	r7, #80	; 0x50
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	40000800 	.word	0x40000800
 80062f8:	40020400 	.word	0x40020400

080062fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b08e      	sub	sp, #56	; 0x38
 8006300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006302:	f107 031c 	add.w	r3, r7, #28
 8006306:	2200      	movs	r2, #0
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	605a      	str	r2, [r3, #4]
 800630c:	609a      	str	r2, [r3, #8]
 800630e:	60da      	str	r2, [r3, #12]
 8006310:	611a      	str	r2, [r3, #16]
 8006312:	615a      	str	r2, [r3, #20]
 8006314:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006316:	1d3b      	adds	r3, r7, #4
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]
 800631c:	605a      	str	r2, [r3, #4]
 800631e:	609a      	str	r2, [r3, #8]
 8006320:	60da      	str	r2, [r3, #12]
 8006322:	611a      	str	r2, [r3, #16]
 8006324:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8006326:	2010      	movs	r0, #16
 8006328:	f7fe fcd6 	bl	8004cd8 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800632c:	2001      	movs	r0, #1
 800632e:	f7fe fca3 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8006332:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006336:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006338:	2302      	movs	r3, #2
 800633a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800633c:	2303      	movs	r3, #3
 800633e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006340:	2300      	movs	r3, #0
 8006342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006344:	2300      	movs	r3, #0
 8006346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8006348:	2307      	movs	r3, #7
 800634a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800634c:	1d3b      	adds	r3, r7, #4
 800634e:	4619      	mov	r1, r3
 8006350:	481b      	ldr	r0, [pc, #108]	; (80063c0 <MX_USART1_UART_Init+0xc4>)
 8006352:	f000 feb6 	bl	80070c2 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006356:	f7fe f8b9 	bl	80044cc <__NVIC_GetPriorityGrouping>
 800635a:	4603      	mov	r3, r0
 800635c:	2200      	movs	r2, #0
 800635e:	2100      	movs	r1, #0
 8006360:	4618      	mov	r0, r3
 8006362:	f7fe f92d 	bl	80045c0 <NVIC_EncodePriority>
 8006366:	4603      	mov	r3, r0
 8006368:	4619      	mov	r1, r3
 800636a:	2025      	movs	r0, #37	; 0x25
 800636c:	f7fe f8fe 	bl	800456c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8006370:	2025      	movs	r0, #37	; 0x25
 8006372:	f7fe f8b9 	bl	80044e8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8006376:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800637a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800637c:	2300      	movs	r3, #0
 800637e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006380:	2300      	movs	r3, #0
 8006382:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006384:	2300      	movs	r3, #0
 8006386:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006388:	230c      	movs	r3, #12
 800638a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800638c:	2300      	movs	r3, #0
 800638e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006390:	2300      	movs	r3, #0
 8006392:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8006394:	f107 031c 	add.w	r3, r7, #28
 8006398:	4619      	mov	r1, r3
 800639a:	480a      	ldr	r0, [pc, #40]	; (80063c4 <MX_USART1_UART_Init+0xc8>)
 800639c:	f001 fd0a 	bl	8007db4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 80063a0:	4808      	ldr	r0, [pc, #32]	; (80063c4 <MX_USART1_UART_Init+0xc8>)
 80063a2:	f7fe fe2b 	bl	8004ffc <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 80063a6:	4807      	ldr	r0, [pc, #28]	; (80063c4 <MX_USART1_UART_Init+0xc8>)
 80063a8:	f7fe fe18 	bl	8004fdc <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */
  LL_USART_EnableIT_RXNE (USART1);
 80063ac:	4805      	ldr	r0, [pc, #20]	; (80063c4 <MX_USART1_UART_Init+0xc8>)
 80063ae:	f7fe fe4e 	bl	800504e <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_TC (USART1);
 80063b2:	4804      	ldr	r0, [pc, #16]	; (80063c4 <MX_USART1_UART_Init+0xc8>)
 80063b4:	f7fe fe6e 	bl	8005094 <LL_USART_EnableIT_TC>


  /* USER CODE END USART1_Init 2 */

}
 80063b8:	bf00      	nop
 80063ba:	3738      	adds	r7, #56	; 0x38
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	40020000 	.word	0x40020000
 80063c4:	40011000 	.word	0x40011000

080063c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80063cc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80063d0:	f7fe fc52 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80063d4:	f7fe f87a 	bl	80044cc <__NVIC_GetPriorityGrouping>
 80063d8:	4603      	mov	r3, r0
 80063da:	2200      	movs	r2, #0
 80063dc:	2100      	movs	r1, #0
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fe f8ee 	bl	80045c0 <NVIC_EncodePriority>
 80063e4:	4603      	mov	r3, r0
 80063e6:	4619      	mov	r1, r3
 80063e8:	2011      	movs	r0, #17
 80063ea:	f7fe f8bf 	bl	800456c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80063ee:	2011      	movs	r0, #17
 80063f0:	f7fe f87a 	bl	80044e8 <__NVIC_EnableIRQ>

}
 80063f4:	bf00      	nop
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063fe:	463b      	mov	r3, r7
 8006400:	2200      	movs	r2, #0
 8006402:	601a      	str	r2, [r3, #0]
 8006404:	605a      	str	r2, [r3, #4]
 8006406:	609a      	str	r2, [r3, #8]
 8006408:	60da      	str	r2, [r3, #12]
 800640a:	611a      	str	r2, [r3, #16]
 800640c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800640e:	2004      	movs	r0, #4
 8006410:	f7fe fc32 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8006414:	2080      	movs	r0, #128	; 0x80
 8006416:	f7fe fc2f 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800641a:	2001      	movs	r0, #1
 800641c:	f7fe fc2c 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006420:	2002      	movs	r0, #2
 8006422:	f7fe fc29 	bl	8004c78 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(BlueLED_GPIO_Port, BlueLED_Pin);
 8006426:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800642a:	482d      	ldr	r0, [pc, #180]	; (80064e0 <MX_GPIO_Init+0xe8>)
 800642c:	f7fe fe87 	bl	800513e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RS485_nWrite_GPIO_Port, RS485_nWrite_Pin);
 8006430:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006434:	482b      	ldr	r0, [pc, #172]	; (80064e4 <MX_GPIO_Init+0xec>)
 8006436:	f7fe fe82 	bl	800513e <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = BlueLED_Pin;
 800643a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800643e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006440:	2301      	movs	r3, #1
 8006442:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006444:	2300      	movs	r3, #0
 8006446:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006448:	2300      	movs	r3, #0
 800644a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800644c:	2300      	movs	r3, #0
 800644e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BlueLED_GPIO_Port, &GPIO_InitStruct);
 8006450:	463b      	mov	r3, r7
 8006452:	4619      	mov	r1, r3
 8006454:	4822      	ldr	r0, [pc, #136]	; (80064e0 <MX_GPIO_Init+0xe8>)
 8006456:	f000 fe34 	bl	80070c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800645a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800645e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006460:	2300      	movs	r3, #0
 8006462:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006464:	2301      	movs	r3, #1
 8006466:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006468:	463b      	mov	r3, r7
 800646a:	4619      	mov	r1, r3
 800646c:	481c      	ldr	r0, [pc, #112]	; (80064e0 <MX_GPIO_Init+0xe8>)
 800646e:	f000 fe28 	bl	80070c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KeySwitch_Pin;
 8006472:	2301      	movs	r3, #1
 8006474:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006476:	2300      	movs	r3, #0
 8006478:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800647a:	2300      	movs	r3, #0
 800647c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(KeySwitch_GPIO_Port, &GPIO_InitStruct);
 800647e:	463b      	mov	r3, r7
 8006480:	4619      	mov	r1, r3
 8006482:	4818      	ldr	r0, [pc, #96]	; (80064e4 <MX_GPIO_Init+0xec>)
 8006484:	f000 fe1d 	bl	80070c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4
 8006488:	f248 133e 	movw	r3, #33086	; 0x813e
 800648c:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_5|LL_GPIO_PIN_8|LL_GPIO_PIN_15;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800648e:	2300      	movs	r3, #0
 8006490:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006492:	2301      	movs	r3, #1
 8006494:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006496:	463b      	mov	r3, r7
 8006498:	4619      	mov	r1, r3
 800649a:	4812      	ldr	r0, [pc, #72]	; (80064e4 <MX_GPIO_Init+0xec>)
 800649c:	f000 fe11 	bl	80070c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14
 80064a0:	f24f 4330 	movw	r3, #62512	; 0xf430
 80064a4:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_15|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80064a6:	2300      	movs	r3, #0
 80064a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80064aa:	2301      	movs	r3, #1
 80064ac:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80064ae:	463b      	mov	r3, r7
 80064b0:	4619      	mov	r1, r3
 80064b2:	480d      	ldr	r0, [pc, #52]	; (80064e8 <MX_GPIO_Init+0xf0>)
 80064b4:	f000 fe05 	bl	80070c2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RS485_nWrite_Pin;
 80064b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064bc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80064be:	2301      	movs	r3, #1
 80064c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80064ca:	2300      	movs	r3, #0
 80064cc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RS485_nWrite_GPIO_Port, &GPIO_InitStruct);
 80064ce:	463b      	mov	r3, r7
 80064d0:	4619      	mov	r1, r3
 80064d2:	4804      	ldr	r0, [pc, #16]	; (80064e4 <MX_GPIO_Init+0xec>)
 80064d4:	f000 fdf5 	bl	80070c2 <LL_GPIO_Init>

}
 80064d8:	bf00      	nop
 80064da:	3718      	adds	r7, #24
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	40020800 	.word	0x40020800
 80064e4:	40020000 	.word	0x40020000
 80064e8:	40020400 	.word	0x40020400

080064ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80064f0:	b672      	cpsid	i
}
 80064f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80064f4:	e7fe      	b.n	80064f4 <Error_Handler+0x8>
	...

080064f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064fe:	2300      	movs	r3, #0
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	4b10      	ldr	r3, [pc, #64]	; (8006544 <HAL_MspInit+0x4c>)
 8006504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006506:	4a0f      	ldr	r2, [pc, #60]	; (8006544 <HAL_MspInit+0x4c>)
 8006508:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800650c:	6453      	str	r3, [r2, #68]	; 0x44
 800650e:	4b0d      	ldr	r3, [pc, #52]	; (8006544 <HAL_MspInit+0x4c>)
 8006510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006512:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006516:	607b      	str	r3, [r7, #4]
 8006518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800651a:	2300      	movs	r3, #0
 800651c:	603b      	str	r3, [r7, #0]
 800651e:	4b09      	ldr	r3, [pc, #36]	; (8006544 <HAL_MspInit+0x4c>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	4a08      	ldr	r2, [pc, #32]	; (8006544 <HAL_MspInit+0x4c>)
 8006524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006528:	6413      	str	r3, [r2, #64]	; 0x40
 800652a:	4b06      	ldr	r3, [pc, #24]	; (8006544 <HAL_MspInit+0x4c>)
 800652c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	40023800 	.word	0x40023800

08006548 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a0b      	ldr	r2, [pc, #44]	; (8006584 <HAL_CRC_MspInit+0x3c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d10d      	bne.n	8006576 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800655a:	2300      	movs	r3, #0
 800655c:	60fb      	str	r3, [r7, #12]
 800655e:	4b0a      	ldr	r3, [pc, #40]	; (8006588 <HAL_CRC_MspInit+0x40>)
 8006560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006562:	4a09      	ldr	r2, [pc, #36]	; (8006588 <HAL_CRC_MspInit+0x40>)
 8006564:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006568:	6313      	str	r3, [r2, #48]	; 0x30
 800656a:	4b07      	ldr	r3, [pc, #28]	; (8006588 <HAL_CRC_MspInit+0x40>)
 800656c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006572:	60fb      	str	r3, [r7, #12]
 8006574:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8006576:	bf00      	nop
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	40023000 	.word	0x40023000
 8006588:	40023800 	.word	0x40023800

0800658c <LL_DMA_IsActiveFlag_HT6>:
{
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF6)==(DMA_HISR_HTIF6));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800659c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065a0:	bf0c      	ite	eq
 80065a2:	2301      	moveq	r3, #1
 80065a4:	2300      	movne	r3, #0
 80065a6:	b2db      	uxtb	r3, r3
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <LL_DMA_IsActiveFlag_TC6>:
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065c8:	bf0c      	ite	eq
 80065ca:	2301      	moveq	r3, #1
 80065cc:	2300      	movne	r3, #0
 80065ce:	b2db      	uxtb	r3, r3
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <LL_DMA_ClearFlag_HT6>:
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80065ea:	60da      	str	r2, [r3, #12]
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <LL_DMA_ClearFlag_TC6>:
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006606:	60da      	str	r2, [r3, #12]
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <LL_USART_IsActiveFlag_RXNE>:
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0320 	and.w	r3, r3, #32
 8006624:	2b20      	cmp	r3, #32
 8006626:	bf0c      	ite	eq
 8006628:	2301      	moveq	r3, #1
 800662a:	2300      	movne	r3, #0
 800662c:	b2db      	uxtb	r3, r3
}
 800662e:	4618      	mov	r0, r3
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <LL_USART_IsActiveFlag_TC>:
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800664a:	2b40      	cmp	r3, #64	; 0x40
 800664c:	bf0c      	ite	eq
 800664e:	2301      	moveq	r3, #1
 8006650:	2300      	movne	r3, #0
 8006652:	b2db      	uxtb	r3, r3
}
 8006654:	4618      	mov	r0, r3
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <LL_USART_ClearFlag_TC>:
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800666e:	601a      	str	r2, [r3, #0]
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <LL_USART_ReceiveData8>:
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	b2db      	uxtb	r3, r3
}
 800668a:	4618      	mov	r0, r3
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <LL_GPIO_ResetOutputPin>:
{
 8006696:	b480      	push	{r7}
 8006698:	b083      	sub	sp, #12
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
 800669e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	041a      	lsls	r2, r3, #16
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	619a      	str	r2, [r3, #24]
}
 80066a8:	bf00      	nop
 80066aa:	370c      	adds	r7, #12
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80066b4:	b480      	push	{r7}
 80066b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80066b8:	e7fe      	b.n	80066b8 <NMI_Handler+0x4>

080066ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80066ba:	b480      	push	{r7}
 80066bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80066be:	e7fe      	b.n	80066be <HardFault_Handler+0x4>

080066c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80066c0:	b480      	push	{r7}
 80066c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80066c4:	e7fe      	b.n	80066c4 <MemManage_Handler+0x4>

080066c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80066c6:	b480      	push	{r7}
 80066c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80066ca:	e7fe      	b.n	80066ca <BusFault_Handler+0x4>

080066cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80066d0:	e7fe      	b.n	80066d0 <UsageFault_Handler+0x4>

080066d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80066d2:	b480      	push	{r7}
 80066d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80066d6:	bf00      	nop
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80066e0:	b480      	push	{r7}
 80066e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80066e4:	bf00      	nop
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80066ee:	b480      	push	{r7}
 80066f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80066f2:	bf00      	nop
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006700:	f000 f8de 	bl	80068c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006704:	bf00      	nop
 8006706:	bd80      	pop	{r7, pc}

08006708 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
    if (LL_DMA_IsActiveFlag_HT6(DMA1)) {        /* Check for HT event */
 800670c:	480d      	ldr	r0, [pc, #52]	; (8006744 <DMA1_Stream6_IRQHandler+0x3c>)
 800670e:	f7ff ff3d 	bl	800658c <LL_DMA_IsActiveFlag_HT6>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d006      	beq.n	8006726 <DMA1_Stream6_IRQHandler+0x1e>
        LL_DMA_ClearFlag_HT6(DMA1);
 8006718:	480a      	ldr	r0, [pc, #40]	; (8006744 <DMA1_Stream6_IRQHandler+0x3c>)
 800671a:	f7ff ff5f 	bl	80065dc <LL_DMA_ClearFlag_HT6>
        led_update_sequence(0);                 /* Call update sequence as HT event */
 800671e:	2000      	movs	r0, #0
 8006720:	f7fe fdbe 	bl	80052a0 <led_update_sequence>
  /* USER CODE END DMA1_Stream6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8006724:	e00b      	b.n	800673e <DMA1_Stream6_IRQHandler+0x36>
    } else if (LL_DMA_IsActiveFlag_TC6(DMA1)) { /* Check for TC event */
 8006726:	4807      	ldr	r0, [pc, #28]	; (8006744 <DMA1_Stream6_IRQHandler+0x3c>)
 8006728:	f7ff ff44 	bl	80065b4 <LL_DMA_IsActiveFlag_TC6>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d005      	beq.n	800673e <DMA1_Stream6_IRQHandler+0x36>
        LL_DMA_ClearFlag_TC6(DMA1);
 8006732:	4804      	ldr	r0, [pc, #16]	; (8006744 <DMA1_Stream6_IRQHandler+0x3c>)
 8006734:	f7ff ff60 	bl	80065f8 <LL_DMA_ClearFlag_TC6>
        led_update_sequence(1);                 /* Call update sequence as TC event */
 8006738:	2001      	movs	r0, #1
 800673a:	f7fe fdb1 	bl	80052a0 <led_update_sequence>
}
 800673e:	bf00      	nop
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	40026000 	.word	0x40026000

08006748 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	if (LL_USART_IsActiveFlag_TC (USART1)) {
 800674c:	480f      	ldr	r0, [pc, #60]	; (800678c <USART1_IRQHandler+0x44>)
 800674e:	f7ff ff74 	bl	800663a <LL_USART_IsActiveFlag_TC>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d007      	beq.n	8006768 <USART1_IRQHandler+0x20>
		LL_GPIO_ResetOutputPin (GPIOA, RS485_nWrite_Pin);
 8006758:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800675c:	480c      	ldr	r0, [pc, #48]	; (8006790 <USART1_IRQHandler+0x48>)
 800675e:	f7ff ff9a 	bl	8006696 <LL_GPIO_ResetOutputPin>
		LL_USART_ClearFlag_TC (USART1);
 8006762:	480a      	ldr	r0, [pc, #40]	; (800678c <USART1_IRQHandler+0x44>)
 8006764:	f7ff ff7c 	bl	8006660 <LL_USART_ClearFlag_TC>
	}
	if ( LL_USART_IsActiveFlag_RXNE(USART1) ) {
 8006768:	4808      	ldr	r0, [pc, #32]	; (800678c <USART1_IRQHandler+0x44>)
 800676a:	f7ff ff53 	bl	8006614 <LL_USART_IsActiveFlag_RXNE>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d009      	beq.n	8006788 <USART1_IRQHandler+0x40>
		currentRx = LL_USART_ReceiveData8 (USART1);
 8006774:	4805      	ldr	r0, [pc, #20]	; (800678c <USART1_IRQHandler+0x44>)
 8006776:	f7ff ff81 	bl	800667c <LL_USART_ReceiveData8>
 800677a:	4603      	mov	r3, r0
 800677c:	461a      	mov	r2, r3
 800677e:	4b05      	ldr	r3, [pc, #20]	; (8006794 <USART1_IRQHandler+0x4c>)
 8006780:	701a      	strb	r2, [r3, #0]
		dataArrived = 1;
 8006782:	4b05      	ldr	r3, [pc, #20]	; (8006798 <USART1_IRQHandler+0x50>)
 8006784:	2201      	movs	r2, #1
 8006786:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006788:	bf00      	nop
 800678a:	bd80      	pop	{r7, pc}
 800678c:	40011000 	.word	0x40011000
 8006790:	40020000 	.word	0x40020000
 8006794:	20000029 	.word	0x20000029
 8006798:	20000028 	.word	0x20000028

0800679c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800679c:	b480      	push	{r7}
 800679e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80067a0:	4b07      	ldr	r3, [pc, #28]	; (80067c0 <SystemInit+0x24>)
 80067a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067a6:	4a06      	ldr	r2, [pc, #24]	; (80067c0 <SystemInit+0x24>)
 80067a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 80067b0:	4b03      	ldr	r3, [pc, #12]	; (80067c0 <SystemInit+0x24>)
 80067b2:	4a04      	ldr	r2, [pc, #16]	; (80067c4 <SystemInit+0x28>)
 80067b4:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80067b6:	bf00      	nop
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr
 80067c0:	e000ed00 	.word	0xe000ed00
 80067c4:	08004000 	.word	0x08004000

080067c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80067c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006800 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80067cc:	480d      	ldr	r0, [pc, #52]	; (8006804 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80067ce:	490e      	ldr	r1, [pc, #56]	; (8006808 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80067d0:	4a0e      	ldr	r2, [pc, #56]	; (800680c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80067d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80067d4:	e002      	b.n	80067dc <LoopCopyDataInit>

080067d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80067d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80067d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80067da:	3304      	adds	r3, #4

080067dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80067dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80067de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80067e0:	d3f9      	bcc.n	80067d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80067e2:	4a0b      	ldr	r2, [pc, #44]	; (8006810 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80067e4:	4c0b      	ldr	r4, [pc, #44]	; (8006814 <LoopFillZerobss+0x26>)
  movs r3, #0
 80067e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80067e8:	e001      	b.n	80067ee <LoopFillZerobss>

080067ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80067ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80067ec:	3204      	adds	r2, #4

080067ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80067ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80067f0:	d3fb      	bcc.n	80067ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80067f2:	f7ff ffd3 	bl	800679c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80067f6:	f001 fb51 	bl	8007e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80067fa:	f7fe fe4f 	bl	800549c <main>
  bx  lr    
 80067fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006800:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8006804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006808:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800680c:	08007f4c 	.word	0x08007f4c
  ldr r2, =_sbss
 8006810:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8006814:	20000178 	.word	0x20000178

08006818 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006818:	e7fe      	b.n	8006818 <ADC_IRQHandler>
	...

0800681c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006820:	4b0e      	ldr	r3, [pc, #56]	; (800685c <HAL_Init+0x40>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a0d      	ldr	r2, [pc, #52]	; (800685c <HAL_Init+0x40>)
 8006826:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800682a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800682c:	4b0b      	ldr	r3, [pc, #44]	; (800685c <HAL_Init+0x40>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a0a      	ldr	r2, [pc, #40]	; (800685c <HAL_Init+0x40>)
 8006832:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006836:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006838:	4b08      	ldr	r3, [pc, #32]	; (800685c <HAL_Init+0x40>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a07      	ldr	r2, [pc, #28]	; (800685c <HAL_Init+0x40>)
 800683e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006844:	2003      	movs	r0, #3
 8006846:	f000 f931 	bl	8006aac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800684a:	200f      	movs	r0, #15
 800684c:	f000 f808 	bl	8006860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006850:	f7ff fe52 	bl	80064f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	40023c00 	.word	0x40023c00

08006860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006868:	4b12      	ldr	r3, [pc, #72]	; (80068b4 <HAL_InitTick+0x54>)
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	4b12      	ldr	r3, [pc, #72]	; (80068b8 <HAL_InitTick+0x58>)
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	4619      	mov	r1, r3
 8006872:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006876:	fbb3 f3f1 	udiv	r3, r3, r1
 800687a:	fbb2 f3f3 	udiv	r3, r2, r3
 800687e:	4618      	mov	r0, r3
 8006880:	f000 f93b 	bl	8006afa <HAL_SYSTICK_Config>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e00e      	b.n	80068ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b0f      	cmp	r3, #15
 8006892:	d80a      	bhi.n	80068aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006894:	2200      	movs	r2, #0
 8006896:	6879      	ldr	r1, [r7, #4]
 8006898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800689c:	f000 f911 	bl	8006ac2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80068a0:	4a06      	ldr	r2, [pc, #24]	; (80068bc <HAL_InitTick+0x5c>)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
 80068a8:	e000      	b.n	80068ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3708      	adds	r7, #8
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	20000000 	.word	0x20000000
 80068b8:	20000008 	.word	0x20000008
 80068bc:	20000004 	.word	0x20000004

080068c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80068c0:	b480      	push	{r7}
 80068c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80068c4:	4b06      	ldr	r3, [pc, #24]	; (80068e0 <HAL_IncTick+0x20>)
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	461a      	mov	r2, r3
 80068ca:	4b06      	ldr	r3, [pc, #24]	; (80068e4 <HAL_IncTick+0x24>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4413      	add	r3, r2
 80068d0:	4a04      	ldr	r2, [pc, #16]	; (80068e4 <HAL_IncTick+0x24>)
 80068d2:	6013      	str	r3, [r2, #0]
}
 80068d4:	bf00      	nop
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	20000008 	.word	0x20000008
 80068e4:	20000154 	.word	0x20000154

080068e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80068e8:	b480      	push	{r7}
 80068ea:	af00      	add	r7, sp, #0
  return uwTick;
 80068ec:	4b03      	ldr	r3, [pc, #12]	; (80068fc <HAL_GetTick+0x14>)
 80068ee:	681b      	ldr	r3, [r3, #0]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	20000154 	.word	0x20000154

08006900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006908:	f7ff ffee 	bl	80068e8 <HAL_GetTick>
 800690c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006918:	d005      	beq.n	8006926 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800691a:	4b0a      	ldr	r3, [pc, #40]	; (8006944 <HAL_Delay+0x44>)
 800691c:	781b      	ldrb	r3, [r3, #0]
 800691e:	461a      	mov	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	4413      	add	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006926:	bf00      	nop
 8006928:	f7ff ffde 	bl	80068e8 <HAL_GetTick>
 800692c:	4602      	mov	r2, r0
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	1ad3      	subs	r3, r2, r3
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	429a      	cmp	r2, r3
 8006936:	d8f7      	bhi.n	8006928 <HAL_Delay+0x28>
  {
  }
}
 8006938:	bf00      	nop
 800693a:	bf00      	nop
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	20000008 	.word	0x20000008

08006948 <__NVIC_SetPriorityGrouping>:
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f003 0307 	and.w	r3, r3, #7
 8006956:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006958:	4b0c      	ldr	r3, [pc, #48]	; (800698c <__NVIC_SetPriorityGrouping+0x44>)
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006964:	4013      	ands	r3, r2
 8006966:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006970:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800697a:	4a04      	ldr	r2, [pc, #16]	; (800698c <__NVIC_SetPriorityGrouping+0x44>)
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	60d3      	str	r3, [r2, #12]
}
 8006980:	bf00      	nop
 8006982:	3714      	adds	r7, #20
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	e000ed00 	.word	0xe000ed00

08006990 <__NVIC_GetPriorityGrouping>:
{
 8006990:	b480      	push	{r7}
 8006992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006994:	4b04      	ldr	r3, [pc, #16]	; (80069a8 <__NVIC_GetPriorityGrouping+0x18>)
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	0a1b      	lsrs	r3, r3, #8
 800699a:	f003 0307 	and.w	r3, r3, #7
}
 800699e:	4618      	mov	r0, r3
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	e000ed00 	.word	0xe000ed00

080069ac <__NVIC_SetPriority>:
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	6039      	str	r1, [r7, #0]
 80069b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	db0a      	blt.n	80069d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	b2da      	uxtb	r2, r3
 80069c4:	490c      	ldr	r1, [pc, #48]	; (80069f8 <__NVIC_SetPriority+0x4c>)
 80069c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069ca:	0112      	lsls	r2, r2, #4
 80069cc:	b2d2      	uxtb	r2, r2
 80069ce:	440b      	add	r3, r1
 80069d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80069d4:	e00a      	b.n	80069ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	b2da      	uxtb	r2, r3
 80069da:	4908      	ldr	r1, [pc, #32]	; (80069fc <__NVIC_SetPriority+0x50>)
 80069dc:	79fb      	ldrb	r3, [r7, #7]
 80069de:	f003 030f 	and.w	r3, r3, #15
 80069e2:	3b04      	subs	r3, #4
 80069e4:	0112      	lsls	r2, r2, #4
 80069e6:	b2d2      	uxtb	r2, r2
 80069e8:	440b      	add	r3, r1
 80069ea:	761a      	strb	r2, [r3, #24]
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr
 80069f8:	e000e100 	.word	0xe000e100
 80069fc:	e000ed00 	.word	0xe000ed00

08006a00 <NVIC_EncodePriority>:
{
 8006a00:	b480      	push	{r7}
 8006a02:	b089      	sub	sp, #36	; 0x24
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f003 0307 	and.w	r3, r3, #7
 8006a12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	f1c3 0307 	rsb	r3, r3, #7
 8006a1a:	2b04      	cmp	r3, #4
 8006a1c:	bf28      	it	cs
 8006a1e:	2304      	movcs	r3, #4
 8006a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	3304      	adds	r3, #4
 8006a26:	2b06      	cmp	r3, #6
 8006a28:	d902      	bls.n	8006a30 <NVIC_EncodePriority+0x30>
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	3b03      	subs	r3, #3
 8006a2e:	e000      	b.n	8006a32 <NVIC_EncodePriority+0x32>
 8006a30:	2300      	movs	r3, #0
 8006a32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3e:	43da      	mvns	r2, r3
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	401a      	ands	r2, r3
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a52:	43d9      	mvns	r1, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a58:	4313      	orrs	r3, r2
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3724      	adds	r7, #36	; 0x24
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
	...

08006a68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	3b01      	subs	r3, #1
 8006a74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a78:	d301      	bcc.n	8006a7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e00f      	b.n	8006a9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a7e:	4a0a      	ldr	r2, [pc, #40]	; (8006aa8 <SysTick_Config+0x40>)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	3b01      	subs	r3, #1
 8006a84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a86:	210f      	movs	r1, #15
 8006a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a8c:	f7ff ff8e 	bl	80069ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a90:	4b05      	ldr	r3, [pc, #20]	; (8006aa8 <SysTick_Config+0x40>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a96:	4b04      	ldr	r3, [pc, #16]	; (8006aa8 <SysTick_Config+0x40>)
 8006a98:	2207      	movs	r2, #7
 8006a9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	e000e010 	.word	0xe000e010

08006aac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b082      	sub	sp, #8
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f7ff ff47 	bl	8006948 <__NVIC_SetPriorityGrouping>
}
 8006aba:	bf00      	nop
 8006abc:	3708      	adds	r7, #8
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}

08006ac2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006ac2:	b580      	push	{r7, lr}
 8006ac4:	b086      	sub	sp, #24
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	4603      	mov	r3, r0
 8006aca:	60b9      	str	r1, [r7, #8]
 8006acc:	607a      	str	r2, [r7, #4]
 8006ace:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ad4:	f7ff ff5c 	bl	8006990 <__NVIC_GetPriorityGrouping>
 8006ad8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	68b9      	ldr	r1, [r7, #8]
 8006ade:	6978      	ldr	r0, [r7, #20]
 8006ae0:	f7ff ff8e 	bl	8006a00 <NVIC_EncodePriority>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006aea:	4611      	mov	r1, r2
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff ff5d 	bl	80069ac <__NVIC_SetPriority>
}
 8006af2:	bf00      	nop
 8006af4:	3718      	adds	r7, #24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b082      	sub	sp, #8
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7ff ffb0 	bl	8006a68 <SysTick_Config>
 8006b08:	4603      	mov	r3, r0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b082      	sub	sp, #8
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d101      	bne.n	8006b24 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e00e      	b.n	8006b42 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	795b      	ldrb	r3, [r3, #5]
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d105      	bne.n	8006b3a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f7ff fd07 	bl	8006548 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3708      	adds	r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
	...

08006b4c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006b5e:	4b23      	ldr	r3, [pc, #140]	; (8006bec <HAL_FLASH_Program+0xa0>)
 8006b60:	7e1b      	ldrb	r3, [r3, #24]
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d101      	bne.n	8006b6a <HAL_FLASH_Program+0x1e>
 8006b66:	2302      	movs	r3, #2
 8006b68:	e03b      	b.n	8006be2 <HAL_FLASH_Program+0x96>
 8006b6a:	4b20      	ldr	r3, [pc, #128]	; (8006bec <HAL_FLASH_Program+0xa0>)
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006b70:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006b74:	f000 f860 	bl	8006c38 <FLASH_WaitForLastOperation>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006b7c:	7dfb      	ldrb	r3, [r7, #23]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d12b      	bne.n	8006bda <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d105      	bne.n	8006b94 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8006b88:	783b      	ldrb	r3, [r7, #0]
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	68b8      	ldr	r0, [r7, #8]
 8006b8e:	f000 f90b 	bl	8006da8 <FLASH_Program_Byte>
 8006b92:	e016      	b.n	8006bc2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d105      	bne.n	8006ba6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8006b9a:	883b      	ldrh	r3, [r7, #0]
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	68b8      	ldr	r0, [r7, #8]
 8006ba0:	f000 f8de 	bl	8006d60 <FLASH_Program_HalfWord>
 8006ba4:	e00d      	b.n	8006bc2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d105      	bne.n	8006bb8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	4619      	mov	r1, r3
 8006bb0:	68b8      	ldr	r0, [r7, #8]
 8006bb2:	f000 f8b3 	bl	8006d1c <FLASH_Program_Word>
 8006bb6:	e004      	b.n	8006bc2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8006bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bbc:	68b8      	ldr	r0, [r7, #8]
 8006bbe:	f000 f87b 	bl	8006cb8 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006bc2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006bc6:	f000 f837 	bl	8006c38 <FLASH_WaitForLastOperation>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8006bce:	4b08      	ldr	r3, [pc, #32]	; (8006bf0 <HAL_FLASH_Program+0xa4>)
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	4a07      	ldr	r2, [pc, #28]	; (8006bf0 <HAL_FLASH_Program+0xa4>)
 8006bd4:	f023 0301 	bic.w	r3, r3, #1
 8006bd8:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006bda:	4b04      	ldr	r3, [pc, #16]	; (8006bec <HAL_FLASH_Program+0xa0>)
 8006bdc:	2200      	movs	r2, #0
 8006bde:	761a      	strb	r2, [r3, #24]
  
  return status;
 8006be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3718      	adds	r7, #24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}
 8006bea:	bf00      	nop
 8006bec:	20000158 	.word	0x20000158
 8006bf0:	40023c00 	.word	0x40023c00

08006bf4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006bfe:	4b0b      	ldr	r3, [pc, #44]	; (8006c2c <HAL_FLASH_Unlock+0x38>)
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	da0b      	bge.n	8006c1e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006c06:	4b09      	ldr	r3, [pc, #36]	; (8006c2c <HAL_FLASH_Unlock+0x38>)
 8006c08:	4a09      	ldr	r2, [pc, #36]	; (8006c30 <HAL_FLASH_Unlock+0x3c>)
 8006c0a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006c0c:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <HAL_FLASH_Unlock+0x38>)
 8006c0e:	4a09      	ldr	r2, [pc, #36]	; (8006c34 <HAL_FLASH_Unlock+0x40>)
 8006c10:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006c12:	4b06      	ldr	r3, [pc, #24]	; (8006c2c <HAL_FLASH_Unlock+0x38>)
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	da01      	bge.n	8006c1e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8006c1e:	79fb      	ldrb	r3, [r7, #7]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr
 8006c2c:	40023c00 	.word	0x40023c00
 8006c30:	45670123 	.word	0x45670123
 8006c34:	cdef89ab 	.word	0xcdef89ab

08006c38 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c40:	2300      	movs	r3, #0
 8006c42:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006c44:	4b1a      	ldr	r3, [pc, #104]	; (8006cb0 <FLASH_WaitForLastOperation+0x78>)
 8006c46:	2200      	movs	r2, #0
 8006c48:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8006c4a:	f7ff fe4d 	bl	80068e8 <HAL_GetTick>
 8006c4e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006c50:	e010      	b.n	8006c74 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c58:	d00c      	beq.n	8006c74 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d007      	beq.n	8006c70 <FLASH_WaitForLastOperation+0x38>
 8006c60:	f7ff fe42 	bl	80068e8 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d201      	bcs.n	8006c74 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e019      	b.n	8006ca8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006c74:	4b0f      	ldr	r3, [pc, #60]	; (8006cb4 <FLASH_WaitForLastOperation+0x7c>)
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1e8      	bne.n	8006c52 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006c80:	4b0c      	ldr	r3, [pc, #48]	; (8006cb4 <FLASH_WaitForLastOperation+0x7c>)
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	f003 0301 	and.w	r3, r3, #1
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d002      	beq.n	8006c92 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006c8c:	4b09      	ldr	r3, [pc, #36]	; (8006cb4 <FLASH_WaitForLastOperation+0x7c>)
 8006c8e:	2201      	movs	r2, #1
 8006c90:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006c92:	4b08      	ldr	r3, [pc, #32]	; (8006cb4 <FLASH_WaitForLastOperation+0x7c>)
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d003      	beq.n	8006ca6 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006c9e:	f000 f8a5 	bl	8006dec <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e000      	b.n	8006ca8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
  
}  
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	20000158 	.word	0x20000158
 8006cb4:	40023c00 	.word	0x40023c00

08006cb8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006cc4:	4b14      	ldr	r3, [pc, #80]	; (8006d18 <FLASH_Program_DoubleWord+0x60>)
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	4a13      	ldr	r2, [pc, #76]	; (8006d18 <FLASH_Program_DoubleWord+0x60>)
 8006cca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8006cd0:	4b11      	ldr	r3, [pc, #68]	; (8006d18 <FLASH_Program_DoubleWord+0x60>)
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	4a10      	ldr	r2, [pc, #64]	; (8006d18 <FLASH_Program_DoubleWord+0x60>)
 8006cd6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006cda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006cdc:	4b0e      	ldr	r3, [pc, #56]	; (8006d18 <FLASH_Program_DoubleWord+0x60>)
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	4a0d      	ldr	r2, [pc, #52]	; (8006d18 <FLASH_Program_DoubleWord+0x60>)
 8006ce2:	f043 0301 	orr.w	r3, r3, #1
 8006ce6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8006cee:	f3bf 8f6f 	isb	sy
}
 8006cf2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8006cf4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006cf8:	f04f 0200 	mov.w	r2, #0
 8006cfc:	f04f 0300 	mov.w	r3, #0
 8006d00:	000a      	movs	r2, r1
 8006d02:	2300      	movs	r3, #0
 8006d04:	68f9      	ldr	r1, [r7, #12]
 8006d06:	3104      	adds	r1, #4
 8006d08:	4613      	mov	r3, r2
 8006d0a:	600b      	str	r3, [r1, #0]
}
 8006d0c:	bf00      	nop
 8006d0e:	3714      	adds	r7, #20
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr
 8006d18:	40023c00 	.word	0x40023c00

08006d1c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006d26:	4b0d      	ldr	r3, [pc, #52]	; (8006d5c <FLASH_Program_Word+0x40>)
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	4a0c      	ldr	r2, [pc, #48]	; (8006d5c <FLASH_Program_Word+0x40>)
 8006d2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d30:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006d32:	4b0a      	ldr	r3, [pc, #40]	; (8006d5c <FLASH_Program_Word+0x40>)
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	4a09      	ldr	r2, [pc, #36]	; (8006d5c <FLASH_Program_Word+0x40>)
 8006d38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d3c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006d3e:	4b07      	ldr	r3, [pc, #28]	; (8006d5c <FLASH_Program_Word+0x40>)
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	4a06      	ldr	r2, [pc, #24]	; (8006d5c <FLASH_Program_Word+0x40>)
 8006d44:	f043 0301 	orr.w	r3, r3, #1
 8006d48:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	601a      	str	r2, [r3, #0]
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	40023c00 	.word	0x40023c00

08006d60 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	460b      	mov	r3, r1
 8006d6a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006d6c:	4b0d      	ldr	r3, [pc, #52]	; (8006da4 <FLASH_Program_HalfWord+0x44>)
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	4a0c      	ldr	r2, [pc, #48]	; (8006da4 <FLASH_Program_HalfWord+0x44>)
 8006d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006d78:	4b0a      	ldr	r3, [pc, #40]	; (8006da4 <FLASH_Program_HalfWord+0x44>)
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	4a09      	ldr	r2, [pc, #36]	; (8006da4 <FLASH_Program_HalfWord+0x44>)
 8006d7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006d84:	4b07      	ldr	r3, [pc, #28]	; (8006da4 <FLASH_Program_HalfWord+0x44>)
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	4a06      	ldr	r2, [pc, #24]	; (8006da4 <FLASH_Program_HalfWord+0x44>)
 8006d8a:	f043 0301 	orr.w	r3, r3, #1
 8006d8e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	887a      	ldrh	r2, [r7, #2]
 8006d94:	801a      	strh	r2, [r3, #0]
}
 8006d96:	bf00      	nop
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	40023c00 	.word	0x40023c00

08006da8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006db4:	4b0c      	ldr	r3, [pc, #48]	; (8006de8 <FLASH_Program_Byte+0x40>)
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	4a0b      	ldr	r2, [pc, #44]	; (8006de8 <FLASH_Program_Byte+0x40>)
 8006dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dbe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8006dc0:	4b09      	ldr	r3, [pc, #36]	; (8006de8 <FLASH_Program_Byte+0x40>)
 8006dc2:	4a09      	ldr	r2, [pc, #36]	; (8006de8 <FLASH_Program_Byte+0x40>)
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006dc8:	4b07      	ldr	r3, [pc, #28]	; (8006de8 <FLASH_Program_Byte+0x40>)
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	4a06      	ldr	r2, [pc, #24]	; (8006de8 <FLASH_Program_Byte+0x40>)
 8006dce:	f043 0301 	orr.w	r3, r3, #1
 8006dd2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	78fa      	ldrb	r2, [r7, #3]
 8006dd8:	701a      	strb	r2, [r3, #0]
}
 8006dda:	bf00      	nop
 8006ddc:	370c      	adds	r7, #12
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	40023c00 	.word	0x40023c00

08006dec <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8006dec:	b480      	push	{r7}
 8006dee:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8006df0:	4b2f      	ldr	r3, [pc, #188]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	f003 0310 	and.w	r3, r3, #16
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d008      	beq.n	8006e0e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006dfc:	4b2d      	ldr	r3, [pc, #180]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006dfe:	69db      	ldr	r3, [r3, #28]
 8006e00:	f043 0310 	orr.w	r3, r3, #16
 8006e04:	4a2b      	ldr	r2, [pc, #172]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e06:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8006e08:	4b29      	ldr	r3, [pc, #164]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e0a:	2210      	movs	r2, #16
 8006e0c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8006e0e:	4b28      	ldr	r3, [pc, #160]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f003 0320 	and.w	r3, r3, #32
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d008      	beq.n	8006e2c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8006e1a:	4b26      	ldr	r3, [pc, #152]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	f043 0308 	orr.w	r3, r3, #8
 8006e22:	4a24      	ldr	r2, [pc, #144]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e24:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8006e26:	4b22      	ldr	r3, [pc, #136]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e28:	2220      	movs	r2, #32
 8006e2a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006e2c:	4b20      	ldr	r3, [pc, #128]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d008      	beq.n	8006e4a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006e38:	4b1e      	ldr	r3, [pc, #120]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e3a:	69db      	ldr	r3, [r3, #28]
 8006e3c:	f043 0304 	orr.w	r3, r3, #4
 8006e40:	4a1c      	ldr	r2, [pc, #112]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e42:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006e44:	4b1a      	ldr	r3, [pc, #104]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e46:	2240      	movs	r2, #64	; 0x40
 8006e48:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006e4a:	4b19      	ldr	r3, [pc, #100]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d008      	beq.n	8006e68 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006e56:	4b17      	ldr	r3, [pc, #92]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	f043 0302 	orr.w	r3, r3, #2
 8006e5e:	4a15      	ldr	r2, [pc, #84]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e60:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006e62:	4b13      	ldr	r3, [pc, #76]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e64:	2280      	movs	r2, #128	; 0x80
 8006e66:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8006e68:	4b11      	ldr	r3, [pc, #68]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d009      	beq.n	8006e88 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006e74:	4b0f      	ldr	r3, [pc, #60]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e76:	69db      	ldr	r3, [r3, #28]
 8006e78:	f043 0301 	orr.w	r3, r3, #1
 8006e7c:	4a0d      	ldr	r2, [pc, #52]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e7e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8006e80:	4b0b      	ldr	r3, [pc, #44]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e86:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006e88:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d008      	beq.n	8006ea6 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006e94:	4b07      	ldr	r3, [pc, #28]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e96:	69db      	ldr	r3, [r3, #28]
 8006e98:	f043 0320 	orr.w	r3, r3, #32
 8006e9c:	4a05      	ldr	r2, [pc, #20]	; (8006eb4 <FLASH_SetErrorCode+0xc8>)
 8006e9e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006ea0:	4b03      	ldr	r3, [pc, #12]	; (8006eb0 <FLASH_SetErrorCode+0xc4>)
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	60da      	str	r2, [r3, #12]
  }
}
 8006ea6:	bf00      	nop
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	40023c00 	.word	0x40023c00
 8006eb4:	20000158 	.word	0x20000158

08006eb8 <LL_GPIO_SetPinMode>:
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b089      	sub	sp, #36	; 0x24
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	fa93 f3a3 	rbit	r3, r3
 8006ed2:	613b      	str	r3, [r7, #16]
  return result;
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	fab3 f383 	clz	r3, r3
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	005b      	lsls	r3, r3, #1
 8006ede:	2103      	movs	r1, #3
 8006ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ee4:	43db      	mvns	r3, r3
 8006ee6:	401a      	ands	r2, r3
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	fa93 f3a3 	rbit	r3, r3
 8006ef2:	61bb      	str	r3, [r7, #24]
  return result;
 8006ef4:	69bb      	ldr	r3, [r7, #24]
 8006ef6:	fab3 f383 	clz	r3, r3
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	005b      	lsls	r3, r3, #1
 8006efe:	6879      	ldr	r1, [r7, #4]
 8006f00:	fa01 f303 	lsl.w	r3, r1, r3
 8006f04:	431a      	orrs	r2, r3
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	601a      	str	r2, [r3, #0]
}
 8006f0a:	bf00      	nop
 8006f0c:	3724      	adds	r7, #36	; 0x24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <LL_GPIO_SetPinOutputType>:
{
 8006f16:	b480      	push	{r7}
 8006f18:	b085      	sub	sp, #20
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	60f8      	str	r0, [r7, #12]
 8006f1e:	60b9      	str	r1, [r7, #8]
 8006f20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	43db      	mvns	r3, r3
 8006f2a:	401a      	ands	r2, r3
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	fb01 f303 	mul.w	r3, r1, r3
 8006f34:	431a      	orrs	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	605a      	str	r2, [r3, #4]
}
 8006f3a:	bf00      	nop
 8006f3c:	3714      	adds	r7, #20
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr

08006f46 <LL_GPIO_SetPinSpeed>:
{
 8006f46:	b480      	push	{r7}
 8006f48:	b089      	sub	sp, #36	; 0x24
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	60f8      	str	r0, [r7, #12]
 8006f4e:	60b9      	str	r1, [r7, #8]
 8006f50:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	689a      	ldr	r2, [r3, #8]
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	fa93 f3a3 	rbit	r3, r3
 8006f60:	613b      	str	r3, [r7, #16]
  return result;
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	fab3 f383 	clz	r3, r3
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	005b      	lsls	r3, r3, #1
 8006f6c:	2103      	movs	r1, #3
 8006f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f72:	43db      	mvns	r3, r3
 8006f74:	401a      	ands	r2, r3
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	fa93 f3a3 	rbit	r3, r3
 8006f80:	61bb      	str	r3, [r7, #24]
  return result;
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	fab3 f383 	clz	r3, r3
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	005b      	lsls	r3, r3, #1
 8006f8c:	6879      	ldr	r1, [r7, #4]
 8006f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f92:	431a      	orrs	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	609a      	str	r2, [r3, #8]
}
 8006f98:	bf00      	nop
 8006f9a:	3724      	adds	r7, #36	; 0x24
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <LL_GPIO_SetPinPull>:
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b089      	sub	sp, #36	; 0x24
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	68da      	ldr	r2, [r3, #12]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	fa93 f3a3 	rbit	r3, r3
 8006fbe:	613b      	str	r3, [r7, #16]
  return result;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	fab3 f383 	clz	r3, r3
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	2103      	movs	r1, #3
 8006fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd0:	43db      	mvns	r3, r3
 8006fd2:	401a      	ands	r2, r3
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	fa93 f3a3 	rbit	r3, r3
 8006fde:	61bb      	str	r3, [r7, #24]
  return result;
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	fab3 f383 	clz	r3, r3
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	6879      	ldr	r1, [r7, #4]
 8006fec:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	60da      	str	r2, [r3, #12]
}
 8006ff6:	bf00      	nop
 8006ff8:	3724      	adds	r7, #36	; 0x24
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr

08007002 <LL_GPIO_SetAFPin_0_7>:
{
 8007002:	b480      	push	{r7}
 8007004:	b089      	sub	sp, #36	; 0x24
 8007006:	af00      	add	r7, sp, #0
 8007008:	60f8      	str	r0, [r7, #12]
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6a1a      	ldr	r2, [r3, #32]
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	fa93 f3a3 	rbit	r3, r3
 800701c:	613b      	str	r3, [r7, #16]
  return result;
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	fab3 f383 	clz	r3, r3
 8007024:	b2db      	uxtb	r3, r3
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	210f      	movs	r1, #15
 800702a:	fa01 f303 	lsl.w	r3, r1, r3
 800702e:	43db      	mvns	r3, r3
 8007030:	401a      	ands	r2, r3
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	fa93 f3a3 	rbit	r3, r3
 800703c:	61bb      	str	r3, [r7, #24]
  return result;
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	fab3 f383 	clz	r3, r3
 8007044:	b2db      	uxtb	r3, r3
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	6879      	ldr	r1, [r7, #4]
 800704a:	fa01 f303 	lsl.w	r3, r1, r3
 800704e:	431a      	orrs	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	621a      	str	r2, [r3, #32]
}
 8007054:	bf00      	nop
 8007056:	3724      	adds	r7, #36	; 0x24
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <LL_GPIO_SetAFPin_8_15>:
{
 8007060:	b480      	push	{r7}
 8007062:	b089      	sub	sp, #36	; 0x24
 8007064:	af00      	add	r7, sp, #0
 8007066:	60f8      	str	r0, [r7, #12]
 8007068:	60b9      	str	r1, [r7, #8]
 800706a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	0a1b      	lsrs	r3, r3, #8
 8007074:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	fa93 f3a3 	rbit	r3, r3
 800707c:	613b      	str	r3, [r7, #16]
  return result;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	fab3 f383 	clz	r3, r3
 8007084:	b2db      	uxtb	r3, r3
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	210f      	movs	r1, #15
 800708a:	fa01 f303 	lsl.w	r3, r1, r3
 800708e:	43db      	mvns	r3, r3
 8007090:	401a      	ands	r2, r3
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	0a1b      	lsrs	r3, r3, #8
 8007096:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	fa93 f3a3 	rbit	r3, r3
 800709e:	61bb      	str	r3, [r7, #24]
  return result;
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	fab3 f383 	clz	r3, r3
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	6879      	ldr	r1, [r7, #4]
 80070ac:	fa01 f303 	lsl.w	r3, r1, r3
 80070b0:	431a      	orrs	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80070b6:	bf00      	nop
 80070b8:	3724      	adds	r7, #36	; 0x24
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr

080070c2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80070c2:	b580      	push	{r7, lr}
 80070c4:	b088      	sub	sp, #32
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
 80070ca:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80070cc:	2300      	movs	r3, #0
 80070ce:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80070d0:	2300      	movs	r3, #0
 80070d2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	fa93 f3a3 	rbit	r3, r3
 80070e0:	613b      	str	r3, [r7, #16]
  return result;
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	fab3 f383 	clz	r3, r3
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80070ec:	e050      	b.n	8007190 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	2101      	movs	r1, #1
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	fa01 f303 	lsl.w	r3, r1, r3
 80070fa:	4013      	ands	r3, r2
 80070fc:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d042      	beq.n	800718a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d003      	beq.n	8007114 <LL_GPIO_Init+0x52>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	2b02      	cmp	r3, #2
 8007112:	d10d      	bne.n	8007130 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	461a      	mov	r2, r3
 800711a:	69b9      	ldr	r1, [r7, #24]
 800711c:	6878      	ldr	r0, [r7, #4]
 800711e:	f7ff ff12 	bl	8006f46 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	461a      	mov	r2, r3
 8007128:	69b9      	ldr	r1, [r7, #24]
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f7ff fef3 	bl	8006f16 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	691b      	ldr	r3, [r3, #16]
 8007134:	461a      	mov	r2, r3
 8007136:	69b9      	ldr	r1, [r7, #24]
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f7ff ff33 	bl	8006fa4 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2b02      	cmp	r3, #2
 8007144:	d11a      	bne.n	800717c <LL_GPIO_Init+0xba>
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	fa93 f3a3 	rbit	r3, r3
 8007150:	60bb      	str	r3, [r7, #8]
  return result;
 8007152:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8007154:	fab3 f383 	clz	r3, r3
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b07      	cmp	r3, #7
 800715c:	d807      	bhi.n	800716e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	461a      	mov	r2, r3
 8007164:	69b9      	ldr	r1, [r7, #24]
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7ff ff4b 	bl	8007002 <LL_GPIO_SetAFPin_0_7>
 800716c:	e006      	b.n	800717c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	695b      	ldr	r3, [r3, #20]
 8007172:	461a      	mov	r2, r3
 8007174:	69b9      	ldr	r1, [r7, #24]
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f7ff ff72 	bl	8007060 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	461a      	mov	r2, r3
 8007182:	69b9      	ldr	r1, [r7, #24]
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f7ff fe97 	bl	8006eb8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	3301      	adds	r3, #1
 800718e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	fa22 f303 	lsr.w	r3, r2, r3
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1a7      	bne.n	80070ee <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3720      	adds	r7, #32
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <LL_RCC_GetSysClkSource>:
{
 80071a8:	b480      	push	{r7}
 80071aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80071ac:	4b04      	ldr	r3, [pc, #16]	; (80071c0 <LL_RCC_GetSysClkSource+0x18>)
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	f003 030c 	and.w	r3, r3, #12
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	40023800 	.word	0x40023800

080071c4 <LL_RCC_GetAHBPrescaler>:
{
 80071c4:	b480      	push	{r7}
 80071c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80071c8:	4b04      	ldr	r3, [pc, #16]	; (80071dc <LL_RCC_GetAHBPrescaler+0x18>)
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	40023800 	.word	0x40023800

080071e0 <LL_RCC_GetAPB1Prescaler>:
{
 80071e0:	b480      	push	{r7}
 80071e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80071e4:	4b04      	ldr	r3, [pc, #16]	; (80071f8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	40023800 	.word	0x40023800

080071fc <LL_RCC_GetAPB2Prescaler>:
{
 80071fc:	b480      	push	{r7}
 80071fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8007200:	4b04      	ldr	r3, [pc, #16]	; (8007214 <LL_RCC_GetAPB2Prescaler+0x18>)
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8007208:	4618      	mov	r0, r3
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	40023800 	.word	0x40023800

08007218 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8007218:	b480      	push	{r7}
 800721a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800721c:	4b04      	ldr	r3, [pc, #16]	; (8007230 <LL_RCC_PLL_GetMainSource+0x18>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8007224:	4618      	mov	r0, r3
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	40023800 	.word	0x40023800

08007234 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8007234:	b480      	push	{r7}
 8007236:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8007238:	4b04      	ldr	r3, [pc, #16]	; (800724c <LL_RCC_PLL_GetN+0x18>)
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	099b      	lsrs	r3, r3, #6
 800723e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8007242:	4618      	mov	r0, r3
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	40023800 	.word	0x40023800

08007250 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8007250:	b480      	push	{r7}
 8007252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8007254:	4b04      	ldr	r3, [pc, #16]	; (8007268 <LL_RCC_PLL_GetP+0x18>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800725c:	4618      	mov	r0, r3
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	40023800 	.word	0x40023800

0800726c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800726c:	b480      	push	{r7}
 800726e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8007270:	4b04      	ldr	r3, [pc, #16]	; (8007284 <LL_RCC_PLL_GetDivider+0x18>)
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8007278:	4618      	mov	r0, r3
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	40023800 	.word	0x40023800

08007288 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8007290:	f000 f820 	bl	80072d4 <RCC_GetSystemClockFreq>
 8007294:	4602      	mov	r2, r0
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4618      	mov	r0, r3
 80072a0:	f000 f840 	bl	8007324 <RCC_GetHCLKClockFreq>
 80072a4:	4602      	mov	r2, r0
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f000 f84e 	bl	8007350 <RCC_GetPCLK1ClockFreq>
 80072b4:	4602      	mov	r2, r0
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	4618      	mov	r0, r3
 80072c0:	f000 f85a 	bl	8007378 <RCC_GetPCLK2ClockFreq>
 80072c4:	4602      	mov	r2, r0
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	60da      	str	r2, [r3, #12]
}
 80072ca:	bf00      	nop
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
	...

080072d4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b082      	sub	sp, #8
 80072d8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80072da:	2300      	movs	r3, #0
 80072dc:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80072de:	f7ff ff63 	bl	80071a8 <LL_RCC_GetSysClkSource>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b08      	cmp	r3, #8
 80072e6:	d00c      	beq.n	8007302 <RCC_GetSystemClockFreq+0x2e>
 80072e8:	2b08      	cmp	r3, #8
 80072ea:	d80f      	bhi.n	800730c <RCC_GetSystemClockFreq+0x38>
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d002      	beq.n	80072f6 <RCC_GetSystemClockFreq+0x22>
 80072f0:	2b04      	cmp	r3, #4
 80072f2:	d003      	beq.n	80072fc <RCC_GetSystemClockFreq+0x28>
 80072f4:	e00a      	b.n	800730c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80072f6:	4b09      	ldr	r3, [pc, #36]	; (800731c <RCC_GetSystemClockFreq+0x48>)
 80072f8:	607b      	str	r3, [r7, #4]
      break;
 80072fa:	e00a      	b.n	8007312 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80072fc:	4b08      	ldr	r3, [pc, #32]	; (8007320 <RCC_GetSystemClockFreq+0x4c>)
 80072fe:	607b      	str	r3, [r7, #4]
      break;
 8007300:	e007      	b.n	8007312 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8007302:	2008      	movs	r0, #8
 8007304:	f000 f84c 	bl	80073a0 <RCC_PLL_GetFreqDomain_SYS>
 8007308:	6078      	str	r0, [r7, #4]
      break;
 800730a:	e002      	b.n	8007312 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800730c:	4b03      	ldr	r3, [pc, #12]	; (800731c <RCC_GetSystemClockFreq+0x48>)
 800730e:	607b      	str	r3, [r7, #4]
      break;
 8007310:	bf00      	nop
  }

  return frequency;
 8007312:	687b      	ldr	r3, [r7, #4]
}
 8007314:	4618      	mov	r0, r3
 8007316:	3708      	adds	r7, #8
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	00f42400 	.word	0x00f42400
 8007320:	017d7840 	.word	0x017d7840

08007324 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800732c:	f7ff ff4a 	bl	80071c4 <LL_RCC_GetAHBPrescaler>
 8007330:	4603      	mov	r3, r0
 8007332:	091b      	lsrs	r3, r3, #4
 8007334:	f003 030f 	and.w	r3, r3, #15
 8007338:	4a04      	ldr	r2, [pc, #16]	; (800734c <RCC_GetHCLKClockFreq+0x28>)
 800733a:	5cd3      	ldrb	r3, [r2, r3]
 800733c:	461a      	mov	r2, r3
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	40d3      	lsrs	r3, r2
}
 8007342:	4618      	mov	r0, r3
 8007344:	3708      	adds	r7, #8
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	08007f24 	.word	0x08007f24

08007350 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8007358:	f7ff ff42 	bl	80071e0 <LL_RCC_GetAPB1Prescaler>
 800735c:	4603      	mov	r3, r0
 800735e:	0a9b      	lsrs	r3, r3, #10
 8007360:	4a04      	ldr	r2, [pc, #16]	; (8007374 <RCC_GetPCLK1ClockFreq+0x24>)
 8007362:	5cd3      	ldrb	r3, [r2, r3]
 8007364:	461a      	mov	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	40d3      	lsrs	r3, r2
}
 800736a:	4618      	mov	r0, r3
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	08007f34 	.word	0x08007f34

08007378 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8007380:	f7ff ff3c 	bl	80071fc <LL_RCC_GetAPB2Prescaler>
 8007384:	4603      	mov	r3, r0
 8007386:	0b5b      	lsrs	r3, r3, #13
 8007388:	4a04      	ldr	r2, [pc, #16]	; (800739c <RCC_GetPCLK2ClockFreq+0x24>)
 800738a:	5cd3      	ldrb	r3, [r2, r3]
 800738c:	461a      	mov	r2, r3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	40d3      	lsrs	r3, r2
}
 8007392:	4618      	mov	r0, r3
 8007394:	3708      	adds	r7, #8
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	08007f34 	.word	0x08007f34

080073a0 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80073a0:	b590      	push	{r4, r7, lr}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80073a8:	2300      	movs	r3, #0
 80073aa:	617b      	str	r3, [r7, #20]
 80073ac:	2300      	movs	r3, #0
 80073ae:	60fb      	str	r3, [r7, #12]
 80073b0:	2300      	movs	r3, #0
 80073b2:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80073b4:	f7ff ff30 	bl	8007218 <LL_RCC_PLL_GetMainSource>
 80073b8:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d004      	beq.n	80073ca <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073c6:	d003      	beq.n	80073d0 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80073c8:	e005      	b.n	80073d6 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80073ca:	4b12      	ldr	r3, [pc, #72]	; (8007414 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80073cc:	617b      	str	r3, [r7, #20]
      break;
 80073ce:	e005      	b.n	80073dc <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80073d0:	4b11      	ldr	r3, [pc, #68]	; (8007418 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80073d2:	617b      	str	r3, [r7, #20]
      break;
 80073d4:	e002      	b.n	80073dc <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80073d6:	4b0f      	ldr	r3, [pc, #60]	; (8007414 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80073d8:	617b      	str	r3, [r7, #20]
      break;
 80073da:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b08      	cmp	r3, #8
 80073e0:	d113      	bne.n	800740a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80073e2:	f7ff ff43 	bl	800726c <LL_RCC_PLL_GetDivider>
 80073e6:	4602      	mov	r2, r0
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	fbb3 f4f2 	udiv	r4, r3, r2
 80073ee:	f7ff ff21 	bl	8007234 <LL_RCC_PLL_GetN>
 80073f2:	4603      	mov	r3, r0
 80073f4:	fb03 f404 	mul.w	r4, r3, r4
 80073f8:	f7ff ff2a 	bl	8007250 <LL_RCC_PLL_GetP>
 80073fc:	4603      	mov	r3, r0
 80073fe:	0c1b      	lsrs	r3, r3, #16
 8007400:	3301      	adds	r3, #1
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	fbb4 f3f3 	udiv	r3, r4, r3
 8007408:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800740a:	693b      	ldr	r3, [r7, #16]
}
 800740c:	4618      	mov	r0, r3
 800740e:	371c      	adds	r7, #28
 8007410:	46bd      	mov	sp, r7
 8007412:	bd90      	pop	{r4, r7, pc}
 8007414:	00f42400 	.word	0x00f42400
 8007418:	017d7840 	.word	0x017d7840

0800741c <LL_TIM_SetPrescaler>:
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	683a      	ldr	r2, [r7, #0]
 800742a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <LL_TIM_SetAutoReload>:
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	683a      	ldr	r2, [r7, #0]
 8007446:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <LL_TIM_SetRepetitionCounter>:
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007464:	bf00      	nop
 8007466:	370c      	adds	r7, #12
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <LL_TIM_OC_SetCompareCH1>:
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	683a      	ldr	r2, [r7, #0]
 800747e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <LL_TIM_OC_SetCompareCH2>:
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	683a      	ldr	r2, [r7, #0]
 800749a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <LL_TIM_OC_SetCompareCH3>:
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	683a      	ldr	r2, [r7, #0]
 80074b6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <LL_TIM_OC_SetCompareCH4>:
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	695b      	ldr	r3, [r3, #20]
 80074ec:	f043 0201 	orr.w	r2, r3, #1
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	615a      	str	r2, [r3, #20]
}
 80074f4:	bf00      	nop
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	4a31      	ldr	r2, [pc, #196]	; (80075d8 <LL_TIM_Init+0xd8>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d00f      	beq.n	8007538 <LL_TIM_Init+0x38>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800751e:	d00b      	beq.n	8007538 <LL_TIM_Init+0x38>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a2e      	ldr	r2, [pc, #184]	; (80075dc <LL_TIM_Init+0xdc>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d007      	beq.n	8007538 <LL_TIM_Init+0x38>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a2d      	ldr	r2, [pc, #180]	; (80075e0 <LL_TIM_Init+0xe0>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d003      	beq.n	8007538 <LL_TIM_Init+0x38>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a2c      	ldr	r2, [pc, #176]	; (80075e4 <LL_TIM_Init+0xe4>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d106      	bne.n	8007546 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	4313      	orrs	r3, r2
 8007544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a23      	ldr	r2, [pc, #140]	; (80075d8 <LL_TIM_Init+0xd8>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d01b      	beq.n	8007586 <LL_TIM_Init+0x86>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007554:	d017      	beq.n	8007586 <LL_TIM_Init+0x86>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a20      	ldr	r2, [pc, #128]	; (80075dc <LL_TIM_Init+0xdc>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d013      	beq.n	8007586 <LL_TIM_Init+0x86>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a1f      	ldr	r2, [pc, #124]	; (80075e0 <LL_TIM_Init+0xe0>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d00f      	beq.n	8007586 <LL_TIM_Init+0x86>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a1e      	ldr	r2, [pc, #120]	; (80075e4 <LL_TIM_Init+0xe4>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d00b      	beq.n	8007586 <LL_TIM_Init+0x86>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a1d      	ldr	r2, [pc, #116]	; (80075e8 <LL_TIM_Init+0xe8>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d007      	beq.n	8007586 <LL_TIM_Init+0x86>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	4a1c      	ldr	r2, [pc, #112]	; (80075ec <LL_TIM_Init+0xec>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d003      	beq.n	8007586 <LL_TIM_Init+0x86>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a1b      	ldr	r2, [pc, #108]	; (80075f0 <LL_TIM_Init+0xf0>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d106      	bne.n	8007594 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	4313      	orrs	r3, r2
 8007592:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	4619      	mov	r1, r3
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f7ff ff49 	bl	8007438 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	881b      	ldrh	r3, [r3, #0]
 80075aa:	4619      	mov	r1, r3
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7ff ff35 	bl	800741c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a08      	ldr	r2, [pc, #32]	; (80075d8 <LL_TIM_Init+0xd8>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d105      	bne.n	80075c6 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	4619      	mov	r1, r3
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f7ff ff47 	bl	8007454 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f7ff ff8a 	bl	80074e0 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	40010000 	.word	0x40010000
 80075dc:	40000400 	.word	0x40000400
 80075e0:	40000800 	.word	0x40000800
 80075e4:	40000c00 	.word	0x40000c00
 80075e8:	40014000 	.word	0x40014000
 80075ec:	40014400 	.word	0x40014400
 80075f0:	40014800 	.word	0x40014800

080075f4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b086      	sub	sp, #24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800760a:	d027      	beq.n	800765c <LL_TIM_OC_Init+0x68>
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007612:	d82a      	bhi.n	800766a <LL_TIM_OC_Init+0x76>
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800761a:	d018      	beq.n	800764e <LL_TIM_OC_Init+0x5a>
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007622:	d822      	bhi.n	800766a <LL_TIM_OC_Init+0x76>
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b01      	cmp	r3, #1
 8007628:	d003      	beq.n	8007632 <LL_TIM_OC_Init+0x3e>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	2b10      	cmp	r3, #16
 800762e:	d007      	beq.n	8007640 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8007630:	e01b      	b.n	800766a <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8007632:	6879      	ldr	r1, [r7, #4]
 8007634:	68f8      	ldr	r0, [r7, #12]
 8007636:	f000 f867 	bl	8007708 <OC1Config>
 800763a:	4603      	mov	r3, r0
 800763c:	75fb      	strb	r3, [r7, #23]
      break;
 800763e:	e015      	b.n	800766c <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8007640:	6879      	ldr	r1, [r7, #4]
 8007642:	68f8      	ldr	r0, [r7, #12]
 8007644:	f000 f8c6 	bl	80077d4 <OC2Config>
 8007648:	4603      	mov	r3, r0
 800764a:	75fb      	strb	r3, [r7, #23]
      break;
 800764c:	e00e      	b.n	800766c <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800764e:	6879      	ldr	r1, [r7, #4]
 8007650:	68f8      	ldr	r0, [r7, #12]
 8007652:	f000 f929 	bl	80078a8 <OC3Config>
 8007656:	4603      	mov	r3, r0
 8007658:	75fb      	strb	r3, [r7, #23]
      break;
 800765a:	e007      	b.n	800766c <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800765c:	6879      	ldr	r1, [r7, #4]
 800765e:	68f8      	ldr	r0, [r7, #12]
 8007660:	f000 f98c 	bl	800797c <OC4Config>
 8007664:	4603      	mov	r3, r0
 8007666:	75fb      	strb	r3, [r7, #23]
      break;
 8007668:	e000      	b.n	800766c <LL_TIM_OC_Init+0x78>
      break;
 800766a:	bf00      	nop
  }

  return result;
 800766c:	7dfb      	ldrb	r3, [r7, #23]
}
 800766e:	4618      	mov	r0, r3
 8007670:	3718      	adds	r7, #24
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}

08007676 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8007676:	b480      	push	{r7}
 8007678:	b085      	sub	sp, #20
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
 800767e:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8007680:	2300      	movs	r3, #0
 8007682:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800768a:	683a      	ldr	r2, [r7, #0]
 800768c:	7b12      	ldrb	r2, [r2, #12]
 800768e:	4313      	orrs	r3, r2
 8007690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	4313      	orrs	r3, r2
 800769e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	685b      	ldr	r3, [r3, #4]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076c2:	683a      	ldr	r2, [r7, #0]
 80076c4:	89d2      	ldrh	r2, [r2, #14]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	691b      	ldr	r3, [r3, #16]
 80076d4:	4313      	orrs	r3, r2
 80076d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	4313      	orrs	r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3714      	adds	r7, #20
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b086      	sub	sp, #24
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a1b      	ldr	r3, [r3, #32]
 8007716:	f023 0201 	bic.w	r2, r3, #1
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f023 0303 	bic.w	r3, r3, #3
 8007736:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4313      	orrs	r3, r2
 8007744:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	f023 0202 	bic.w	r2, r3, #2
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	4313      	orrs	r3, r2
 8007752:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f023 0201 	bic.w	r2, r3, #1
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	4313      	orrs	r3, r2
 8007760:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a1a      	ldr	r2, [pc, #104]	; (80077d0 <OC1Config+0xc8>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d11e      	bne.n	80077a8 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	f023 0208 	bic.w	r2, r3, #8
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	695b      	ldr	r3, [r3, #20]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4313      	orrs	r3, r2
 8007778:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f023 0204 	bic.w	r2, r3, #4
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	4313      	orrs	r3, r2
 8007788:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	4313      	orrs	r3, r2
 8007796:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	69db      	ldr	r3, [r3, #28]
 80077a2:	005b      	lsls	r3, r3, #1
 80077a4:	4313      	orrs	r3, r2
 80077a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	693a      	ldr	r2, [r7, #16]
 80077ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	4619      	mov	r1, r3
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f7ff fe58 	bl	8007470 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3718      	adds	r7, #24
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	40010000 	.word	0x40010000

080077d4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b086      	sub	sp, #24
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	f023 0210 	bic.w	r2, r3, #16
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a1b      	ldr	r3, [r3, #32]
 80077ee:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007802:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	021b      	lsls	r3, r3, #8
 8007810:	4313      	orrs	r3, r2
 8007812:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	f023 0220 	bic.w	r2, r3, #32
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	011b      	lsls	r3, r3, #4
 8007820:	4313      	orrs	r3, r2
 8007822:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f023 0210 	bic.w	r2, r3, #16
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	011b      	lsls	r3, r3, #4
 8007830:	4313      	orrs	r3, r2
 8007832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a1b      	ldr	r2, [pc, #108]	; (80078a4 <OC2Config+0xd0>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d11f      	bne.n	800787c <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	695b      	ldr	r3, [r3, #20]
 8007846:	019b      	lsls	r3, r3, #6
 8007848:	4313      	orrs	r3, r2
 800784a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	019b      	lsls	r3, r3, #6
 8007858:	4313      	orrs	r3, r2
 800785a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	699b      	ldr	r3, [r3, #24]
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	4313      	orrs	r3, r2
 800786a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	69db      	ldr	r3, [r3, #28]
 8007876:	00db      	lsls	r3, r3, #3
 8007878:	4313      	orrs	r3, r2
 800787a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	4619      	mov	r1, r3
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f7ff fdfc 	bl	800748c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	697a      	ldr	r2, [r7, #20]
 8007898:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3718      	adds	r7, #24
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	40010000 	.word	0x40010000

080078a8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f023 0303 	bic.w	r3, r3, #3
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	021b      	lsls	r3, r3, #8
 80078f2:	4313      	orrs	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	021b      	lsls	r3, r3, #8
 8007902:	4313      	orrs	r3, r2
 8007904:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a1b      	ldr	r2, [pc, #108]	; (8007978 <OC3Config+0xd0>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d11f      	bne.n	800794e <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	029b      	lsls	r3, r3, #10
 800791a:	4313      	orrs	r3, r2
 800791c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	029b      	lsls	r3, r3, #10
 800792a:	4313      	orrs	r3, r2
 800792c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	699b      	ldr	r3, [r3, #24]
 8007938:	011b      	lsls	r3, r3, #4
 800793a:	4313      	orrs	r3, r2
 800793c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	69db      	ldr	r3, [r3, #28]
 8007948:	015b      	lsls	r3, r3, #5
 800794a:	4313      	orrs	r3, r2
 800794c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	693a      	ldr	r2, [r7, #16]
 8007952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	4619      	mov	r1, r3
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f7ff fda1 	bl	80074a8 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3718      	adds	r7, #24
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	40010000 	.word	0x40010000

0800797c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	021b      	lsls	r3, r3, #8
 80079b8:	4313      	orrs	r3, r2
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	031b      	lsls	r3, r3, #12
 80079c8:	4313      	orrs	r3, r2
 80079ca:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	031b      	lsls	r3, r3, #12
 80079d8:	4313      	orrs	r3, r2
 80079da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a0f      	ldr	r2, [pc, #60]	; (8007a1c <OC4Config+0xa0>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d107      	bne.n	80079f4 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	019b      	lsls	r3, r3, #6
 80079f0:	4313      	orrs	r3, r2
 80079f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	4619      	mov	r1, r3
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f7ff fd5c 	bl	80074c4 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3718      	adds	r7, #24
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	40010000 	.word	0x40010000

08007a20 <LL_USART_IsEnabled>:
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a34:	bf0c      	ite	eq
 8007a36:	2301      	moveq	r3, #1
 8007a38:	2300      	movne	r3, #0
 8007a3a:	b2db      	uxtb	r3, r3
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <LL_USART_SetStopBitsLength>:
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	431a      	orrs	r2, r3
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	611a      	str	r2, [r3, #16]
}
 8007a62:	bf00      	nop
 8007a64:	370c      	adds	r7, #12
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr

08007a6e <LL_USART_SetHWFlowCtrl>:
{
 8007a6e:	b480      	push	{r7}
 8007a70:	b083      	sub	sp, #12
 8007a72:	af00      	add	r7, sp, #0
 8007a74:	6078      	str	r0, [r7, #4]
 8007a76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	431a      	orrs	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	615a      	str	r2, [r3, #20]
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <LL_USART_SetBaudRate>:
{
 8007a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a98:	b09f      	sub	sp, #124	; 0x7c
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	6778      	str	r0, [r7, #116]	; 0x74
 8007a9e:	6739      	str	r1, [r7, #112]	; 0x70
 8007aa0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007aa2:	66bb      	str	r3, [r7, #104]	; 0x68
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8007aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007aa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007aaa:	f040 80bc 	bne.w	8007c26 <LL_USART_SetBaudRate+0x192>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8007aae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007ab0:	461c      	mov	r4, r3
 8007ab2:	f04f 0500 	mov.w	r5, #0
 8007ab6:	4622      	mov	r2, r4
 8007ab8:	462b      	mov	r3, r5
 8007aba:	eb12 0a02 	adds.w	sl, r2, r2
 8007abe:	eb43 0b03 	adc.w	fp, r3, r3
 8007ac2:	4652      	mov	r2, sl
 8007ac4:	465b      	mov	r3, fp
 8007ac6:	1912      	adds	r2, r2, r4
 8007ac8:	eb45 0303 	adc.w	r3, r5, r3
 8007acc:	f04f 0000 	mov.w	r0, #0
 8007ad0:	f04f 0100 	mov.w	r1, #0
 8007ad4:	00d9      	lsls	r1, r3, #3
 8007ad6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007ada:	00d0      	lsls	r0, r2, #3
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	1911      	adds	r1, r2, r4
 8007ae2:	6639      	str	r1, [r7, #96]	; 0x60
 8007ae4:	416b      	adcs	r3, r5
 8007ae6:	667b      	str	r3, [r7, #100]	; 0x64
 8007ae8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007aea:	461a      	mov	r2, r3
 8007aec:	f04f 0300 	mov.w	r3, #0
 8007af0:	1891      	adds	r1, r2, r2
 8007af2:	6339      	str	r1, [r7, #48]	; 0x30
 8007af4:	415b      	adcs	r3, r3
 8007af6:	637b      	str	r3, [r7, #52]	; 0x34
 8007af8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007afc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007b00:	f7fc fb68 	bl	80041d4 <__aeabi_uldivmod>
 8007b04:	4602      	mov	r2, r0
 8007b06:	460b      	mov	r3, r1
 8007b08:	4ba9      	ldr	r3, [pc, #676]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b0e:	095b      	lsrs	r3, r3, #5
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	011b      	lsls	r3, r3, #4
 8007b14:	b29e      	uxth	r6, r3
 8007b16:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b18:	461c      	mov	r4, r3
 8007b1a:	f04f 0500 	mov.w	r5, #0
 8007b1e:	4622      	mov	r2, r4
 8007b20:	462b      	mov	r3, r5
 8007b22:	1891      	adds	r1, r2, r2
 8007b24:	62b9      	str	r1, [r7, #40]	; 0x28
 8007b26:	415b      	adcs	r3, r3
 8007b28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007b2e:	1912      	adds	r2, r2, r4
 8007b30:	eb45 0303 	adc.w	r3, r5, r3
 8007b34:	f04f 0000 	mov.w	r0, #0
 8007b38:	f04f 0100 	mov.w	r1, #0
 8007b3c:	00d9      	lsls	r1, r3, #3
 8007b3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b42:	00d0      	lsls	r0, r2, #3
 8007b44:	4602      	mov	r2, r0
 8007b46:	460b      	mov	r3, r1
 8007b48:	1911      	adds	r1, r2, r4
 8007b4a:	65b9      	str	r1, [r7, #88]	; 0x58
 8007b4c:	416b      	adcs	r3, r5
 8007b4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b52:	461a      	mov	r2, r3
 8007b54:	f04f 0300 	mov.w	r3, #0
 8007b58:	1891      	adds	r1, r2, r2
 8007b5a:	6239      	str	r1, [r7, #32]
 8007b5c:	415b      	adcs	r3, r3
 8007b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8007b60:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b64:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007b68:	f7fc fb34 	bl	80041d4 <__aeabi_uldivmod>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	4b8f      	ldr	r3, [pc, #572]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007b72:	fba3 1302 	umull	r1, r3, r3, r2
 8007b76:	095b      	lsrs	r3, r3, #5
 8007b78:	2164      	movs	r1, #100	; 0x64
 8007b7a:	fb01 f303 	mul.w	r3, r1, r3
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	00db      	lsls	r3, r3, #3
 8007b82:	3332      	adds	r3, #50	; 0x32
 8007b84:	4a8a      	ldr	r2, [pc, #552]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007b86:	fba2 2303 	umull	r2, r3, r2, r3
 8007b8a:	095b      	lsrs	r3, r3, #5
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	4433      	add	r3, r6
 8007b9a:	b29e      	uxth	r6, r3
 8007b9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f04f 0100 	mov.w	r1, #0
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	1894      	adds	r4, r2, r2
 8007baa:	61bc      	str	r4, [r7, #24]
 8007bac:	415b      	adcs	r3, r3
 8007bae:	61fb      	str	r3, [r7, #28]
 8007bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007bb4:	1812      	adds	r2, r2, r0
 8007bb6:	eb41 0303 	adc.w	r3, r1, r3
 8007bba:	f04f 0400 	mov.w	r4, #0
 8007bbe:	f04f 0500 	mov.w	r5, #0
 8007bc2:	00dd      	lsls	r5, r3, #3
 8007bc4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007bc8:	00d4      	lsls	r4, r2, #3
 8007bca:	4622      	mov	r2, r4
 8007bcc:	462b      	mov	r3, r5
 8007bce:	1814      	adds	r4, r2, r0
 8007bd0:	653c      	str	r4, [r7, #80]	; 0x50
 8007bd2:	414b      	adcs	r3, r1
 8007bd4:	657b      	str	r3, [r7, #84]	; 0x54
 8007bd6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bd8:	461a      	mov	r2, r3
 8007bda:	f04f 0300 	mov.w	r3, #0
 8007bde:	1891      	adds	r1, r2, r2
 8007be0:	6139      	str	r1, [r7, #16]
 8007be2:	415b      	adcs	r3, r3
 8007be4:	617b      	str	r3, [r7, #20]
 8007be6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007bea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007bee:	f7fc faf1 	bl	80041d4 <__aeabi_uldivmod>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	4b6e      	ldr	r3, [pc, #440]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8007bfc:	095b      	lsrs	r3, r3, #5
 8007bfe:	2164      	movs	r1, #100	; 0x64
 8007c00:	fb01 f303 	mul.w	r3, r1, r3
 8007c04:	1ad3      	subs	r3, r2, r3
 8007c06:	00db      	lsls	r3, r3, #3
 8007c08:	3332      	adds	r3, #50	; 0x32
 8007c0a:	4a69      	ldr	r2, [pc, #420]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007c10:	095b      	lsrs	r3, r3, #5
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f003 0307 	and.w	r3, r3, #7
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	4433      	add	r3, r6
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	461a      	mov	r2, r3
 8007c20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c22:	609a      	str	r2, [r3, #8]
}
 8007c24:	e0be      	b.n	8007da4 <LL_USART_SetBaudRate+0x310>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8007c26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c28:	461c      	mov	r4, r3
 8007c2a:	f04f 0500 	mov.w	r5, #0
 8007c2e:	4622      	mov	r2, r4
 8007c30:	462b      	mov	r3, r5
 8007c32:	eb12 0802 	adds.w	r8, r2, r2
 8007c36:	eb43 0903 	adc.w	r9, r3, r3
 8007c3a:	4642      	mov	r2, r8
 8007c3c:	464b      	mov	r3, r9
 8007c3e:	1912      	adds	r2, r2, r4
 8007c40:	eb45 0303 	adc.w	r3, r5, r3
 8007c44:	f04f 0000 	mov.w	r0, #0
 8007c48:	f04f 0100 	mov.w	r1, #0
 8007c4c:	00d9      	lsls	r1, r3, #3
 8007c4e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c52:	00d0      	lsls	r0, r2, #3
 8007c54:	4602      	mov	r2, r0
 8007c56:	460b      	mov	r3, r1
 8007c58:	1911      	adds	r1, r2, r4
 8007c5a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007c5c:	416b      	adcs	r3, r5
 8007c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007c62:	4618      	mov	r0, r3
 8007c64:	f04f 0100 	mov.w	r1, #0
 8007c68:	f04f 0200 	mov.w	r2, #0
 8007c6c:	f04f 0300 	mov.w	r3, #0
 8007c70:	008b      	lsls	r3, r1, #2
 8007c72:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007c76:	0082      	lsls	r2, r0, #2
 8007c78:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007c7c:	f7fc faaa 	bl	80041d4 <__aeabi_uldivmod>
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	4b4a      	ldr	r3, [pc, #296]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007c86:	fba3 2302 	umull	r2, r3, r3, r2
 8007c8a:	095b      	lsrs	r3, r3, #5
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	011b      	lsls	r3, r3, #4
 8007c90:	b29e      	uxth	r6, r3
 8007c92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c94:	4618      	mov	r0, r3
 8007c96:	f04f 0100 	mov.w	r1, #0
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	460b      	mov	r3, r1
 8007c9e:	1894      	adds	r4, r2, r2
 8007ca0:	60bc      	str	r4, [r7, #8]
 8007ca2:	415b      	adcs	r3, r3
 8007ca4:	60fb      	str	r3, [r7, #12]
 8007ca6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007caa:	1812      	adds	r2, r2, r0
 8007cac:	eb41 0303 	adc.w	r3, r1, r3
 8007cb0:	f04f 0400 	mov.w	r4, #0
 8007cb4:	f04f 0500 	mov.w	r5, #0
 8007cb8:	00dd      	lsls	r5, r3, #3
 8007cba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007cbe:	00d4      	lsls	r4, r2, #3
 8007cc0:	4622      	mov	r2, r4
 8007cc2:	462b      	mov	r3, r5
 8007cc4:	1814      	adds	r4, r2, r0
 8007cc6:	643c      	str	r4, [r7, #64]	; 0x40
 8007cc8:	414b      	adcs	r3, r1
 8007cca:	647b      	str	r3, [r7, #68]	; 0x44
 8007ccc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f04f 0100 	mov.w	r1, #0
 8007cd4:	f04f 0200 	mov.w	r2, #0
 8007cd8:	f04f 0300 	mov.w	r3, #0
 8007cdc:	008b      	lsls	r3, r1, #2
 8007cde:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ce2:	0082      	lsls	r2, r0, #2
 8007ce4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007ce8:	f7fc fa74 	bl	80041d4 <__aeabi_uldivmod>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4b2f      	ldr	r3, [pc, #188]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007cf2:	fba3 1302 	umull	r1, r3, r3, r2
 8007cf6:	095b      	lsrs	r3, r3, #5
 8007cf8:	2164      	movs	r1, #100	; 0x64
 8007cfa:	fb01 f303 	mul.w	r3, r1, r3
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	011b      	lsls	r3, r3, #4
 8007d02:	3332      	adds	r3, #50	; 0x32
 8007d04:	4a2a      	ldr	r2, [pc, #168]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007d06:	fba2 2303 	umull	r2, r3, r2, r3
 8007d0a:	095b      	lsrs	r3, r3, #5
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	4433      	add	r3, r6
 8007d16:	b29e      	uxth	r6, r3
 8007d18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f04f 0100 	mov.w	r1, #0
 8007d20:	4602      	mov	r2, r0
 8007d22:	460b      	mov	r3, r1
 8007d24:	1894      	adds	r4, r2, r2
 8007d26:	603c      	str	r4, [r7, #0]
 8007d28:	415b      	adcs	r3, r3
 8007d2a:	607b      	str	r3, [r7, #4]
 8007d2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d30:	1812      	adds	r2, r2, r0
 8007d32:	eb41 0303 	adc.w	r3, r1, r3
 8007d36:	f04f 0400 	mov.w	r4, #0
 8007d3a:	f04f 0500 	mov.w	r5, #0
 8007d3e:	00dd      	lsls	r5, r3, #3
 8007d40:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007d44:	00d4      	lsls	r4, r2, #3
 8007d46:	4622      	mov	r2, r4
 8007d48:	462b      	mov	r3, r5
 8007d4a:	1814      	adds	r4, r2, r0
 8007d4c:	63bc      	str	r4, [r7, #56]	; 0x38
 8007d4e:	414b      	adcs	r3, r1
 8007d50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007d54:	4618      	mov	r0, r3
 8007d56:	f04f 0100 	mov.w	r1, #0
 8007d5a:	f04f 0200 	mov.w	r2, #0
 8007d5e:	f04f 0300 	mov.w	r3, #0
 8007d62:	008b      	lsls	r3, r1, #2
 8007d64:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007d68:	0082      	lsls	r2, r0, #2
 8007d6a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007d6e:	f7fc fa31 	bl	80041d4 <__aeabi_uldivmod>
 8007d72:	4602      	mov	r2, r0
 8007d74:	460b      	mov	r3, r1
 8007d76:	4b0e      	ldr	r3, [pc, #56]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007d78:	fba3 1302 	umull	r1, r3, r3, r2
 8007d7c:	095b      	lsrs	r3, r3, #5
 8007d7e:	2164      	movs	r1, #100	; 0x64
 8007d80:	fb01 f303 	mul.w	r3, r1, r3
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	011b      	lsls	r3, r3, #4
 8007d88:	3332      	adds	r3, #50	; 0x32
 8007d8a:	4a09      	ldr	r2, [pc, #36]	; (8007db0 <LL_USART_SetBaudRate+0x31c>)
 8007d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d90:	095b      	lsrs	r3, r3, #5
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	f003 030f 	and.w	r3, r3, #15
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	4433      	add	r3, r6
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	461a      	mov	r2, r3
 8007da0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007da2:	609a      	str	r2, [r3, #8]
}
 8007da4:	bf00      	nop
 8007da6:	377c      	adds	r7, #124	; 0x7c
 8007da8:	46bd      	mov	sp, r7
 8007daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dae:	bf00      	nop
 8007db0:	51eb851f 	.word	0x51eb851f

08007db4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f7ff fe2a 	bl	8007a20 <LL_USART_IsEnabled>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d149      	bne.n	8007e66 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007dda:	f023 030c 	bic.w	r3, r3, #12
 8007dde:	683a      	ldr	r2, [r7, #0]
 8007de0:	6851      	ldr	r1, [r2, #4]
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	68d2      	ldr	r2, [r2, #12]
 8007de6:	4311      	orrs	r1, r2
 8007de8:	683a      	ldr	r2, [r7, #0]
 8007dea:	6912      	ldr	r2, [r2, #16]
 8007dec:	4311      	orrs	r1, r2
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	6992      	ldr	r2, [r2, #24]
 8007df2:	430a      	orrs	r2, r1
 8007df4:	431a      	orrs	r2, r3
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f7ff fe21 	bl	8007a48 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff fe2e 	bl	8007a6e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8007e12:	f107 0308 	add.w	r3, r7, #8
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7ff fa36 	bl	8007288 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a14      	ldr	r2, [pc, #80]	; (8007e70 <LL_USART_Init+0xbc>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d102      	bne.n	8007e2a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	61bb      	str	r3, [r7, #24]
 8007e28:	e00c      	b.n	8007e44 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a11      	ldr	r2, [pc, #68]	; (8007e74 <LL_USART_Init+0xc0>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d102      	bne.n	8007e38 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	61bb      	str	r3, [r7, #24]
 8007e36:	e005      	b.n	8007e44 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a0f      	ldr	r2, [pc, #60]	; (8007e78 <LL_USART_Init+0xc4>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d101      	bne.n	8007e44 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00d      	beq.n	8007e66 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d009      	beq.n	8007e66 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8007e52:	2300      	movs	r3, #0
 8007e54:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	699a      	ldr	r2, [r3, #24]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	69b9      	ldr	r1, [r7, #24]
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f7ff fe17 	bl	8007a94 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8007e66:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3720      	adds	r7, #32
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	40011000 	.word	0x40011000
 8007e74:	40004400 	.word	0x40004400
 8007e78:	40011400 	.word	0x40011400

08007e7c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8007e84:	4a04      	ldr	r2, [pc, #16]	; (8007e98 <LL_SetSystemCoreClock+0x1c>)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6013      	str	r3, [r2, #0]
}
 8007e8a:	bf00      	nop
 8007e8c:	370c      	adds	r7, #12
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	20000000 	.word	0x20000000

08007e9c <__libc_init_array>:
 8007e9c:	b570      	push	{r4, r5, r6, lr}
 8007e9e:	4d0d      	ldr	r5, [pc, #52]	; (8007ed4 <__libc_init_array+0x38>)
 8007ea0:	4c0d      	ldr	r4, [pc, #52]	; (8007ed8 <__libc_init_array+0x3c>)
 8007ea2:	1b64      	subs	r4, r4, r5
 8007ea4:	10a4      	asrs	r4, r4, #2
 8007ea6:	2600      	movs	r6, #0
 8007ea8:	42a6      	cmp	r6, r4
 8007eaa:	d109      	bne.n	8007ec0 <__libc_init_array+0x24>
 8007eac:	4d0b      	ldr	r5, [pc, #44]	; (8007edc <__libc_init_array+0x40>)
 8007eae:	4c0c      	ldr	r4, [pc, #48]	; (8007ee0 <__libc_init_array+0x44>)
 8007eb0:	f000 f820 	bl	8007ef4 <_init>
 8007eb4:	1b64      	subs	r4, r4, r5
 8007eb6:	10a4      	asrs	r4, r4, #2
 8007eb8:	2600      	movs	r6, #0
 8007eba:	42a6      	cmp	r6, r4
 8007ebc:	d105      	bne.n	8007eca <__libc_init_array+0x2e>
 8007ebe:	bd70      	pop	{r4, r5, r6, pc}
 8007ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ec4:	4798      	blx	r3
 8007ec6:	3601      	adds	r6, #1
 8007ec8:	e7ee      	b.n	8007ea8 <__libc_init_array+0xc>
 8007eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ece:	4798      	blx	r3
 8007ed0:	3601      	adds	r6, #1
 8007ed2:	e7f2      	b.n	8007eba <__libc_init_array+0x1e>
 8007ed4:	08007f44 	.word	0x08007f44
 8007ed8:	08007f44 	.word	0x08007f44
 8007edc:	08007f44 	.word	0x08007f44
 8007ee0:	08007f48 	.word	0x08007f48

08007ee4 <memset>:
 8007ee4:	4402      	add	r2, r0
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d100      	bne.n	8007eee <memset+0xa>
 8007eec:	4770      	bx	lr
 8007eee:	f803 1b01 	strb.w	r1, [r3], #1
 8007ef2:	e7f9      	b.n	8007ee8 <memset+0x4>

08007ef4 <_init>:
 8007ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ef6:	bf00      	nop
 8007ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007efa:	bc08      	pop	{r3}
 8007efc:	469e      	mov	lr, r3
 8007efe:	4770      	bx	lr

08007f00 <_fini>:
 8007f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f02:	bf00      	nop
 8007f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f06:	bc08      	pop	{r3}
 8007f08:	469e      	mov	lr, r3
 8007f0a:	4770      	bx	lr
