TimeQuest Timing Analyzer report for drum
Fri Mar 13 10:47:02 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 57. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; drum                                              ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.86        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  22.2%      ;
;     3-4 processors         ;   7.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; drum.SDC      ; OK     ; Fri Mar 13 10:46:46 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 55.555 ; 18.0 MHz  ; 0.000 ; 27.777 ; 50.00      ; 25        ; 9           ;       ;        ;           ;            ; false    ; CLOCK_50 ; p1|altpll_component|auto_generated|pll1|inclk[0] ; { p1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 32.49 MHz  ; 32.49 MHz       ; p1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 240.04 MHz ; 240.04 MHz      ; CLOCK_50                                       ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 15.834 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 24.781 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.265 ; 0.000         ;
; CLOCK_50                                       ; 0.407 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -2.803 ; -37.595       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.757 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.645  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.483 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                           ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 15.834 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.742      ;
; 15.835 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.741      ;
; 15.997 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.579      ;
; 16.061 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.515      ;
; 16.131 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.445      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.154 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.763      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.168 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.749      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.221 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.692      ;
; 16.225 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.351      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.299 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.618      ;
; 16.376 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.200      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.429 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.484      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.445 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 3.468      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.450 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.471      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.455 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.462      ;
; 16.464 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.112      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.464 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 3.457      ;
; 16.467 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.109      ;
; 16.499 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.422     ; 2.077      ;
; 16.506 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.411      ;
; 16.506 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.411      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 24.781 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.694     ;
; 24.871 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.604     ;
; 24.888 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.587     ;
; 24.964 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.511     ;
; 24.981 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.494     ;
; 24.991 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.484     ;
; 25.054 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.421     ;
; 25.071 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.404     ;
; 25.084 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.391     ;
; 25.150 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.325     ;
; 25.164 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.311     ;
; 25.174 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.301     ;
; 25.202 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.273     ;
; 25.240 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.235     ;
; 25.267 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.208     ;
; 25.333 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.142     ;
; 25.380 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.095     ;
; 25.385 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.090     ;
; 25.423 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.052     ;
; 25.470 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 30.005     ;
; 25.487 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.988     ;
; 25.528 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.903     ;
; 25.580 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.895     ;
; 25.583 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.892     ;
; 25.590 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.885     ;
; 25.677 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.799     ;
; 25.683 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.792     ;
; 25.708 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.766     ;
; 25.739 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.737     ;
; 25.749 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.726     ;
; 25.766 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.709     ;
; 25.796 ; drum_node:d[9].node|left_out[0]  ; drum_node:d[10].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.087     ; 29.670     ;
; 25.798 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.676     ;
; 25.799 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.632     ;
; 25.801 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.674     ;
; 25.815 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.659     ;
; 25.839 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.636     ;
; 25.843 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.588     ;
; 25.857 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.574     ;
; 25.860 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.616     ;
; 25.888 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[6]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.588     ;
; 25.906 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.569     ;
; 25.908 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.566     ;
; 25.918 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.556     ;
; 25.919 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.512     ;
; 25.922 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.554     ;
; 25.929 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.502     ;
; 25.975 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.456     ;
; 25.996 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.479     ;
; 26.011 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.463     ;
; 26.013 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.462     ;
; 26.049 ; drum_node:d[14].node|left_out[4] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.382     ;
; 26.071 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[6]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.405     ;
; 26.077 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.397     ;
; 26.090 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.368     ;
; 26.106 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.369     ;
; 26.114 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.317     ;
; 26.116 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.359     ;
; 26.128 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.303     ;
; 26.129 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.345     ;
; 26.160 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.298     ;
; 26.164 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.294     ;
; 26.167 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.079     ; 29.307     ;
; 26.176 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[3]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.299     ;
; 26.180 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.278     ;
; 26.182 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.293     ;
; 26.184 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.274     ;
; 26.197 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.261     ;
; 26.200 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.231     ;
; 26.209 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.266     ;
; 26.211 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.091     ; 29.251     ;
; 26.234 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.197     ;
; 26.243 ; drum_node:d[11].node|left_out[1] ; drum_node:d[10].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.096     ; 29.214     ;
; 26.246 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.185     ;
; 26.248 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.183     ;
; 26.250 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.208     ;
; 26.254 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.204     ;
; 26.267 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.191     ;
; 26.271 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.187     ;
; 26.274 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.184     ;
; 26.275 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.200     ;
; 26.276 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.200     ;
; 26.289 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[16] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.129     ; 29.135     ;
; 26.290 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.168     ;
; 26.291 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.167     ;
; 26.292 ; drum_node:d[10].node|left_out[2] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.166     ;
; 26.300 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.158     ;
; 26.317 ; drum_node:d[10].node|left_out[3] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.141     ;
; 26.320 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.111     ;
; 26.327 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.148     ;
; 26.338 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.077     ; 29.138     ;
; 26.356 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.091     ; 29.106     ;
; 26.359 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[3]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.116     ;
; 26.360 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.098     ;
; 26.364 ; drum_node:d[14].node|left_out[4] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.067     ;
; 26.364 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.094     ;
; 26.365 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 29.110     ;
; 26.366 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.122     ; 29.065     ;
; 26.370 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.095     ; 29.088     ;
; 26.373 ; drum_node:d[17].node|left_out[0] ; drum_node:d[18].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.113     ; 29.067     ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.265 ; drum_node:d[7].node|wr_data_2a[1]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.935      ;
; 0.280 ; drum_node:d[2].node|wr_data_2a[15]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.939      ;
; 0.283 ; drum_node:d[7].node|wr_data_1a[12]  ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.953      ;
; 0.284 ; drum_node:d[7].node|wr_data_2a[0]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.954      ;
; 0.285 ; drum_node:d[2].node|wr_data_2a[12]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.944      ;
; 0.286 ; drum_node:d[2].node|wr_data_2a[8]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.945      ;
; 0.287 ; drum_node:d[2].node|wr_data_2a[11]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.946      ;
; 0.291 ; drum_node:d[2].node|wr_data_2a[17]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.950      ;
; 0.295 ; drum_node:d[7].node|wr_data_1a[11]  ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.965      ;
; 0.307 ; drum_node:d[2].node|wr_data_2a[10]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.966      ;
; 0.307 ; drum_node:d[2].node|wr_data_2a[14]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.966      ;
; 0.312 ; drum_node:d[2].node|wr_data_2a[13]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.971      ;
; 0.320 ; drum_node:d[2].node|wr_data_2a[16]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.979      ;
; 0.322 ; drum_node:d[2].node|wr_data_2a[5]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.997      ;
; 0.323 ; drum_node:d[2].node|wr_data_2a[7]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 0.982      ;
; 0.324 ; drum_node:d[15].node|wr_data_2a[15] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.998      ;
; 0.326 ; drum_node:d[2].node|wr_data_2a[1]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.001      ;
; 0.330 ; drum_node:d[13].node|wr_data_2a[8]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.997      ;
; 0.330 ; drum_node:d[15].node|wr_data_2a[10] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.004      ;
; 0.331 ; drum_node:d[3].node|wr_data_1a[8]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.999      ;
; 0.331 ; drum_node:d[5].node|wr_data_2a[13]  ; drum_node:d[5].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.994      ;
; 0.331 ; drum_node:d[15].node|wr_data_1a[8]  ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; drum_node:d[19].node|wr_data_2a[2]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.995      ;
; 0.333 ; drum_node:d[0].node|wr_data_2a[6]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.002      ;
; 0.334 ; drum_node:d[8].node|wr_data_2a[4]   ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.003      ;
; 0.335 ; drum_node:d[19].node|wr_data_2a[10] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.998      ;
; 0.335 ; drum_node:d[8].node|wr_data_2a[13]  ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.998      ;
; 0.335 ; drum_node:d[17].node|wr_data_1a[15] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.003      ;
; 0.336 ; drum_node:d[7].node|wr_data_2a[6]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.998      ;
; 0.336 ; drum_node:d[4].node|wr_data_2a[0]   ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.998      ;
; 0.336 ; drum_node:d[15].node|wr_data_1a[17] ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.012      ;
; 0.337 ; drum_node:d[19].node|wr_data_2a[5]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.000      ;
; 0.337 ; drum_node:d[19].node|wr_data_2a[8]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.000      ;
; 0.337 ; drum_node:d[1].node|wr_data_2a[10]  ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.999      ;
; 0.337 ; drum_node:d[14].node|wr_data_2a[16] ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.004      ;
; 0.337 ; drum_node:d[10].node|wr_data_2a[14] ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.001      ;
; 0.337 ; drum_node:d[2].node|wr_data_1a[0]   ; drum_node:d[2].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.013      ;
; 0.337 ; drum_node:d[2].node|wr_data_2a[6]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.012      ;
; 0.337 ; drum_node:d[0].node|wr_data_2a[4]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.006      ;
; 0.338 ; drum_node:d[2].node|wr_data_2a[4]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.013      ;
; 0.338 ; drum_node:d[15].node|wr_data_2a[9]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.012      ;
; 0.339 ; drum_node:d[3].node|wr_data_2a[10]  ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.001      ;
; 0.339 ; drum_node:d[14].node|wr_data_2a[2]  ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.006      ;
; 0.339 ; drum_node:d[0].node|wr_data_2a[8]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.008      ;
; 0.339 ; drum_node:d[15].node|wr_data_2a[8]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.013      ;
; 0.340 ; drum_node:d[3].node|wr_data_1a[7]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.008      ;
; 0.340 ; drum_node:d[1].node|wr_data_2a[12]  ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.002      ;
; 0.340 ; drum_node:d[9].node|wr_data_2a[3]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.008      ;
; 0.340 ; drum_node:d[2].node|wr_data_2a[0]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.015      ;
; 0.340 ; drum_node:d[18].node|wr_data_2a[15] ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.002      ;
; 0.340 ; drum_node:d[0].node|wr_data_2a[5]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.009      ;
; 0.340 ; drum_node:d[15].node|wr_data_1a[16] ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.016      ;
; 0.340 ; drum_node:d[17].node|wr_data_1a[6]  ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.010      ;
; 0.341 ; drum_node:d[6].node|wr_data_1a[16]  ; drum_node:d[6].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.017      ;
; 0.341 ; drum_node:d[0].node|wr_data_2a[15]  ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.010      ;
; 0.341 ; drum_node:d[8].node|wr_data_2a[9]   ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.004      ;
; 0.341 ; drum_node:d[15].node|wr_data_2a[13] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.015      ;
; 0.342 ; drum_node:d[16].node|wr_data_1a[6]  ; drum_node:d[16].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.010      ;
; 0.342 ; drum_node:d[2].node|wr_data_1a[17]  ; drum_node:d[2].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.018      ;
; 0.342 ; drum_node:d[17].node|wr_data_1a[8]  ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.342 ; drum_node:d[17].node|wr_data_1a[16] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.010      ;
; 0.343 ; drum_node:d[16].node|wr_data_2a[13] ; drum_node:d[16].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.010      ;
; 0.343 ; drum_node:d[1].node|wr_data_2a[7]   ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.005      ;
; 0.343 ; drum_node:d[13].node|wr_data_2a[4]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.010      ;
; 0.343 ; drum_node:d[17].node|wr_data_1a[11] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.011      ;
; 0.344 ; drum_node:d[19].node|wr_data_2a[3]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; drum_node:d[13].node|wr_data_2a[9]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.006      ;
; 0.344 ; drum_node:d[14].node|wr_data_2a[0]  ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.011      ;
; 0.344 ; drum_node:d[4].node|wr_data_2a[13]  ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.005      ;
; 0.344 ; drum_node:d[9].node|wr_data_2a[9]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; drum_node:d[5].node|wr_data_1a[8]   ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; drum_node:d[5].node|wr_data_2a[17]  ; drum_node:d[5].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; drum_node:d[18].node|wr_data_2a[8]  ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.006      ;
; 0.344 ; drum_node:d[8].node|wr_data_1a[7]   ; drum_node:d[8].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.009      ;
; 0.344 ; drum_node:d[15].node|wr_data_2a[6]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.006      ;
; 0.344 ; drum_node:d[15].node|wr_data_2a[12] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.018      ;
; 0.345 ; drum_node:d[16].node|wr_data_1a[5]  ; drum_node:d[16].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.013      ;
; 0.345 ; drum_node:d[19].node|wr_data_1a[1]  ; drum_node:d[19].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; drum_node:d[19].node|wr_data_1a[10] ; drum_node:d[19].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; drum_node:d[19].node|wr_data_2a[15] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; drum_node:d[19].node|wr_data_2a[16] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; drum_node:d[13].node|wr_data_1a[7]  ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.011      ;
; 0.345 ; drum_node:d[7].node|wr_data_2a[13]  ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.007      ;
; 0.345 ; drum_node:d[9].node|wr_data_2a[6]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; drum_node:d[5].node|wr_data_1a[15]  ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.008      ;
; 0.345 ; drum_node:d[0].node|wr_data_2a[10]  ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.014      ;
; 0.346 ; drum_node:d[6].node|wr_data_2a[4]   ; drum_node:d[6].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.007      ;
; 0.346 ; drum_node:d[16].node|wr_data_2a[16] ; drum_node:d[16].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.013      ;
; 0.346 ; drum_node:d[3].node|wr_data_2a[14]  ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.008      ;
; 0.346 ; drum_node:d[4].node|wr_data_2a[5]   ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.008      ;
; 0.346 ; drum_node:d[0].node|wr_data_1a[0]   ; drum_node:d[0].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.009      ;
; 0.346 ; drum_node:d[0].node|wr_data_2a[1]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.009      ;
; 0.346 ; drum_node:d[15].node|wr_data_2a[11] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.020      ;
; 0.347 ; drum_node:d[16].node|wr_data_2a[1]  ; drum_node:d[16].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.009      ;
; 0.347 ; drum_node:d[3].node|wr_data_1a[6]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.015      ;
; 0.347 ; drum_node:d[3].node|wr_data_2a[1]   ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.009      ;
; 0.347 ; drum_node:d[19].node|wr_data_2a[4]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.010      ;
; 0.347 ; drum_node:d[13].node|wr_data_1a[6]  ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.013      ;
; 0.347 ; drum_node:d[13].node|wr_data_2a[11] ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.009      ;
; 0.347 ; drum_node:d[7].node|wr_data_2a[5]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.009      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.423 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.669      ;
; 0.442 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.633 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.901      ;
; 0.642 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.654 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.929      ;
; 0.675 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.942      ;
; 0.864 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.131      ;
; 0.950 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.218      ;
; 0.960 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.963 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.231      ;
; 0.968 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.236      ;
; 0.969 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.972 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.983 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.251      ;
; 0.983 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.254      ;
; 0.986 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.254      ;
; 0.987 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.250      ;
; 0.987 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.256      ;
; 0.988 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.259      ;
; 0.991 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.259      ;
; 0.992 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.260      ;
; 0.992 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.255      ;
; 0.992 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.994 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.261      ;
; 1.071 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.339      ;
; 1.076 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.344      ;
; 1.081 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.086 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.089 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.357      ;
; 1.093 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.361      ;
; 1.093 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.361      ;
; 1.093 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.361      ;
; 1.094 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.094 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.094 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.363      ;
; 1.095 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.363      ;
; 1.095 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.803 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.670      ;
; -2.803 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.670      ;
; -2.803 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.670      ;
; -2.803 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.670      ;
; -2.803 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.670      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
; -2.620 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.301     ; 1.487      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.757 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.702     ; 1.336      ;
; 3.954 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.703     ; 1.532      ;
; 3.954 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.703     ; 1.532      ;
; 3.954 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.703     ; 1.532      ;
; 3.954 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.703     ; 1.532      ;
; 3.954 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.703     ; 1.532      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                           ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                    ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.798 ; 9.798        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CTRL_CLK|clk                                     ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                           ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                             ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk                                          ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk                                          ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk                                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk                                            ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[0]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[10]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[11]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[12]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[13]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[14]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[15]|clk                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[1]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[2]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[3]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[4]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[5]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[6]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[7]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[8]|clk                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[9]|clk                                   ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.910 ; 10.130       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.910 ; 10.130       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                   ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------+
; 27.483 ; 27.703       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_3[10]        ;
; 27.483 ; 27.703       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_3[9]         ;
; 27.483 ; 27.703       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_4[10]        ;
; 27.483 ; 27.703       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_4[11]        ;
; 27.483 ; 27.703       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_4[9]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[0]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[1]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[2]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[3]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[4]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[5]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[6]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[7]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|right_out[8]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[0]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[14]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[15]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[16]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[17]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[5]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[6]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[7]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u[8]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[0]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[1]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[2]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[3]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[4]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[5]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[6]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|u_old[8]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|wr_data_1a[17] ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[0]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[1]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[2]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[3]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[4]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[5]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|u_old[6]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|wr_data_1a[0]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|wr_data_1a[2]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|wr_data_1a[4]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|wr_data_2a[0]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|wr_data_2a[2]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|wr_data_2a[4]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[14]        ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[15]        ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[16]        ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[17]        ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[5]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[6]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[7]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_4[8]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[0]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[1]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[2]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[3]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[4]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[5]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[6]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[7]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|u_old[8]       ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[0]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[2]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[10]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[11]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[12]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[13]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[15]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[16]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|left_out[9]     ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[14]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[15]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[16]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[17]           ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[5]            ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[6]            ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[7]            ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u[8]            ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u_3[11]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u_3[12]         ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u_3[5]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u_3[6]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|u_3[8]          ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|wr_data_1a[10]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|wr_data_1a[11]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|wr_data_1a[12]  ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|wr_data_1a[5]   ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|wr_data_1a[6]   ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[1].node|wr_data_1a[8]   ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[10]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[11]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[12]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[13]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[14]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[15]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[16]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[17]    ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|left_out[9]     ;
; 27.484 ; 27.704       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[2].node|u_old[10]       ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 12.409 ; 12.822 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 12.409 ; 12.822 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 31.963 ; 32.790 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 31.308 ; 32.120 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 31.055 ; 31.900 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 30.728 ; 31.531 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 30.630 ; 31.337 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 26.410 ; 27.008 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 30.875 ; 31.771 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 31.442 ; 32.345 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 30.936 ; 31.602 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 31.686 ; 32.442 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 31.963 ; 32.790 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+---------+---------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                ;
+-----------+------------+---------+---------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.669  ; -5.089  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -4.669  ; -5.089  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -6.214  ; -6.666  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -6.616  ; -7.103  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -6.664  ; -7.171  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -6.385  ; -6.848  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -6.332  ; -6.868  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -6.214  ; -6.666  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -10.965 ; -11.483 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -10.738 ; -11.350 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -11.166 ; -11.740 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -10.962 ; -11.485 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -10.388 ; -10.902 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 8.122 ; 7.915 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 6.083 ; 6.052 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 7.098 ; 7.119 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.777 ; 5.742 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.807 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.689 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.841 ; 7.638 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.399 ; 5.365 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 6.373 ; 6.390 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.105 ; 5.068 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.264 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.147 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 35.65 MHz  ; 35.65 MHz       ; p1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 265.89 MHz ; 250.0 MHz       ; CLOCK_50                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 16.239 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.506 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.267 ; 0.000         ;
; CLOCK_50                                       ; 0.364 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -2.224 ; -29.570       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.305 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.636  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.485 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 16.239 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 2.511      ;
; 16.239 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 2.511      ;
; 16.387 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 2.363      ;
; 16.431 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 2.319      ;
; 16.513 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 2.237      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.523 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.403      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.535 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.391      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.569 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.354      ;
; 16.615 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 2.135      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.646 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.280      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.752 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.171      ;
; 16.757 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 1.993      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.757 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.172      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.769 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 3.154      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.785 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.141      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.792 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.137      ;
; 16.825 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.249     ; 1.925      ;
; 16.830 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.096      ;
; 16.830 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.096      ;
; 16.830 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.096      ;
; 16.830 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.096      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 27.506 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.980     ;
; 27.534 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.953     ;
; 27.547 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.939     ;
; 27.645 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.842     ;
; 27.656 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.830     ;
; 27.691 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.795     ;
; 27.719 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.768     ;
; 27.732 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.754     ;
; 27.745 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.742     ;
; 27.776 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.711     ;
; 27.830 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.657     ;
; 27.841 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.645     ;
; 27.845 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.642     ;
; 27.896 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.590     ;
; 27.930 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.557     ;
; 27.961 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.526     ;
; 28.030 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.457     ;
; 28.038 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.448     ;
; 28.066 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.421     ;
; 28.079 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 27.366     ;
; 28.079 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.407     ;
; 28.081 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.405     ;
; 28.125 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.362     ;
; 28.177 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.310     ;
; 28.188 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.298     ;
; 28.277 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.210     ;
; 28.299 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.187     ;
; 28.308 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.179     ;
; 28.310 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.177     ;
; 28.339 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 27.106     ;
; 28.347 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.139     ;
; 28.364 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.069     ; 27.121     ;
; 28.377 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 27.110     ;
; 28.392 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.094     ;
; 28.405 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.069     ; 27.080     ;
; 28.428 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.058     ;
; 28.435 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 27.010     ;
; 28.442 ; drum_node:d[9].node|left_out[0]  ; drum_node:d[10].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.078     ; 27.034     ;
; 28.453 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[6]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.033     ;
; 28.479 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.966     ;
; 28.482 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.963     ;
; 28.484 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 27.002     ;
; 28.503 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.983     ;
; 28.513 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.932     ;
; 28.513 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.973     ;
; 28.514 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.069     ; 26.971     ;
; 28.532 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.954     ;
; 28.541 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.946     ;
; 28.554 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.891     ;
; 28.554 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.932     ;
; 28.561 ; drum_node:d[14].node|left_out[4] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.884     ;
; 28.603 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.883     ;
; 28.634 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.852     ;
; 28.638 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[6]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.848     ;
; 28.648 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[3]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.839     ;
; 28.652 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.835     ;
; 28.657 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.830     ;
; 28.663 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.823     ;
; 28.689 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.781     ;
; 28.695 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.750     ;
; 28.703 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.783     ;
; 28.725 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.744     ;
; 28.739 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.706     ;
; 28.752 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.735     ;
; 28.753 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.717     ;
; 28.754 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.069     ; 26.731     ;
; 28.766 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.703     ;
; 28.770 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[2]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.717     ;
; 28.773 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.672     ;
; 28.783 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.704     ;
; 28.807 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.662     ;
; 28.809 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.661     ;
; 28.811 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.658     ;
; 28.811 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.658     ;
; 28.814 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.631     ;
; 28.831 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.655     ;
; 28.833 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[3]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.654     ;
; 28.835 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.635     ;
; 28.838 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.607     ;
; 28.839 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.631     ;
; 28.839 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.631     ;
; 28.840 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[5]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.646     ;
; 28.848 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.621     ;
; 28.851 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.619     ;
; 28.852 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.067     ; 26.635     ;
; 28.852 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.617     ;
; 28.852 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.617     ;
; 28.854 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[16] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.116     ; 26.584     ;
; 28.864 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.606     ;
; 28.869 ; drum_node:d[11].node|left_out[1] ; drum_node:d[10].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.086     ; 26.599     ;
; 28.875 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.085     ; 26.594     ;
; 28.879 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.607     ;
; 28.882 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.563     ;
; 28.891 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.579     ;
; 28.900 ; drum_node:d[11].node|left_out[1] ; drum_node:d[12].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.082     ; 26.572     ;
; 28.903 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 26.583     ;
; 28.905 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[16] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.091     ; 26.558     ;
; 28.905 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.084     ; 26.565     ;
; 28.914 ; drum_node:d[11].node|left_out[0] ; drum_node:d[12].node|u[17] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.091     ; 26.549     ;
; 28.916 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.109     ; 26.529     ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.267 ; drum_node:d[7].node|wr_data_2a[1]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.870      ;
; 0.282 ; drum_node:d[7].node|wr_data_1a[12]  ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.885      ;
; 0.283 ; drum_node:d[2].node|wr_data_2a[15]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.875      ;
; 0.286 ; drum_node:d[7].node|wr_data_2a[0]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.889      ;
; 0.286 ; drum_node:d[2].node|wr_data_2a[8]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.878      ;
; 0.289 ; drum_node:d[2].node|wr_data_2a[12]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.881      ;
; 0.291 ; drum_node:d[2].node|wr_data_2a[11]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.883      ;
; 0.293 ; drum_node:d[7].node|wr_data_1a[11]  ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.896      ;
; 0.293 ; drum_node:d[2].node|wr_data_2a[17]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.885      ;
; 0.300 ; drum_node:d[2].node|wr_data_2a[14]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.892      ;
; 0.304 ; drum_node:d[2].node|wr_data_2a[10]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.896      ;
; 0.306 ; drum_node:d[2].node|wr_data_2a[13]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.898      ;
; 0.312 ; drum_node:d[2].node|wr_data_2a[16]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.904      ;
; 0.315 ; drum_node:d[2].node|wr_data_2a[7]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.907      ;
; 0.329 ; drum_node:d[2].node|wr_data_2a[5]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.938      ;
; 0.330 ; drum_node:d[2].node|wr_data_1a[0]   ; drum_node:d[2].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.940      ;
; 0.330 ; drum_node:d[15].node|wr_data_1a[17] ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.941      ;
; 0.331 ; drum_node:d[15].node|wr_data_2a[15] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.940      ;
; 0.332 ; drum_node:d[13].node|wr_data_2a[8]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.933      ;
; 0.333 ; drum_node:d[3].node|wr_data_1a[8]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.934      ;
; 0.333 ; drum_node:d[5].node|wr_data_2a[13]  ; drum_node:d[5].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.929      ;
; 0.333 ; drum_node:d[2].node|wr_data_2a[1]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.942      ;
; 0.333 ; drum_node:d[2].node|wr_data_2a[6]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.942      ;
; 0.333 ; drum_node:d[0].node|wr_data_2a[4]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.935      ;
; 0.334 ; drum_node:d[6].node|wr_data_1a[16]  ; drum_node:d[6].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.943      ;
; 0.334 ; drum_node:d[2].node|wr_data_2a[0]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.943      ;
; 0.336 ; drum_node:d[0].node|wr_data_2a[8]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.938      ;
; 0.336 ; drum_node:d[0].node|wr_data_2a[15]  ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.938      ;
; 0.336 ; drum_node:d[15].node|wr_data_1a[8]  ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.945      ;
; 0.336 ; drum_node:d[15].node|wr_data_2a[10] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.945      ;
; 0.337 ; drum_node:d[14].node|wr_data_2a[16] ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.938      ;
; 0.337 ; drum_node:d[8].node|wr_data_2a[13]  ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.933      ;
; 0.338 ; drum_node:d[10].node|wr_data_2a[14] ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.935      ;
; 0.338 ; drum_node:d[15].node|wr_data_2a[12] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.947      ;
; 0.339 ; drum_node:d[14].node|wr_data_2a[2]  ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.940      ;
; 0.339 ; drum_node:d[4].node|wr_data_2a[13]  ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.933      ;
; 0.339 ; drum_node:d[10].node|wr_data_2a[9]  ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.936      ;
; 0.340 ; drum_node:d[16].node|wr_data_1a[6]  ; drum_node:d[16].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.942      ;
; 0.340 ; drum_node:d[3].node|wr_data_1a[6]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.941      ;
; 0.340 ; drum_node:d[1].node|wr_data_2a[7]   ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.934      ;
; 0.340 ; drum_node:d[15].node|wr_data_2a[11] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.949      ;
; 0.341 ; drum_node:d[3].node|wr_data_1a[7]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.942      ;
; 0.341 ; drum_node:d[19].node|wr_data_2a[2]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.937      ;
; 0.341 ; drum_node:d[5].node|wr_data_1a[15]  ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.936      ;
; 0.341 ; drum_node:d[15].node|wr_data_1a[16] ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.952      ;
; 0.342 ; drum_node:d[14].node|wr_data_2a[13] ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.943      ;
; 0.342 ; drum_node:d[18].node|wr_data_2a[9]  ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.937      ;
; 0.342 ; drum_node:d[18].node|wr_data_2a[15] ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.937      ;
; 0.342 ; drum_node:d[0].node|wr_data_2a[6]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.944      ;
; 0.343 ; drum_node:d[16].node|wr_data_2a[13] ; drum_node:d[16].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; drum_node:d[19].node|wr_data_2a[4]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.343 ; drum_node:d[13].node|wr_data_1a[6]  ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.943      ;
; 0.343 ; drum_node:d[13].node|wr_data_2a[4]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; drum_node:d[14].node|wr_data_1a[8]  ; drum_node:d[14].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.946      ;
; 0.343 ; drum_node:d[14].node|wr_data_2a[0]  ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; drum_node:d[5].node|wr_data_1a[12]  ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.938      ;
; 0.343 ; drum_node:d[0].node|wr_data_2a[10]  ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.343 ; drum_node:d[8].node|wr_data_2a[9]   ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.343 ; drum_node:d[8].node|wr_data_2a[11]  ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.939      ;
; 0.343 ; drum_node:d[15].node|wr_data_2a[9]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.952      ;
; 0.343 ; drum_node:d[17].node|wr_data_1a[13] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.343 ; drum_node:d[17].node|wr_data_1a[15] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.344 ; drum_node:d[19].node|wr_data_2a[8]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; drum_node:d[19].node|wr_data_2a[10] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; drum_node:d[13].node|wr_data_2a[3]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; drum_node:d[7].node|wr_data_2a[6]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.344 ; drum_node:d[14].node|wr_data_2a[1]  ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; drum_node:d[14].node|wr_data_2a[15] ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; drum_node:d[9].node|wr_data_2a[6]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.941      ;
; 0.344 ; drum_node:d[9].node|wr_data_2a[9]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.941      ;
; 0.344 ; drum_node:d[2].node|wr_data_2a[4]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.953      ;
; 0.344 ; drum_node:d[8].node|wr_data_2a[4]   ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; drum_node:d[15].node|wr_data_2a[8]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.953      ;
; 0.345 ; drum_node:d[3].node|wr_data_2a[10]  ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.941      ;
; 0.345 ; drum_node:d[1].node|wr_data_2a[10]  ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.939      ;
; 0.345 ; drum_node:d[13].node|wr_data_1a[7]  ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.945      ;
; 0.345 ; drum_node:d[9].node|wr_data_2a[3]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.948      ;
; 0.345 ; drum_node:d[5].node|wr_data_2a[17]  ; drum_node:d[5].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.941      ;
; 0.345 ; drum_node:d[8].node|wr_data_1a[7]   ; drum_node:d[8].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.943      ;
; 0.345 ; drum_node:d[15].node|wr_data_2a[6]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.940      ;
; 0.345 ; drum_node:d[15].node|wr_data_2a[13] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.954      ;
; 0.346 ; drum_node:d[16].node|wr_data_1a[5]  ; drum_node:d[16].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; drum_node:d[16].node|wr_data_2a[16] ; drum_node:d[16].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.346 ; drum_node:d[3].node|wr_data_1a[3]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.346 ; drum_node:d[19].node|wr_data_2a[5]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.942      ;
; 0.346 ; drum_node:d[19].node|wr_data_2a[7]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.942      ;
; 0.346 ; drum_node:d[13].node|wr_data_2a[7]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.346 ; drum_node:d[4].node|wr_data_2a[0]   ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; drum_node:d[4].node|wr_data_2a[5]   ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; drum_node:d[5].node|wr_data_1a[8]   ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.941      ;
; 0.346 ; drum_node:d[18].node|wr_data_2a[8]  ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.941      ;
; 0.346 ; drum_node:d[0].node|wr_data_1a[0]   ; drum_node:d[0].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.943      ;
; 0.346 ; drum_node:d[0].node|wr_data_2a[1]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.943      ;
; 0.346 ; drum_node:d[17].node|wr_data_1a[14] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.347 ; drum_node:d[16].node|wr_data_2a[5]  ; drum_node:d[16].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.347 ; drum_node:d[19].node|wr_data_1a[8]  ; drum_node:d[19].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.347 ; drum_node:d[10].node|wr_data_2a[12] ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.944      ;
; 0.347 ; drum_node:d[10].node|wr_data_2a[15] ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.944      ;
; 0.347 ; drum_node:d[5].node|wr_data_2a[6]   ; drum_node:d[5].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.347 ; drum_node:d[18].node|wr_data_2a[4]  ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.942      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.372 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.597      ;
; 0.399 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.643      ;
; 0.580 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.824      ;
; 0.585 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.588 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.598 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.849      ;
; 0.619 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.863      ;
; 0.785 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.029      ;
; 0.867 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.111      ;
; 0.870 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.114      ;
; 0.873 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.875 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.881 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.125      ;
; 0.884 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.130      ;
; 0.890 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.137      ;
; 0.898 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.899 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.141      ;
; 0.902 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.904 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.148      ;
; 0.966 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.210      ;
; 0.974 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.218      ;
; 0.977 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.221      ;
; 0.980 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.224      ;
; 0.983 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.983 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.227      ;
; 0.984 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.228      ;
; 0.985 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.229      ;
; 0.986 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.224 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.886     ; 1.507      ;
; -2.224 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.886     ; 1.507      ;
; -2.224 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.886     ; 1.507      ;
; -2.224 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.886     ; 1.507      ;
; -2.224 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.886     ; 1.507      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
; -2.050 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.334      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.305 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.354     ; 1.217      ;
; 3.493 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.355     ; 1.404      ;
; 3.493 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.355     ; 1.404      ;
; 3.493 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.355     ; 1.404      ;
; 3.493 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.355     ; 1.404      ;
; 3.493 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.355     ; 1.404      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.636 ; 9.822        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.783 ; 9.783        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CTRL_CLK|clk                                     ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                           ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                             ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk                                          ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk                                           ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk                                           ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk                                            ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[0]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[10]|clk                                  ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[11]|clk                                  ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[12]|clk                                  ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[13]|clk                                  ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[14]|clk                                  ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[15]|clk                                  ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[1]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[2]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[3]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[4]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[5]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[6]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[7]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[8]|clk                                   ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[9]|clk                                   ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.905 ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.905 ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------+
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[10] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[11] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[12] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[13] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[14] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[15] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[16] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[17] ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[1]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[3]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[4]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[5]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[6]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[7]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[8]  ;
; 27.485 ; 27.703       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[18].node|wr_data_2a[9]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|state.init4     ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|state.step1     ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|state.step3     ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|state.step4     ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[11]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[12]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[13]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[14]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[15]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[16]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[17]           ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[6]            ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[7]            ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[8]            ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u[9]            ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_3[0]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_3[17]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_3[1]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_3[4]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_3[5]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[11]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[12]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[13]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[14]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[15]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[16]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[17]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[6]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[7]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[8]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|u_4[9]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_1a[0]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_1a[4]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_1a[5]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[0]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[10]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[11]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[12]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[13]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[14]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[15]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[16]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[17]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[1]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[2]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[3]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[4]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[5]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[6]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[7]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[8]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|wr_data_2a[9]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[10].node|out[12]        ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[10].node|out[6]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|u_old[15]      ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|left_out[10]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|left_out[12]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|left_out[13]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|left_out[14]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|u[14]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|u[15]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|u[16]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|u[17]          ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|u_old[17]      ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|u_old[9]       ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|wr_data_1a[10] ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|wr_data_1a[12] ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[14].node|wr_data_1a[13] ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|u_3[11]        ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|u_3[4]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|u_3[5]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|u_3[6]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|u_3[8]         ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|wr_data_1a[11] ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|wr_data_1a[2]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|wr_data_1a[4]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|wr_data_1a[5]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|wr_data_1a[6]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[15].node|wr_data_1a[9]  ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|left_out[10]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|left_out[11]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|left_out[13]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|left_out[15]   ;
; 27.486 ; 27.704       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[16].node|left_out[16]   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 11.252 ; 11.321 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 11.252 ; 11.321 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 28.981 ; 29.668 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 28.716 ; 29.128 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 28.483 ; 28.922 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 28.170 ; 28.597 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 28.088 ; 28.421 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 24.145 ; 24.563 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 27.936 ; 28.777 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 28.506 ; 29.268 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 27.923 ; 28.611 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 28.904 ; 29.356 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 28.981 ; 29.668 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+---------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall    ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+---------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.089 ; -4.405  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -4.089 ; -4.405  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -5.473 ; -5.823  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -5.836 ; -6.189  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -5.871 ; -6.248  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.634 ; -5.965  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -5.586 ; -5.968  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -5.473 ; -5.823  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -9.730 ; -10.091 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -9.556 ; -10.002 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -9.954 ; -10.346 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -9.754 ; -10.097 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -9.213 ; -9.566  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+---------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.458 ; 7.169 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.642 ; 5.468 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 6.594 ; 6.425 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.359 ; 5.187 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.573 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.430 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 7.185 ; 6.904 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.014 ; 4.842 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.928 ; 5.761 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 4.742 ; 4.572 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.077 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.935 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 17.878 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 39.997 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.091 ; 0.000         ;
; CLOCK_50                                       ; 0.188 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.490 ; -5.987        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.948 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.266  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.528 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                            ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.878 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.289      ;
; 17.884 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.283      ;
; 17.958 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.209      ;
; 17.965 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.202      ;
; 18.019 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.148      ;
; 18.045 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.122      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.119 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.827      ;
; 18.125 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.042      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.132 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.814      ;
; 18.159 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 1.008      ;
; 18.172 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 0.995      ;
; 18.181 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 0.986      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.191 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.753      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.201 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.745      ;
; 18.210 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 0.957      ;
; 18.228 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 0.939      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.250 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.697      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[7]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[6]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[3]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[2]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[5]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.263 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[4]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.684      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.270 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.674      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.286 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.660      ;
; 18.294 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CTRL_CLK ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.820     ; 0.873      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[18]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[17]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[19]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[15]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[13]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
; 18.307 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[11]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.637      ;
+--------+-----------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 39.997 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.508     ;
; 40.034 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.472     ;
; 40.090 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.415     ;
; 40.096 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.409     ;
; 40.098 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.408     ;
; 40.133 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.373     ;
; 40.149 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.357     ;
; 40.157 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.348     ;
; 40.189 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.316     ;
; 40.197 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.309     ;
; 40.218 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.288     ;
; 40.231 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.274     ;
; 40.248 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.258     ;
; 40.256 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.249     ;
; 40.269 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.237     ;
; 40.317 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.189     ;
; 40.330 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.175     ;
; 40.351 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.154     ;
; 40.368 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.138     ;
; 40.388 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.118     ;
; 40.421 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 15.053     ;
; 40.444 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.061     ;
; 40.452 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.054     ;
; 40.463 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.038     ; 15.041     ;
; 40.491 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.014     ;
; 40.495 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.011     ;
; 40.500 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 15.005     ;
; 40.503 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 15.003     ;
; 40.511 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.994     ;
; 40.538 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.936     ;
; 40.556 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.038     ; 14.948     ;
; 40.564 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.941     ;
; 40.572 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.934     ;
; 40.585 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.920     ;
; 40.588 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.886     ;
; 40.590 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.915     ;
; 40.592 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.882     ;
; 40.594 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.912     ;
; 40.595 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.910     ;
; 40.611 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.863     ;
; 40.615 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.890     ;
; 40.623 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.883     ;
; 40.623 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.038     ; 14.881     ;
; 40.644 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[6]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.861     ;
; 40.660 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.814     ;
; 40.665 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.809     ;
; 40.684 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[12]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.821     ;
; 40.688 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.817     ;
; 40.694 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[7]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.811     ;
; 40.696 ; drum_node:d[9].node|left_out[0]  ; drum_node:d[10].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.045     ; 14.801     ;
; 40.697 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[14]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.038     ; 14.807     ;
; 40.709 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.765     ;
; 40.716 ; drum_node:d[14].node|left_out[4] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.758     ;
; 40.725 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.781     ;
; 40.728 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.746     ;
; 40.735 ; drum_node:d[8].node|left_out[9]  ; drum_node:d[9].node|u[9]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.770     ;
; 40.743 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[6]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.762     ;
; 40.751 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[2]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.755     ;
; 40.759 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.715     ;
; 40.760 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[16] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 14.710     ;
; 40.773 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.719     ;
; 40.774 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.718     ;
; 40.777 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.697     ;
; 40.778 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[12] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.696     ;
; 40.781 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.724     ;
; 40.782 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.692     ;
; 40.783 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[3]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.723     ;
; 40.789 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.717     ;
; 40.789 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.703     ;
; 40.790 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.702     ;
; 40.810 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.683     ;
; 40.811 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.682     ;
; 40.826 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.667     ;
; 40.827 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[10] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.647     ;
; 40.827 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.666     ;
; 40.832 ; drum_node:d[14].node|left_out[0] ; drum_node:d[13].node|u[11] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.642     ;
; 40.840 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[10]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.666     ;
; 40.845 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[8]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.660     ;
; 40.845 ; drum_node:d[10].node|left_out[3] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.647     ;
; 40.848 ; drum_node:d[8].node|left_out[6]  ; drum_node:d[9].node|u[17]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.657     ;
; 40.849 ; drum_node:d[8].node|left_out[5]  ; drum_node:d[9].node|u[4]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.657     ;
; 40.850 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[2]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.656     ;
; 40.857 ; drum_node:d[10].node|left_out[2] ; drum_node:d[9].node|u[16]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.635     ;
; 40.866 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.626     ;
; 40.867 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.625     ;
; 40.874 ; drum_node:d[8].node|left_out[2]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.619     ;
; 40.875 ; drum_node:d[12].node|left_out[1] ; drum_node:d[13].node|u[9]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.062     ; 14.605     ;
; 40.875 ; drum_node:d[10].node|left_out[1] ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.618     ;
; 40.876 ; drum_node:d[8].node|left_out[1]  ; drum_node:d[9].node|u[5]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.037     ; 14.629     ;
; 40.877 ; drum_node:d[14].node|left_out[7] ; drum_node:d[13].node|u[16] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 14.593     ;
; 40.882 ; drum_node:d[8].node|left_out[3]  ; drum_node:d[9].node|u[3]   ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.036     ; 14.624     ;
; 40.882 ; drum_node:d[10].node|left_out[3] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.611     ;
; 40.882 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.610     ;
; 40.883 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[15]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 14.609     ;
; 40.885 ; drum_node:d[11].node|left_out[1] ; drum_node:d[10].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.052     ; 14.605     ;
; 40.887 ; drum_node:d[14].node|left_out[4] ; drum_node:d[13].node|u[13] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.068     ; 14.587     ;
; 40.890 ; drum_node:d[8].node|left_out[0]  ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.603     ;
; 40.891 ; drum_node:d[10].node|left_out[0] ; drum_node:d[9].node|u[11]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.602     ;
; 40.894 ; drum_node:d[14].node|left_out[6] ; drum_node:d[13].node|u[17] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.072     ; 14.576     ;
; 40.894 ; drum_node:d[10].node|left_out[2] ; drum_node:d[9].node|u[13]  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.049     ; 14.599     ;
+--------+----------------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.091 ; drum_node:d[7].node|wr_data_2a[1]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.427      ;
; 0.097 ; drum_node:d[7].node|wr_data_1a[12]  ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.433      ;
; 0.099 ; drum_node:d[7].node|wr_data_2a[0]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.435      ;
; 0.104 ; drum_node:d[7].node|wr_data_1a[11]  ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.440      ;
; 0.105 ; drum_node:d[2].node|wr_data_2a[15]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.429      ;
; 0.108 ; drum_node:d[2].node|wr_data_2a[8]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.432      ;
; 0.108 ; drum_node:d[2].node|wr_data_2a[12]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.432      ;
; 0.109 ; drum_node:d[2].node|wr_data_2a[11]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.433      ;
; 0.111 ; drum_node:d[2].node|wr_data_2a[17]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.435      ;
; 0.114 ; drum_node:d[2].node|wr_data_2a[14]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.438      ;
; 0.115 ; drum_node:d[2].node|wr_data_2a[10]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.439      ;
; 0.117 ; drum_node:d[2].node|wr_data_2a[13]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.441      ;
; 0.121 ; drum_node:d[2].node|wr_data_2a[16]  ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.445      ;
; 0.122 ; drum_node:d[2].node|wr_data_2a[7]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.446      ;
; 0.123 ; drum_node:d[2].node|wr_data_2a[5]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.464      ;
; 0.124 ; drum_node:d[15].node|wr_data_2a[15] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.465      ;
; 0.126 ; drum_node:d[2].node|wr_data_2a[1]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.467      ;
; 0.126 ; drum_node:d[15].node|wr_data_2a[10] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.467      ;
; 0.127 ; drum_node:d[2].node|wr_data_1a[0]   ; drum_node:d[2].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.471      ;
; 0.127 ; drum_node:d[15].node|wr_data_1a[8]  ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; drum_node:d[15].node|wr_data_1a[17] ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.470      ;
; 0.130 ; drum_node:d[6].node|wr_data_1a[16]  ; drum_node:d[6].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.474      ;
; 0.130 ; drum_node:d[13].node|wr_data_2a[8]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.463      ;
; 0.130 ; drum_node:d[2].node|wr_data_2a[6]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.130 ; drum_node:d[15].node|wr_data_1a[16] ; drum_node:d[15].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.473      ;
; 0.131 ; drum_node:d[2].node|wr_data_2a[0]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.132 ; drum_node:d[3].node|wr_data_1a[8]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.464      ;
; 0.132 ; drum_node:d[2].node|wr_data_2a[4]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.132 ; drum_node:d[15].node|wr_data_2a[8]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.133 ; drum_node:d[19].node|wr_data_2a[2]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.463      ;
; 0.133 ; drum_node:d[5].node|wr_data_2a[13]  ; drum_node:d[5].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.462      ;
; 0.133 ; drum_node:d[2].node|wr_data_1a[17]  ; drum_node:d[2].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.477      ;
; 0.133 ; drum_node:d[15].node|wr_data_2a[9]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.133 ; drum_node:d[15].node|wr_data_2a[12] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.134 ; drum_node:d[19].node|wr_data_2a[10] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.464      ;
; 0.134 ; drum_node:d[0].node|wr_data_2a[4]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.134 ; drum_node:d[0].node|wr_data_2a[6]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.134 ; drum_node:d[15].node|wr_data_2a[13] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.135 ; drum_node:d[3].node|wr_data_2a[6]   ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; drum_node:d[3].node|wr_data_2a[10]  ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.466      ;
; 0.135 ; drum_node:d[19].node|wr_data_2a[8]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.465      ;
; 0.135 ; drum_node:d[13].node|wr_data_1a[6]  ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.466      ;
; 0.135 ; drum_node:d[2].node|wr_data_1a[16]  ; drum_node:d[2].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.481      ;
; 0.135 ; drum_node:d[8].node|wr_data_2a[13]  ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.465      ;
; 0.135 ; drum_node:d[15].node|wr_data_2a[11] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; drum_node:d[17].node|wr_data_1a[15] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.136 ; drum_node:d[16].node|wr_data_1a[6]  ; drum_node:d[16].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.469      ;
; 0.136 ; drum_node:d[1].node|wr_data_1a[14]  ; drum_node:d[1].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; drum_node:d[19].node|wr_data_2a[5]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.466      ;
; 0.136 ; drum_node:d[1].node|wr_data_2a[10]  ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.464      ;
; 0.136 ; drum_node:d[7].node|wr_data_2a[6]   ; drum_node:d[7].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.465      ;
; 0.136 ; drum_node:d[14].node|wr_data_2a[2]  ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.136 ; drum_node:d[10].node|wr_data_2a[14] ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.467      ;
; 0.136 ; drum_node:d[2].node|wr_data_2a[2]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; drum_node:d[2].node|wr_data_2a[3]   ; drum_node:d[2].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; drum_node:d[0].node|wr_data_2a[8]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.469      ;
; 0.136 ; drum_node:d[0].node|wr_data_2a[15]  ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.469      ;
; 0.136 ; drum_node:d[8].node|wr_data_2a[4]   ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.137 ; drum_node:d[14].node|wr_data_2a[16] ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; drum_node:d[4].node|wr_data_2a[0]   ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.465      ;
; 0.137 ; drum_node:d[18].node|wr_data_2a[15] ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.466      ;
; 0.137 ; drum_node:d[8].node|wr_data_1a[7]   ; drum_node:d[8].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; drum_node:d[15].node|wr_data_2a[7]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.478      ;
; 0.137 ; drum_node:d[17].node|wr_data_1a[6]  ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; drum_node:d[17].node|wr_data_1a[8]  ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.471      ;
; 0.138 ; drum_node:d[3].node|wr_data_1a[7]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.470      ;
; 0.138 ; drum_node:d[1].node|wr_data_2a[7]   ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.466      ;
; 0.138 ; drum_node:d[1].node|wr_data_2a[12]  ; drum_node:d[1].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.466      ;
; 0.138 ; drum_node:d[14].node|wr_data_1a[8]  ; drum_node:d[14].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; drum_node:d[4].node|wr_data_2a[13]  ; drum_node:d[4].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.466      ;
; 0.138 ; drum_node:d[10].node|wr_data_2a[9]  ; drum_node:d[10].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; drum_node:d[9].node|wr_data_2a[3]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; drum_node:d[5].node|wr_data_1a[15]  ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; drum_node:d[0].node|wr_data_1a[8]   ; drum_node:d[0].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; drum_node:d[0].node|wr_data_2a[5]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; drum_node:d[8].node|wr_data_2a[9]   ; drum_node:d[8].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.138 ; drum_node:d[15].node|wr_data_2a[14] ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.139 ; drum_node:d[19].node|wr_data_2a[4]  ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; drum_node:d[19].node|wr_data_2a[16] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; drum_node:d[9].node|wr_data_2a[6]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; drum_node:d[18].node|wr_data_2a[8]  ; drum_node:d[18].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; drum_node:d[0].node|wr_data_1a[0]   ; drum_node:d[0].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.469      ;
; 0.139 ; drum_node:d[0].node|wr_data_2a[1]   ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; drum_node:d[0].node|wr_data_2a[10]  ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; drum_node:d[15].node|wr_data_2a[6]  ; drum_node:d[15].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; drum_node:d[17].node|wr_data_1a[11] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; drum_node:d[17].node|wr_data_1a[16] ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; drum_node:d[3].node|wr_data_1a[6]   ; drum_node:d[3].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; drum_node:d[3].node|wr_data_2a[1]   ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; drum_node:d[3].node|wr_data_2a[7]   ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; drum_node:d[3].node|wr_data_2a[14]  ; drum_node:d[3].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; drum_node:d[19].node|wr_data_1a[10] ; drum_node:d[19].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; drum_node:d[1].node|wr_data_1a[7]   ; drum_node:d[1].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; drum_node:d[19].node|wr_data_2a[15] ; drum_node:d[19].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; drum_node:d[13].node|wr_data_2a[4]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; drum_node:d[13].node|wr_data_2a[9]  ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; drum_node:d[14].node|wr_data_2a[13] ; drum_node:d[14].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0 ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; drum_node:d[9].node|wr_data_2a[9]   ; drum_node:d[9].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; drum_node:d[5].node|wr_data_1a[7]   ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; drum_node:d[5].node|wr_data_1a[12]  ; drum_node:d[5].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; I2C_AV_Config:u3|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 0.307      ;
; 0.200 ; Reset_Delay:r0|Cont[19]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.288 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.293 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.298 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.306 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.432      ;
; 0.382 ; Reset_Delay:r0|Cont[0]            ; Reset_Delay:r0|Cont[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.508      ;
; 0.437 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.442 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.446 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; Reset_Delay:r0|Cont[8]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; Reset_Delay:r0|Cont[18]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Reset_Delay:r0|Cont[12]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Reset_Delay:r0|Cont[14]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.576      ;
; 0.454 ; Reset_Delay:r0|Cont[5]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.457 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[16]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.583      ;
; 0.459 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[14]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; Reset_Delay:r0|Cont[7]            ; Reset_Delay:r0|Cont[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Reset_Delay:r0|Cont[3]            ; Reset_Delay:r0|Cont[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Reset_Delay:r0|Cont[9]            ; Reset_Delay:r0|Cont[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; Reset_Delay:r0|Cont[1]            ; Reset_Delay:r0|Cont[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Reset_Delay:r0|Cont[15]           ; Reset_Delay:r0|Cont[17]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; Reset_Delay:r0|Cont[11]           ; Reset_Delay:r0|Cont[13]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; Reset_Delay:r0|Cont[13]           ; Reset_Delay:r0|Cont[15]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; I2C_AV_Config:u3|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10] ; I2C_AV_Config:u3|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; Reset_Delay:r0|Cont[17]           ; Reset_Delay:r0|Cont[19]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.500 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.505 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.631      ;
; 0.508 ; Reset_Delay:r0|Cont[4]            ; Reset_Delay:r0|Cont[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.634      ;
; 0.510 ; Reset_Delay:r0|Cont[6]            ; Reset_Delay:r0|Cont[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; I2C_AV_Config:u3|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; I2C_AV_Config:u3|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Reset_Delay:r0|Cont[2]            ; Reset_Delay:r0|Cont[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Reset_Delay:r0|Cont[10]           ; Reset_Delay:r0|Cont[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; Reset_Delay:r0|Cont[16]           ; Reset_Delay:r0|Cont[18]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
+-------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -0.490 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.831      ;
; -0.490 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.831      ;
; -0.490 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.831      ;
; -0.490 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.831      ;
; -0.490 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.831      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
; -0.393 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.816     ; 0.734      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 1.948 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.632      ;
; 2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.714      ;
; 2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.714      ;
; 2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.714      ;
; 2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.714      ;
; 2.030 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.495     ; 0.714      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                  ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                   ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                    ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.285  ; 9.469        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[0]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[10]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[11]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[12]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[13]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[14]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[15]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[16]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[17]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[18]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[19]|clk                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[1]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[2]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[3]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[4]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[5]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[6]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[7]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[8]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|Cont[9]|clk                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; r0|oRESET|clk                                            ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[0]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[10]|clk                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[11]|clk                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[12]|clk                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[13]|clk                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[14]|clk                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[15]|clk                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[1]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[2]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[3]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[4]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[5]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[6]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[7]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[8]|clk                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CLK_DIV[9]|clk                                   ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                           ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                             ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u3|mI2C_CTRL_CLK|clk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.314 ; 10.530       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                           ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 27.528 ; 27.758       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 27.528 ; 27.758       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 27.528 ; 27.758       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 27.528 ; 27.758       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a1                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a10                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a11                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a12                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a13                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a14                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a15                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a16                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a17                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a2                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a3                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a4                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a5                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a6                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a7                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a8                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a9                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a1                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a10                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a11                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a12                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a13                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a14                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a15                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a16                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a17                   ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a2                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a3                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a4                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a5                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a6                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a7                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a8                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[13].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a9                    ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[17].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg       ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 27.529 ; 27.759       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[7].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg        ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[0].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_we_reg        ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[11].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_we_reg       ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a1                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a10                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a10~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a11                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a11~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a12                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a12~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a13                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a13~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a14                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a14~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a15                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a15~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a16                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a16~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a17                   ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a17~PORTBDATAOUT0     ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a1~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a2                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a2~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a3                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a3~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a4                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a4~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a5                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a5~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a6                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a6~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a7                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a7~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a8                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a8~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a9                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_1|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a9~PORTBDATAOUT0      ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a0~portb_we_reg       ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a1                    ;
; 27.530 ; 27.760       ; 0.230          ; Low Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; drum_node:d[12].node|m9kblock:d_n_m9k_2|altsyncram:altsyncram_component|altsyncram_aph2:auto_generated|ram_block1a10                   ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 6.167  ; 7.448  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 6.167  ; 7.448  ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 16.239 ; 17.357 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 15.989 ; 17.342 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 15.862 ; 17.206 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 15.699 ; 17.008 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 15.638 ; 16.907 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 13.569 ; 14.502 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 15.731 ; 16.530 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 15.992 ; 16.927 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 15.935 ; 16.495 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 16.107 ; 17.357 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 16.239 ; 17.178 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.413 ; -3.192 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.413 ; -3.192 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.156 ; -3.979 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.361 ; -4.193 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.346 ; -4.190 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.216 ; -4.039 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -3.219 ; -4.076 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -3.156 ; -3.979 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -5.411 ; -6.319 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -5.368 ; -6.282 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -5.565 ; -6.437 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -5.412 ; -6.317 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -5.135 ; -6.010 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.211 ; 4.254 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 3.159 ; 3.295 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 3.671 ; 3.901 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.993 ; 3.109 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.543 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.502 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.070 ; 4.109 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.805 ; 2.933 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 3.296 ; 3.514 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.644 ; 2.753 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.260 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.219 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 15.834 ; 0.091 ; -2.803   ; 1.948   ; 9.266               ;
;  CLOCK2_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; 15.834 ; 0.188 ; N/A      ; N/A     ; 9.266               ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 24.781 ; 0.091 ; -2.803   ; 1.948   ; 27.483              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; -37.595  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; -37.595  ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 12.409 ; 12.822 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 12.409 ; 12.822 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 31.963 ; 32.790 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 31.308 ; 32.120 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 31.055 ; 31.900 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 30.728 ; 31.531 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 30.630 ; 31.337 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 26.410 ; 27.008 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 30.875 ; 31.771 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 31.442 ; 32.345 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 30.936 ; 31.602 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 31.686 ; 32.442 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 31.963 ; 32.790 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.413 ; -3.192 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.413 ; -3.192 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.156 ; -3.979 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.361 ; -4.193 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.346 ; -4.190 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.216 ; -4.039 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -3.219 ; -4.076 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -3.156 ; -3.979 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -5.411 ; -6.319 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -5.368 ; -6.282 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -5.565 ; -6.437 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -5.412 ; -6.317 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -5.135 ; -6.010 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 8.122 ; 7.915 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 6.083 ; 6.052 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 7.098 ; 7.119 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.777 ; 5.742 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.807 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.689 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.070 ; 4.109 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.805 ; 2.933 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 3.296 ; 3.514 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.644 ; 2.753 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.260 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.219 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1005         ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 1005         ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 6252  ; 6252 ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri Mar 13 10:46:43 2015
Info: Command: quartus_sta drum -c drum
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'drum.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {p1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name {p1|altpll_component|auto_generated|pll1|clk[0]} {p1|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 15.834
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.834         0.000 CLOCK_50 
    Info:    24.781         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.265
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.265         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.407         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -2.803
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.803       -37.595 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 3.757
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.757         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.645
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.645         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.483         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Worst-case setup slack is 16.239
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.239         0.000 CLOCK_50 
    Info:    27.506         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.267
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.267         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.364         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -2.224
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.224       -29.570 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 3.305
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.305         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.636
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.636         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.485         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Worst-case setup slack is 17.878
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    17.878         0.000 CLOCK_50 
    Info:    39.997         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.091
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.091         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.188         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -0.490
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.490        -5.987 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.948
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.948         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.266
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.266         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.528         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Fri Mar 13 10:47:02 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:25


