<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="testy.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="C3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="C3.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Nx2_BT.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Nx2_BT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="bin2bcd_16.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2bcd_16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="bin2bcd_16.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="bin2bcd_8.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="bin2bcd_8.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_gen_1Hz_v3.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_1Hz_v3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_gen_50.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_50.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="czestotliwosci.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="czestotliwosci.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="czestotliwosci.vhf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="led4_driver.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="led4_driver.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="maxF.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="maxF.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="test.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="test.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523812640" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1523812640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523888580" xil_pn:in_ck="8805215429465106440" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523888580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_gen_1Hz_v3.vhd"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1523888580" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5515855504839165088" xil_pn:start_ts="1523888580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523888585" xil_pn:in_ck="8272862227942933909" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-173419317500655966" xil_pn:start_ts="1523888580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="C3.vhf"/>
      <outfile xil_pn:name="bin2bcd_16.vhf"/>
      <outfile xil_pn:name="bin2bcd_8.vhf"/>
      <outfile xil_pn:name="czestotliwosci.vhf"/>
      <outfile xil_pn:name="maxF.vhf"/>
      <outfile xil_pn:name="test.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523812642" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4766593540038631269" xil_pn:start_ts="1523812642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523888585" xil_pn:in_ck="-6586495850780803999" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1523888585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="C3.vhf"/>
      <outfile xil_pn:name="bin2bcd_16.vhf"/>
      <outfile xil_pn:name="bin2bcd_8.vhf"/>
      <outfile xil_pn:name="clk_gen_1Hz_v3.vhd"/>
      <outfile xil_pn:name="clk_gen_50.vhd"/>
      <outfile xil_pn:name="czestotliwosci.vhf"/>
      <outfile xil_pn:name="led4_driver.vhd"/>
      <outfile xil_pn:name="maxF.vhf"/>
      <outfile xil_pn:name="test.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523888588" xil_pn:in_ck="-6586495850780803999" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7256766304810292024" xil_pn:start_ts="1523888585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bin2bcd_16.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
  </transforms>

</generated_project>
