Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 11:52:26 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_106/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                 2993        0.004        0.000                      0                 2993        2.067        0.000                       0                  2994  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.342}        4.685           213.447         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.085        0.000                      0                 2993        0.004        0.000                      0                 2993        2.067        0.000                       0                  2994  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.685ns  (vclock rise@4.685ns - vclock rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.848ns (40.376%)  route 2.729ns (59.624%))
  Logic Levels:           17  (CARRY8=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 6.451 - 4.685 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.236ns (routing 0.171ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.236     2.197    demux/CLK
    SLICE_X132Y496       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y496       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.276 r  demux/sel_reg[0]/Q
                         net (fo=145, routed)         0.247     2.523    demux/sel[0]
    SLICE_X132Y490       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.130     2.653 r  demux/sel_reg[8]_i_6/O[1]
                         net (fo=35, routed)          0.340     2.993    p_1_in[2]
    SLICE_X133Y489       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     3.116 r  sel[8]_i_231/O
                         net (fo=1, routed)           0.022     3.138    demux/S[1]
    SLICE_X133Y489       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.297 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.323    demux/sel_reg[8]_i_196_n_0
    SLICE_X133Y490       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.400 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.288     3.688    demux_n_10
    SLICE_X131Y492       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.102     3.790 r  sel[8]_i_137/O
                         net (fo=2, routed)           0.131     3.921    sel[8]_i_137_n_0
    SLICE_X131Y492       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.009 r  sel[8]_i_144/O
                         net (fo=1, routed)           0.022     4.031    demux/sel[8]_i_73_0[4]
    SLICE_X131Y492       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.190 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.216    demux/sel_reg[8]_i_81_n_0
    SLICE_X131Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.292 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.240     4.532    demux_n_89
    SLICE_X132Y494       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.670 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.184     4.854    sel[8]_i_32_n_0
    SLICE_X132Y494       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.903 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.914    demux/sel[8]_i_25_0[5]
    SLICE_X132Y494       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.069 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.095    demux/sel_reg[8]_i_19_n_0
    SLICE_X132Y495       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.151 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.325     5.476    demux_n_104
    SLICE_X134Y495       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     5.570 r  sel_reg[8]_i_18/O[1]
                         net (fo=1, routed)           0.224     5.794    sel_reg[8]_i_18_n_14
    SLICE_X133Y494       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     5.831 r  sel[8]_i_11/O
                         net (fo=1, routed)           0.014     5.845    demux/sel_reg[5]_0[3]
    SLICE_X133Y494       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     5.982 r  demux/sel_reg[8]_i_4/O[7]
                         net (fo=10, routed)          0.296     6.278    demux/sel_reg[8]_i_4_n_8
    SLICE_X132Y496       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.368 r  demux/sel[1]_i_2/O
                         net (fo=2, routed)           0.091     6.459    demux/sel[1]_i_2_n_0
    SLICE_X132Y496       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.558 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.216     6.774    demux/sel20_in[1]
    SLICE_X132Y490       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.685     4.685 r  
    AR14                                              0.000     4.685 r  clk (IN)
                         net (fo=0)                   0.000     4.685    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.044 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.044    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.044 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.331    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.355 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.096     6.451    demux/CLK
    SLICE_X132Y490       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.418     6.869    
                         clock uncertainty           -0.035     6.834    
    SLICE_X132Y490       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.859    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[281].z_reg[281][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Destination:            genblk1[281].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.342ns period=4.685ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.058ns (routing 0.155ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.171ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.058     1.728    demux/CLK
    SLICE_X120Y485       FDRE                                         r  demux/genblk1[281].z_reg[281][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y485       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.786 r  demux/genblk1[281].z_reg[281][3]/Q
                         net (fo=1, routed)           0.066     1.852    genblk1[281].reg_in/D[3]
    SLICE_X120Y486       FDRE                                         r  genblk1[281].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2993, routed)        1.238     2.199    genblk1[281].reg_in/CLK
    SLICE_X120Y486       FDRE                                         r  genblk1[281].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.413     1.786    
    SLICE_X120Y486       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.848    genblk1[281].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.342 }
Period(ns):         4.685
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.685       3.395      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.342       2.067      SLICE_X119Y492  demux/genblk1[317].z_reg[317][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.342       2.067      SLICE_X129Y494  genblk1[296].reg_in/reg_out_reg[5]/C



