#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun  6 19:42:23 2021
# Process ID: 6168
# Current directory: C:/Users/jlaw/ece544/sig_gen_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11516 C:\Users\jlaw\ece544\sig_gen_ip\edit_sig_gen_v1_0.xpr
# Log file: C:/Users/jlaw/ece544/sig_gen_ip/vivado.log
# Journal file: C:/Users/jlaw/ece544/sig_gen_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/jlaw/ece544/sig_gen/sig_gen_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jlaw/ece544/sig_gen/sig_gen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 783.605 ; gain = 108.902
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'tri_ramp.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /c/m_axis_result_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: c_M_AXIS_RESULT 
WARNING: [BD 41-1271] The connection to the pin: /c/m_axis_result_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: c_M_AXIS_RESULT 
WARNING: [BD 41-1271] The connection to the pin: /high_cycle/m_axis_result_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: high_cycle_M_AXIS_RESULT 
WARNING: [BD 41-1271] The connection to the pin: /high_cycle/m_axis_result_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: high_cycle_M_AXIS_RESULT 
WARNING: [BD 41-1271] The connection to the pin: /peak/m_axis_result_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: peak_M_AXIS_RESULT 
WARNING: [BD 41-1271] The connection to the pin: /peak/m_axis_result_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: peak_M_AXIS_RESULT 
VHDL Output written to : C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v
VHDL Output written to : C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v
VHDL Output written to : C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/hdl/tri_ramp_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block amp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block peak .
INFO: [BD 41-1029] Generation completed for the IP Integrator block amp_max .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cycle .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rc_max .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rise_cycle .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sample_low_sub .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rampDown .
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_cycle .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rampUp .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sample_low_mul .
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_cycle .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sample_high .
INFO: [BD 41-1029] Generation completed for the IP Integrator block highcycle_o .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sample_high_o .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sample_low_o .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
Exporting to file C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/hw_handoff/tri_ramp.hwh
Generated Block Design Tcl file C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/hw_handoff/tri_ramp_bd.tcl
Generated Hardware Definition File C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.hwdef
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
[Sun Jun  6 19:42:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.957 ; gain = 190.035
ipx::open_ipxact_file C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/tri_ramp_ooc.xdc' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.protoinst' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_file ../edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.protoinst [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0'
close_project
open_project C:/Users/jlaw/ece544/finalproj/finalproj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'embsys_sig_gen_0_0' generated file not found 'c:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ip/embsys_sig_gen_0_0/embsys_sig_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'embsys_sig_gen_0_0' generated file not found 'c:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ip/embsys_sig_gen_0_0/embsys_sig_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'embsys_sig_gen_0_0' generated file not found 'c:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ip/embsys_sig_gen_0_0/embsys_sig_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'embsys_sig_gen_0_0' generated file not found 'c:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ip/embsys_sig_gen_0_0/embsys_sig_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'embsys_sig_gen_0_0' generated file not found 'c:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ip/embsys_sig_gen_0_0/embsys_sig_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'embsys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
embsys_sig_gen_0_0

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.020 ; gain = 43.922
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- pdx.edu:user:nexys4io:3_0 - nexys4io_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- digilentinc.com:IP:PmodOLEDrgb:1.0 - PmodOLEDrgb_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:i2s2:1.0 - i2s2_0
Adding component instance block -- xilinx.com:user:MIDI_processor:1.1 - MIDI_processor_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- pdx.edu:user:PmodENC544:1.1 - PmodENC544_0
Adding component instance block -- xilinx.com:user:sig_gen:1.0 - sig_gen_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /i2s2_0/mclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /i2s2_0/mrstn(undef)
Successfully read diagram <embsys> from BD file <C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd>
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
set_property  ip_repo_paths  {c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware C:/Users/jlaw/ece544/sig_gen_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sig_gen:1.0 [get_ips  embsys_sig_gen_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd'
INFO: [IP_Flow 19-3420] Updated embsys_sig_gen_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 's00_axi_aclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'embsys_sig_gen_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'embsys_sig_gen_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jlaw/ece544/finalproj/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
Wrote  : <C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ui/bd_bcf741d3.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jlaw/ece544/finalproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips embsys_sig_gen_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.227 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/nexys4io_0/btnU
/nexys4io_0/btnD
/nexys4io_0/btnR
/nexys4io_0/btnL
/nexys4io_0/btnC
/nexys4io_0/sw

Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIDI_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4io_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodENC544_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sig_gen_0 .
Exporting to file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.hwdef
[Sun Jun  6 19:47:59 2021] Launched embsys_sig_gen_0_0_synth_1, synth_1...
Run output will be captured here:
embsys_sig_gen_0_0_synth_1: C:/Users/jlaw/ece544/finalproj/finalproj.runs/embsys_sig_gen_0_0_synth_1/runme.log
synth_1: C:/Users/jlaw/ece544/finalproj/finalproj.runs/synth_1/runme.log
[Sun Jun  6 19:47:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.414 ; gain = 249.188
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Users/jlaw/ece544/finalproj/finalproj.runs/embsys_sig_gen_0_0_synth_1/vivado.pb' contains 30829 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 30830' and re-open the project.
set_property name btnL_0 [get_bd_ports btnL_1]
validate_bd_design
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/nexys4io_0/btnU
/nexys4io_0/btnD
/nexys4io_0/btnR
/nexys4io_0/btnL
/nexys4io_0/btnC
/nexys4io_0/sw

save_bd_design
Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
Wrote  : <C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ui/bd_bcf741d3.ui> 
reset_run synth_1
generate_target all [get_files  C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
INFO: [BD 41-1662] The design 'embsys.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/nexys4io_0/btnU
/nexys4io_0/btnD
/nexys4io_0/btnR
/nexys4io_0/btnL
/nexys4io_0/btnC
/nexys4io_0/sw

Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIDI_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4io_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodENC544_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sig_gen_0 .
Exporting to file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.hwdef
export_ip_user_files -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
export_simulation -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -directory C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files -ipstatic_source_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/modelsim} {questa=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/questa} {riviera=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/riviera} {activehdl=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun  6 22:43:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/synth_1/runme.log
[Sun Jun  6 22:43:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/impl_1/runme.log
make_wrapper -files [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -fileset [get_filesets sources_1] -inst_template
delete_bd_objs [get_bd_intf_nets axi_uart16550_0_UART]
delete_bd_objs [get_bd_intf_ports midi_out_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_uart16550_0/sout]
WARNING: [BD 41-1306] The connection to interface pin /axi_uart16550_0/sout is being overridden by the user. This pin will not be connected as a part of interface connection UART
endgroup
set_property name midi_out_0 [get_bd_ports sout_0]
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_0_1]
endgroup
delete_bd_objs [get_bd_intf_ports sysclk]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_1/clk_in1]
endgroup
set_property name sysclk [get_bd_ports clk_in1_0]
save_bd_design
Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
Wrote  : <C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ui/bd_bcf741d3.ui> 
generate_target all [get_files  C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/nexys4io_0/btnU
/nexys4io_0/btnD
/nexys4io_0/btnR
/nexys4io_0/btnL
/nexys4io_0/btnC
/nexys4io_0/sw

Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIDI_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4io_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodENC544_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sig_gen_0 .
Exporting to file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1670.727 ; gain = 2.344
catch { config_ip_cache -export [get_ips -all embsys_clk_wiz_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
launch_runs -jobs 4 embsys_clk_wiz_1_0_synth_1
[Sun Jun  6 22:45:37 2021] Launched embsys_clk_wiz_1_0_synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/embsys_clk_wiz_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -directory C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files -ipstatic_source_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/modelsim} {questa=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/questa} {riviera=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/riviera} {activehdl=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun  6 22:46:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/synth_1/runme.log
[Sun Jun  6 22:46:29 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1830.746 ; gain = 15.297
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sample_low_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sample_low_o'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sample_low_mul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sample_high_o'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sample_high'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rise_cycle'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rc_max'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rampUp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rampDown'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'peak'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'low_cycle'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'highcycle_o'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'high_cycle'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cycle'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'amp_max'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'amp'...
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
[Sun Jun  6 22:53:02 2021] Launched synth_1...
Run output will be captured here: c:/users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project/sig_gen_v1_0_project.runs/synth_1/runme.log
[Sun Jun  6 22:53:02 2021] Launched impl_1...
Run output will be captured here: c:/users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project/sig_gen_v1_0_project.runs/impl_1/runme.log
close_project
close_project
open_project C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/jlaw/ece544/sig_gen/sig_gen_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/jlaw/ece544/sig_gen/sig_gen_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
[Sun Jun  6 23:32:35 2021] Launched tri_ramp_floating_point_8_0_synth_1, tri_ramp_mul_1_synth_1, tri_ramp_mul_0_synth_1, tri_ramp_clk_wiz_0_synth_1, tri_ramp_sub_0_synth_1, tri_ramp_sout_0_synth_1, tri_ramp_sout_1_synth_1, tri_ramp_floating_point_0_0_synth_1, tri_ramp_floating_point_0_1_synth_1, tri_ramp_floating_point_1_1_synth_1, tri_ramp_floating_point_1_2_synth_1, tri_ramp_floating_point_1_0_synth_1, tri_ramp_floating_point_3_0_synth_1, tri_ramp_floating_point_1_4_synth_1, tri_ramp_floating_point_7_1_synth_1, tri_ramp_floating_point_0_2_synth_1, tri_ramp_floating_point_1_3_synth_1, tri_ramp_floating_point_7_0_synth_1...
Run output will be captured here:
tri_ramp_floating_point_8_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_8_0_synth_1/runme.log
tri_ramp_mul_1_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_mul_1_synth_1/runme.log
tri_ramp_mul_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_mul_0_synth_1/runme.log
tri_ramp_clk_wiz_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_clk_wiz_0_synth_1/runme.log
tri_ramp_sub_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_sub_0_synth_1/runme.log
tri_ramp_sout_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_sout_0_synth_1/runme.log
tri_ramp_sout_1_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_sout_1_synth_1/runme.log
tri_ramp_floating_point_0_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_0_0_synth_1/runme.log
tri_ramp_floating_point_0_1_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_0_1_synth_1/runme.log
tri_ramp_floating_point_1_1_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_1_1_synth_1/runme.log
tri_ramp_floating_point_1_2_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_1_2_synth_1/runme.log
tri_ramp_floating_point_1_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_1_0_synth_1/runme.log
tri_ramp_floating_point_3_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_3_0_synth_1/runme.log
tri_ramp_floating_point_1_4_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_1_4_synth_1/runme.log
tri_ramp_floating_point_7_1_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_7_1_synth_1/runme.log
tri_ramp_floating_point_0_2_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_0_2_synth_1/runme.log
tri_ramp_floating_point_1_3_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_1_3_synth_1/runme.log
tri_ramp_floating_point_7_0_synth_1: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/tri_ramp_floating_point_7_0_synth_1/runme.log
[Sun Jun  6 23:32:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3404.566 ; gain = 0.000
open_bd_design {C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/tri_ramp.bd}
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - amp
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - peak
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - amp_max
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - cycle
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - rc_max
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - c
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - rise_cycle
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - sample_low_sub
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - rampDown
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - high_cycle
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - rampUp
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - sample_low_mul
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - low_cycle
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - sample_high
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - highcycle_o
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - sample_high_o
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - sample_low_o
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Successfully read diagram <tri_ramp> from BD file <C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/tri_ramp.bd>
launch_runs impl_1 -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
[Sun Jun  6 23:36:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
[Sun Jun  6 23:46:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/synth_1/runme.log
[Sun Jun  6 23:46:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3404.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 231 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Common 17-344] 'open_run' was cancelled
close_project
open_project C:/Users/jlaw/ece544/finalproj/finalproj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Users/jlaw/ece544/finalproj/finalproj.runs/embsys_sig_gen_0_0_synth_1/vivado.pb' contains 30829 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 30830' and re-open the project.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3404.566 ; gain = 0.000
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- pdx.edu:user:nexys4io:3_0 - nexys4io_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- digilentinc.com:IP:PmodOLEDrgb:1.0 - PmodOLEDrgb_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:i2s2:1.0 - i2s2_0
Adding component instance block -- xilinx.com:user:MIDI_processor:1.1 - MIDI_processor_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- pdx.edu:user:PmodENC544:1.1 - PmodENC544_0
Adding component instance block -- xilinx.com:user:sig_gen:1.0 - sig_gen_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out3(clk) and /i2s2_0/mclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_aresetn(rst) and /i2s2_0/mrstn(undef)
Successfully read diagram <embsys> from BD file <C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd>
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jun  6 23:51:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3404.566 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
[Sun Jun  6 23:54:35 2021] Launched synth_1...
Run output will be captured here: c:/users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project/sig_gen_v1_0_project.runs/synth_1/runme.log
[Sun Jun  6 23:54:35 2021] Launched impl_1...
Run output will be captured here: c:/users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project/sig_gen_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
close_project
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M13_AXI] [get_bd_cells sig_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sig_gen:1.0 sig_gen_0
endgroup
set_property location {6 2313 1437} [get_bd_cells sig_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/sig_gen_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins sig_gen_0/S00_AXI]
Slave segment </sig_gen_0/S00_AXI/S00_AXI_reg> is being mapped into address space </microblaze_0/Data> at <0x44A7_0000 [ 64K ]>
set_property location {6 2348 1432} [get_bd_cells sig_gen_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
Wrote  : <C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ui/bd_bcf741d3.ui> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/nexys4io_0/btnU
/nexys4io_0/btnD
/nexys4io_0/btnR
/nexys4io_0/btnL
/nexys4io_0/btnC
/nexys4io_0/sw

Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIDI_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4io_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodENC544_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sig_gen_0 .
Exporting to file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP embsys_sig_gen_0_1, cache-ID = 2a5e8cd8643606bd; cache size = 143.392 MB.
config_ip_cache: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3404.566 ; gain = 0.000
[Mon Jun  7 00:00:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/synth_1/runme.log
[Mon Jun  7 00:00:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 3404.566 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/synth/tri_ramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sawtriramp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/src/sig_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/hdl/sig_gen_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3404.566 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jlaw/ece544/sig_gen_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jlaw/ece544/sig_gen_ip'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sig_gen:1.0 [get_ips  embsys_sig_gen_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd'
INFO: [IP_Flow 19-3422] Upgraded embsys_sig_gen_0_1 (sig_gen_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jlaw/ece544/finalproj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips embsys_sig_gen_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/nexys4io_0/btnU
/nexys4io_0/btnD
/nexys4io_0/btnR
/nexys4io_0/btnL
/nexys4io_0/btnC
/nexys4io_0/sw

Wrote  : <C:\Users\jlaw\ece544\finalproj\finalproj.srcs\sources_1\bd\embsys\embsys.bd> 
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/sim/embsys.v
VHDL Output written to : C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hdl/embsys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIDI_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nexys4io_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodENC544_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sig_gen_0 .
Exporting to file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys.hwh
Generated Block Design Tcl file C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/hw_handoff/embsys_bd.tcl
Generated Hardware Definition File C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/synth/embsys.hwdef
[Mon Jun  7 00:14:28 2021] Launched embsys_sig_gen_0_1_synth_1, synth_1...
Run output will be captured here:
embsys_sig_gen_0_1_synth_1: C:/Users/jlaw/ece544/finalproj/finalproj.runs/embsys_sig_gen_0_1_synth_1/runme.log
synth_1: C:/Users/jlaw/ece544/finalproj/finalproj.runs/synth_1/runme.log
[Mon Jun  7 00:14:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/jlaw/ece544/finalproj/finalproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3404.566 ; gain = 0.000
write_hw_platform -fixed -force  -include_bit -file C:/Users/jlaw/Downloads/temp/nexysA7fpga.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/jlaw/Downloads/temp/nexysA7fpga.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/jlaw/Downloads/temp/nexysA7fpga.xsa
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 3404.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 797 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'EMBSYS/sig_gen_0/s00_axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.566 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.566 ; gain = 0.000
Generating merged BMM file for the design top 'nexysA7fpga'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/ip/embsys_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3404.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3404.566 ; gain = 0.000
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3404.566 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
