;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-29
	JMZ 210, 30
	JMZ 210, 30
	SUB @121, 103
	SPL <121, 103
	SUB #12, @200
	JMZ 12, #610
	JMZ 12, #610
	SUB 121, 100
	SUB -1, <-0
	CMP #12, @200
	SPL <121, 103
	SLT 12, @10
	CMP #127, <100
	SUB #12, @10
	SUB #12, @10
	CMP #12, @200
	SUB 12, @10
	SUB 12, @310
	SUB 12, @10
	SLT 12, @10
	SUB #12, @10
	CMP @127, 106
	ADD -81, <-529
	ADD -81, <-529
	DJN -1, @-29
	SUB <0, @2
	SPL <721, <103
	MOV -1, <-26
	SUB 12, @10
	SLT 121, 0
	MOV -7, <-20
	SUB 12, @10
	SUB #12, @200
	DJN -1, @-29
	SUB 10, 10
	CMP -7, <-420
	CMP -7, <-420
	SUB -100, -0
	SUB -100, -0
	CMP -7, <-420
	SPL 0, #2
	MOV -7, <-20
	DJN -1, @-29
	MOV -1, <-26
	JMN @12, #293
